
---------- Begin Simulation Statistics ----------
simSeconds                                   2.337885                       # Number of seconds simulated (Second)
simTicks                                 2337885444996                       # Number of ticks simulated (Tick)
finalTick                                28541964522277                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  63364.18                       # Real time elapsed on the host (Second)
hostTickRate                                 36896013                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   14704644                       # Number of bytes of host memory used (Byte)
simInsts                                  13787276747                       # Number of instructions simulated (Count)
simOps                                    18382334725                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   217588                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     290106                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          512                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         5119                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    947253466                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.651871                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.792680                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   947252674    100.00%    100.00% |         596      0.00%    100.00% |         130      0.00%    100.00% |          33      0.00%    100.00% |          16      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    947253466                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   2997457541                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     2.080163                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.735997                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.539164                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |  1312367922     43.78%     43.78% |  1340503905     44.72%     88.50% |   255560731      8.53%     97.03% |    51909198      1.73%     98.76% |    17986908      0.60%     99.36% |     7552271      0.25%     99.61% |     4871500      0.16%     99.78% |     4072839      0.14%     99.91% |     2632267      0.09%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   2997457541                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   3011799166                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    11.959024                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.301763                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    62.908931                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  3011771878    100.00%    100.00% |       19731      0.00%    100.00% |        3573      0.00%    100.00% |        1686      0.00%    100.00% |         918      0.00%    100.00% |         593      0.00%    100.00% |         430      0.00%    100.00% |         236      0.00%    100.00% |          92      0.00%    100.00% |          29      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   3011799166                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   2843303906                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.050162                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.005225                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     4.019002                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  2843303792    100.00%    100.00% |          82      0.00%    100.00% |          16      0.00%    100.00% |           8      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   2843303906                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples    168495260                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   196.042603                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   102.099498                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   185.935963                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |   168468086     99.98%     99.98% |       19649      0.01%    100.00% |        3557      0.00%    100.00% |        1678      0.00%    100.00% |         912      0.00%    100.00% |         592      0.00%    100.00% |         430      0.00%    100.00% |         236      0.00%    100.00% |          91      0.00%    100.00% |          29      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total    168495260                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          512                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         5119                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    291256432                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     1.217687                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     4.205653                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   291255640    100.00%    100.00% |         596      0.00%    100.00% |         130      0.00%    100.00% |          33      0.00%    100.00% |          16      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    291256432                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    547744882                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.479773                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.948968                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   546452229     99.76%     99.76% |     1255743      0.23%     99.99% |       32529      0.01%    100.00% |        3447      0.00%    100.00% |         661      0.00%    100.00% |         210      0.00%    100.00% |          54      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    547744882                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples    108252152                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000320                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.025351                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |   108234895     99.98%     99.98% |           0      0.00%     99.98% |       17211      0.02%    100.00% |           0      0.00%    100.00% |          46      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total    108252152                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch    112956842      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data     22962173      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data    113267162      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack     24564924      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       317464      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE      1602752      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     89990572      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch    112956842      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       310324      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE      1602751      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       310324      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack      1602751      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data     22955032      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ         7140      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     89990572      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data    112956838      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack     22955032      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data         7140      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack         7140      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      317464    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       317464                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |     1602752    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total      1602752                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      317464    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       317464                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |     1602752    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total      1602752                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      317464    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       317464                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |     1602752    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total      1602752                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      317464    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       317464                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |     1602752    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total      1602752                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |   352561958     27.00%     27.00% |    74762261      5.73%     32.72% |    68253597      5.23%     37.95% |    67211339      5.15%     43.10% |    30470118      2.33%     45.43% |    60553207      4.64%     50.07% |    96351941      7.38%     57.45% |    40985894      3.14%     60.59% |    61428990      4.70%     65.29% |    80035350      6.13%     71.42% |    66813804      5.12%     76.54% |    27767707      2.13%     78.66% |    89228458      6.83%     85.50% |    92175156      7.06%     92.55% |    67526032      5.17%     97.73% |    29706740      2.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total   1305832552                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |   276000791     29.31%     29.31% |    50753599      5.39%     34.69% |    49185004      5.22%     39.92% |    47901748      5.09%     45.00% |    22290560      2.37%     47.37% |    41494698      4.41%     51.77% |    66212363      7.03%     58.81% |    28048650      2.98%     61.78% |    40317700      4.28%     66.06% |    57768594      6.13%     72.20% |    47199063      5.01%     77.21% |    19981933      2.12%     79.33% |    57796862      6.14%     85.47% |    65989555      7.01%     92.47% |    49158041      5.22%     97.69% |    21720782      2.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total    941819943                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |   200897252     26.22%     26.22% |    43438133      5.67%     31.89% |    40404456      5.27%     37.16% |    41539160      5.42%     42.58% |    22212529      2.90%     45.48% |    32930842      4.30%     49.78% |    59404915      7.75%     57.53% |    22344864      2.92%     60.45% |    35233594      4.60%     65.05% |    48395111      6.32%     71.36% |    38814604      5.07%     76.43% |    16589502      2.17%     78.59% |    53006061      6.92%     85.51% |    52911065      6.91%     92.42% |    38885355      5.07%     97.49% |    19215588      2.51%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total    766223031                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |     7223857      6.81%      6.81% |     8895462      8.38%     15.19% |     7475414      7.05%     22.24% |     7314467      6.89%     29.14% |     3543545      3.34%     32.48% |     7154162      6.74%     39.22% |     9303724      8.77%     47.99% |     4837252      4.56%     52.55% |     5290698      4.99%     57.54% |     9227646      8.70%     66.23% |     6886493      6.49%     72.72% |     3628010      3.42%     76.14% |     4978070      4.69%     80.84% |     9198870      8.67%     89.51% |     7971643      7.51%     97.02% |     3160158      2.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total    106089471                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |    20224127     14.43%     14.43% |     9214993      6.57%     21.00% |     8831413      6.30%     27.30% |     8380647      5.98%     33.28% |     3845149      2.74%     36.02% |     8143376      5.81%     41.83% |    12303467      8.78%     50.61% |     5070341      3.62%     54.22% |     7318360      5.22%     59.44% |    11376795      8.12%     67.56% |     8251029      5.89%     73.44% |     3550016      2.53%     75.98% |     9225516      6.58%     82.56% |    12051648      8.60%     91.15% |     9376033      6.69%     97.84% |     3026285      2.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total    140189195                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |        5251      3.00%      3.00% |       18060     10.30%     13.30% |       12776      7.29%     20.59% |       14958      8.53%     29.12% |        9009      5.14%     34.26% |       12326      7.03%     41.29% |       14460      8.25%     49.54% |       10727      6.12%     55.66% |        7165      4.09%     59.74% |       16651      9.50%     69.24% |       10423      5.95%     75.19% |        8351      4.76%     79.95% |         695      0.40%     80.35% |       15358      8.76%     89.11% |       11459      6.54%     95.64% |        7636      4.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total       175305                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |      121917      6.13%      6.13% |      193236      9.72%     15.86% |      151823      7.64%     23.50% |      148463      7.47%     30.97% |       72079      3.63%     34.60% |      155795      7.84%     42.44% |      149174      7.51%     49.94% |      109587      5.51%     55.46% |       88621      4.46%     59.92% |      185105      9.31%     69.23% |      124382      6.26%     75.49% |       71733      3.61%     79.10% |       27396      1.38%     80.48% |      174577      8.78%     89.26% |      152141      7.66%     96.92% |       61248      3.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total      1987277                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR |           1      1.01%      1.01% |           9      9.09%     10.10% |           7      7.07%     17.17% |           4      4.04%     21.21% |           6      6.06%     27.27% |          12     12.12%     39.39% |           5      5.05%     44.44% |           4      4.04%     48.48% |           6      6.06%     54.55% |           6      6.06%     60.61% |           7      7.07%     67.68% |           3      3.03%     70.71% |           2      2.02%     72.73% |           9      9.09%     81.82% |          12     12.12%     93.94% |           6      6.06%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GET_INSTR::total           99                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |        2517     22.43%     22.43% |         742      6.61%     29.05% |         721      6.43%     35.47% |         722      6.43%     41.91% |         527      4.70%     46.60% |         550      4.90%     51.51% |         539      4.80%     56.31% |         593      5.29%     61.60% |         328      2.92%     64.52% |         649      5.78%     70.30% |         581      5.18%     75.48% |         678      6.04%     81.52% |         175      1.56%     83.08% |         750      6.68%     89.77% |         559      4.98%     94.75% |         589      5.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total        11220                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |    15460641     26.24%     26.24% |     3170584      5.38%     31.62% |     2993731      5.08%     36.70% |     2922409      4.96%     41.65% |     1289570      2.19%     43.84% |     2588916      4.39%     48.24% |     4568313      7.75%     55.99% |     1703249      2.89%     58.88% |     2780861      4.72%     63.60% |     3735352      6.34%     69.94% |     3295370      5.59%     75.53% |     1152623      1.96%     77.48% |     4846224      8.22%     85.71% |     4385135      7.44%     93.15% |     2886525      4.90%     98.05% |     1151586      1.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total     58931089                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |       66351      3.34%      3.34% |      354049     17.81%     21.15% |      142683      7.18%     28.33% |      134626      6.77%     35.11% |       64812      3.26%     38.37% |      147803      7.44%     45.81% |      129536      6.52%     52.32% |      105774      5.32%     57.65% |       82335      4.14%     61.79% |      160230      8.06%     69.85% |      124677      6.27%     76.12% |       72398      3.64%     79.77% |       29581      1.49%     81.26% |      159143      8.01%     89.26% |      149896      7.54%     96.81% |       63482      3.19%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total      1987376                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |     7784127      7.26%      7.26% |     8411933      7.84%     15.10% |     7411677      6.91%     22.01% |     7064493      6.59%     28.59% |     3751045      3.50%     32.09% |     6917721      6.45%     38.54% |     9716016      9.06%     47.59% |     4556606      4.25%     51.84% |     5825817      5.43%     57.27% |     9270309      8.64%     65.91% |     6652684      6.20%     72.11% |     3486644      3.25%     75.36% |     6177765      5.76%     81.12% |     9317725      8.69%     89.81% |     7895260      7.36%     97.17% |     3037263      2.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total    107277085                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |       46460      9.63%      9.63% |       72509     15.04%     24.67% |       32887      6.82%     31.49% |       37165      7.71%     39.20% |       23485      4.87%     44.07% |       28545      5.92%     49.99% |       29686      6.16%     56.14% |       25324      5.25%     61.40% |       16153      3.35%     64.75% |       35549      7.37%     72.12% |       26146      5.42%     77.54% |       22291      4.62%     82.16% |        4240      0.88%     83.04% |       34342      7.12%     90.16% |       27578      5.72%     95.88% |       19856      4.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total       482216                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |       28060      6.90%      6.90% |       66362     16.33%     23.23% |       25823      6.35%     29.58% |       31242      7.69%     37.27% |       17975      4.42%     41.69% |       24895      6.12%     47.82% |       26631      6.55%     54.37% |       22345      5.50%     59.87% |       14359      3.53%     63.40% |       32922      8.10%     71.50% |       23084      5.68%     77.18% |       17238      4.24%     81.42% |        3177      0.78%     82.20% |       31151      7.66%     89.87% |       24605      6.05%     95.92% |       16582      4.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total       406451                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |    14630648     32.41%     32.41% |     1932035      4.28%     36.68% |     1920316      4.25%     40.94% |     1792316      3.97%     44.91% |      982638      2.18%     47.08% |     1516005      3.36%     50.44% |     3449482      7.64%     58.08% |      913068      2.02%     60.10% |     2316797      5.13%     65.24% |     2564906      5.68%     70.92% |     2191882      4.85%     75.77% |      566355      1.25%     77.03% |     4690107     10.39%     87.41% |     3184947      7.05%     94.47% |     1863954      4.13%     98.60% |      633854      1.40%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total     45149310                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |    14671712     27.28%     27.28% |     2770994      5.15%     32.44% |     2675716      4.98%     37.41% |     2588044      4.81%     42.22% |     1098386      2.04%     44.27% |     2372746      4.41%     48.68% |     4059124      7.55%     56.23% |     1549429      2.88%     59.11% |     2538221      4.72%     63.83% |     3394213      6.31%     70.14% |     2940651      5.47%     75.61% |     1016098      1.89%     77.50% |     4394686      8.17%     85.67% |     4069277      7.57%     93.24% |     2652089      4.93%     98.17% |      984158      1.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total     53775544                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |     3526120      4.83%      4.83% |     5661008      7.76%     12.59% |     5343614      7.32%     19.91% |     5040787      6.91%     26.82% |     2120546      2.91%     29.73% |     5097353      6.99%     36.71% |     7018103      9.62%     46.33% |     3129000      4.29%     50.62% |     4030412      5.52%     56.14% |     6956637      9.53%     65.67% |     4570418      6.26%     71.94% |     2237139      3.07%     75.00% |     3639976      4.99%     79.99% |     6917072      9.48%     89.47% |     5952749      8.16%     97.63% |     1730162      2.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total     72971096                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |     2026447     15.07%     15.07% |      783195      5.82%     20.89% |      812408      6.04%     26.93% |      752091      5.59%     32.53% |      626837      4.66%     37.19% |      673741      5.01%     42.20% |     1226242      9.12%     51.32% |      392538      2.92%     54.24% |      750159      5.58%     59.81% |     1026197      7.63%     67.45% |      740202      5.50%     72.95% |      297410      2.21%     75.16% |     1190661      8.85%     84.02% |     1065439      7.92%     91.94% |      771560      5.74%     97.68% |      312605      2.32%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total     13447732                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |     1527533      3.49%      3.49% |     3548628      8.11%     11.60% |     3321104      7.59%     19.20% |     3150686      7.20%     26.40% |     1174313      2.68%     29.08% |     3189672      7.29%     36.38% |     4284040      9.79%     46.17% |     1868961      4.27%     50.44% |     2280311      5.21%     55.65% |     4531273     10.36%     66.01% |     2632198      6.02%     72.03% |     1289101      2.95%     74.98% |     1654695      3.78%     78.76% |     4364918      9.98%     88.74% |     4010473      9.17%     97.91% |      916074      2.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total     43743980                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |     1024791      8.90%      8.90% |     1054983      9.16%     18.07% |      762435      6.62%     24.69% |      776378      6.74%     31.44% |      486279      4.22%     35.66% |      669205      5.81%     41.47% |      932270      8.10%     49.57% |      540586      4.70%     54.27% |      553087      4.80%     59.07% |      824967      7.17%     66.24% |      787970      6.85%     73.09% |      460127      4.00%     77.08% |      636479      5.53%     82.61% |      834897      7.25%     89.86% |      706484      6.14%     96.00% |      460192      4.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total     11511130                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |     1891743     13.75%     13.75% |     1375118     10.00%     23.75% |      773513      5.62%     29.37% |      783059      5.69%     35.06% |      651453      4.74%     39.80% |      682710      4.96%     44.76% |      969848      7.05%     51.81% |      614704      4.47%     56.28% |      679413      4.94%     61.21% |      778064      5.66%     66.87% |      849486      6.17%     73.04% |      579003      4.21%     77.25% |     1036671      7.54%     84.79% |      783737      5.70%     90.48% |      678488      4.93%     95.42% |      630573      4.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total     13757583                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |      172548      6.32%      6.32% |      290817     10.66%     16.98% |      180097      6.60%     23.59% |      180159      6.60%     30.19% |      121309      4.45%     34.64% |      158564      5.81%     40.45% |      207900      7.62%     48.07% |      138787      5.09%     53.16% |      137418      5.04%     58.19% |      185517      6.80%     64.99% |      183563      6.73%     71.72% |      120970      4.43%     76.16% |      155251      5.69%     81.85% |      190970      7.00%     88.85% |      170077      6.23%     95.08% |      134191      4.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total      2728138                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv |           1      1.82%      1.82% |           2      3.64%      5.45% |           4      7.27%     12.73% |           2      3.64%     16.36% |           1      1.82%     18.18% |          10     18.18%     36.36% |           2      3.64%     40.00% |           4      7.27%     47.27% |           1      1.82%     49.09% |           7     12.73%     61.82% |           6     10.91%     72.73% |           5      9.09%     81.82% |           2      3.64%     85.45% |           1      1.82%     87.27% |           3      5.45%     92.73% |           4      7.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Inv::total           55                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |     2611003      7.57%      7.57% |     2641560      7.66%     15.23% |     2448869      7.10%     22.33% |     2436126      7.06%     29.39% |     1117035      3.24%     32.63% |     2464418      7.15%     39.78% |     2921924      8.47%     48.25% |     1682621      4.88%     53.13% |     1645949      4.77%     57.90% |     2922249      8.47%     66.37% |     2441975      7.08%     73.45% |     1184418      3.43%     76.89% |     1494582      4.33%     81.22% |     3036911      8.81%     90.02% |     2416251      7.01%     97.03% |     1024687      2.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total     34490578                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |     2332248      3.98%      3.98% |     8039582     13.74%     17.72% |     4928500      8.42%     26.14% |     3874059      6.62%     32.76% |     2264057      3.87%     36.63% |     4069692      6.95%     43.58% |     3160021      5.40%     48.98% |     3131156      5.35%     54.33% |     2656104      4.54%     58.87% |     4792992      8.19%     67.06% |     3863164      6.60%     73.66% |     2533170      4.33%     77.98% |     1306605      2.23%     80.22% |     4715117      8.06%     88.27% |     4594004      7.85%     96.12% |     2270318      3.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total     58530789                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |   270582681     31.64%     31.64% |    43717449      5.11%     36.76% |    43067793      5.04%     41.79% |    42077892      4.92%     46.71% |    19518555      2.28%     49.00% |    35714501      4.18%     53.17% |    58224269      6.81%     59.98% |    24304878      2.84%     62.82% |    35607695      4.16%     66.99% |    50033864      5.85%     72.84% |    41779064      4.89%     77.73% |    17165767      2.01%     79.73% |    53119835      6.21%     85.95% |    58288675      6.82%     92.76% |    42526705      4.97%     97.74% |    19360043      2.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total    855089666                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |       25818      6.29%      6.29% |       66813     16.26%     22.55% |       26131      6.36%     28.91% |       32252      7.85%     36.76% |       18592      4.53%     41.29% |       25016      6.09%     47.38% |       27009      6.58%     53.95% |       22930      5.58%     59.54% |       14662      3.57%     63.10% |       33218      8.09%     71.19% |       23527      5.73%     76.92% |       18156      4.42%     81.34% |        3023      0.74%     82.07% |       31762      7.73%     89.81% |       24841      6.05%     95.85% |       17032      4.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total       410782                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |     2768046      8.11%      8.11% |     3176896      9.31%     17.42% |     2224839      6.52%     23.95% |     2230289      6.54%     30.48% |     1375281      4.03%     34.51% |     2201253      6.45%     40.97% |     2601856      7.63%     48.59% |     1742666      5.11%     53.70% |     1738969      5.10%     58.80% |     2481269      7.27%     66.07% |     2337337      6.85%     72.92% |     1394249      4.09%     77.01% |     1846118      5.41%     82.42% |     2533464      7.43%     89.84% |     2134912      6.26%     96.10% |     1330114      3.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total     34117558                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |     2981604      4.93%      4.93% |     4640578      7.67%     12.59% |     4461529      7.37%     19.96% |     4151456      6.86%     26.82% |     1745072      2.88%     29.70% |     4162393      6.88%     36.58% |     5931039      9.80%     46.37% |     2474254      4.09%     50.46% |     3355022      5.54%     56.00% |     5888868      9.73%     65.73% |     3616390      5.97%     71.70% |     1798850      2.97%     74.68% |     3039610      5.02%     79.70% |     5828906      9.63%     89.32% |     5095169      8.42%     97.74% |     1367360      2.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total     60538100                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |   201408393     33.25%     33.25% |    30856599      5.09%     38.35% |    27318843      4.51%     42.86% |    28158409      4.65%     47.51% |    11502224      1.90%     49.41% |    25609333      4.23%     53.63% |    43144206      7.12%     60.76% |    18571228      3.07%     63.82% |    26592790      4.39%     68.21% |    32558100      5.38%     73.59% |    27154716      4.48%     78.07% |     9423578      1.56%     79.63% |    42530240      7.02%     86.65% |    42307240      6.99%     93.64% |    26953955      4.45%     98.09% |    11590720      1.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total    605680574                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |      828967      8.98%      8.98% |      542422      5.87%     14.85% |      554222      6.00%     20.85% |      500272      5.42%     26.27% |      227721      2.47%     28.74% |      476890      5.16%     33.90% |      863368      9.35%     43.25% |      315125      3.41%     46.67% |      604632      6.55%     53.22% |      660789      7.16%     60.37% |      708824      7.68%     68.05% |      234533      2.54%     70.59% |     1247878     13.51%     84.10% |      702194      7.60%     91.71% |      531027      5.75%     97.46% |      234517      2.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total      9233381                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv |     2188516     13.46%     13.46% |     1166820      7.17%     20.63% |     1072281      6.59%     27.22% |     1110490      6.83%     34.05% |      513255      3.16%     37.20% |     1001895      6.16%     43.36% |     1396188      8.58%     51.95% |      666986      4.10%     56.05% |      694444      4.27%     60.32% |     1253243      7.71%     68.02% |     1080035      6.64%     74.66% |      500504      3.08%     77.74% |      828248      5.09%     82.83% |     1310982      8.06%     90.89% |      998561      6.14%     97.03% |      482492      2.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv::total     16264940                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |    12360678     38.79%     38.79% |     1321432      4.15%     42.94% |     1242696      3.90%     46.84% |     1194538      3.75%     50.59% |      493943      1.55%     52.14% |      981177      3.08%     55.22% |     2189525      6.87%     62.09% |      633859      1.99%     64.08% |     1409517      4.42%     68.51% |     1671737      5.25%     73.75% |     1404264      4.41%     78.16% |      362537      1.14%     79.30% |     2745907      8.62%     87.92% |     2231371      7.00%     94.92% |     1230636      3.86%     98.78% |      387843      1.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total     31861660                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |         890      3.63%      3.63% |        3145     12.84%     16.48% |        1774      7.24%     23.72% |        2045      8.35%     32.07% |         896      3.66%     35.73% |        2312      9.44%     45.17% |        1947      7.95%     53.12% |        1491      6.09%     59.21% |        1171      4.78%     63.99% |        2468     10.08%     74.07% |        1500      6.12%     80.19% |         746      3.05%     83.24% |         144      0.59%     83.83% |        1713      6.99%     90.82% |        1647      6.73%     97.55% |         601      2.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total        24490                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |       81587      5.28%      5.28% |      136752      8.85%     14.12% |      122733      7.94%     22.06% |      115059      7.44%     29.51% |       53744      3.48%     32.98% |      126631      8.19%     41.17% |      117279      7.59%     48.76% |       85782      5.55%     54.31% |       71053      4.60%     58.91% |      147106      9.52%     68.42% |      100362      6.49%     74.91% |       54295      3.51%     78.43% |       24029      1.55%     79.98% |      138855      8.98%     88.96% |      124516      8.05%     97.02% |       46111      2.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total      1545894                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR |           1      1.04%      1.04% |           9      9.38%     10.42% |           7      7.29%     17.71% |           4      4.17%     21.88% |           6      6.25%     28.12% |          11     11.46%     39.58% |           5      5.21%     44.79% |           4      4.17%     48.96% |           6      6.25%     55.21% |           6      6.25%     61.46% |           7      7.29%     68.75% |           2      2.08%     70.83% |           2      2.08%     72.92% |           9      9.38%     82.29% |          11     11.46%     93.75% |           6      6.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GET_INSTR::total           96                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |   133123141     23.10%     23.10% |    32039759      5.56%     28.66% |    32567682      5.65%     34.31% |    31814053      5.52%     39.83% |    15118985      2.62%     42.45% |    27831953      4.83%     47.28% |    45055452      7.82%     55.10% |    17193337      2.98%     58.08% |    29087937      5.05%     63.13% |    38464425      6.67%     69.80% |    32066659      5.56%     75.37% |    14334639      2.49%     77.86% |    40358334      7.00%     84.86% |    40247658      6.98%     91.84% |    32619178      5.66%     97.50% |    14401158      2.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total    576324350                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |   197843380     26.72%     26.72% |    41754842      5.64%     32.36% |    38831555      5.24%     37.61% |    40074359      5.41%     43.02% |    21218041      2.87%     45.88% |    31596582      4.27%     50.15% |    57080198      7.71%     57.86% |    21475466      2.90%     60.76% |    33726579      4.56%     65.32% |    46489346      6.28%     71.59% |    37158401      5.02%     76.61% |    15918417      2.15%     78.76% |    50408914      6.81%     85.57% |    50920617      6.88%     92.45% |    37387812      5.05%     97.50% |    18517228      2.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total    740401737                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv |      739117      6.19%      6.19% |     1001249      8.39%     14.58% |      855123      7.16%     21.74% |      820683      6.87%     28.61% |      479319      4.01%     32.63% |      760214      6.37%     38.99% |     1020160      8.54%     47.54% |      557133      4.67%     52.20% |      576026      4.82%     57.03% |      960382      8.04%     65.07% |      835431      7.00%     72.07% |      442207      3.70%     75.77% |      648695      5.43%     81.21% |      987426      8.27%     89.48% |      826405      6.92%     96.40% |      430152      3.60%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv::total     11939722                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |     2269970     17.08%     17.08% |      610603      4.60%     21.68% |      677620      5.10%     26.78% |      597778      4.50%     31.28% |      488695      3.68%     34.95% |      534828      4.03%     38.98% |     1259957      9.48%     48.46% |      279209      2.10%     50.56% |      907280      6.83%     57.39% |      893169      6.72%     64.11% |      787618      5.93%     70.04% |      203818      1.53%     71.57% |     1944200     14.63%     86.21% |      953576      7.18%     93.38% |      633318      4.77%     98.15% |      246011      1.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total     13287650                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |        4361      2.89%      2.89% |       14914      9.89%     12.78% |       11002      7.30%     20.08% |       12913      8.56%     28.64% |        8113      5.38%     34.02% |       10014      6.64%     40.66% |       12513      8.30%     48.95% |        9236      6.12%     55.08% |        5994      3.97%     59.05% |       14182      9.40%     68.46% |        8923      5.92%     74.37% |        7605      5.04%     79.42% |         551      0.37%     79.78% |       13645      9.05%     88.83% |        9812      6.51%     95.34% |        7035      4.66%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total       150813                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |       40327      9.14%      9.14% |       56479     12.80%     21.94% |       29086      6.59%     28.53% |       33400      7.57%     36.10% |       18331      4.15%     40.25% |       29155      6.61%     46.86% |       31889      7.23%     54.08% |       23802      5.39%     59.48% |       17560      3.98%     63.46% |       37986      8.61%     72.07% |       24015      5.44%     77.51% |       17435      3.95%     81.46% |        3364      0.76%     82.22% |       35711      8.09%     90.31% |       27612      6.26%     96.57% |       15130      3.43%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total       441282                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv |          41      1.59%      1.59% |         337     13.04%     14.63% |         633     24.50%     39.13% |         202      7.82%     46.94% |          91      3.52%     50.46% |         112      4.33%     54.80% |         176      6.81%     61.61% |          87      3.37%     64.98% |          74      2.86%     67.84% |         130      5.03%     72.87% |          98      3.79%     76.66% |          98      3.79%     80.46% |          87      3.37%     83.82% |         181      7.00%     90.83% |         118      4.57%     95.39% |         119      4.61%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv::total         2584                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |         804      8.30%      8.30% |         722      7.46%     15.76% |         585      6.04%     21.81% |         656      6.78%     28.58% |         347      3.58%     32.17% |         476      4.92%     37.08% |         882      9.11%     46.19% |         334      3.45%     49.64% |         518      5.35%     54.99% |         675      6.97%     61.97% |         671      6.93%     68.90% |         332      3.43%     72.33% |        1038     10.72%     83.05% |         759      7.84%     90.89% |         564      5.83%     96.72% |         318      3.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total         9681                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |    15460638     26.24%     26.24% |     3170575      5.38%     31.62% |     2993726      5.08%     36.70% |     2922400      4.96%     41.65% |     1289566      2.19%     43.84% |     2588909      4.39%     48.24% |     4568311      7.75%     55.99% |     1703243      2.89%     58.88% |     2780853      4.72%     63.60% |     3735348      6.34%     69.94% |     3295358      5.59%     75.53% |     1152619      1.96%     77.48% |     4846223      8.22%     85.71% |     4385119      7.44%     93.15% |     2886519      4.90%     98.05% |     1151580      1.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total     58930987                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |       66351      3.34%      3.34% |      354049     17.81%     21.15% |      142683      7.18%     28.33% |      134626      6.77%     35.11% |       64811      3.26%     38.37% |      147803      7.44%     45.81% |      129535      6.52%     52.32% |      105774      5.32%     57.65% |       82335      4.14%     61.79% |      160226      8.06%     69.85% |      124677      6.27%     76.12% |       72398      3.64%     79.77% |       29581      1.49%     81.26% |      159143      8.01%     89.26% |      149896      7.54%     96.81% |       63482      3.19%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total      1987370                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |     5587336      6.13%      6.13% |     7337142      8.05%     14.19% |     6418236      7.05%     21.23% |     6131040      6.73%     27.96% |     3002196      3.30%     31.26% |     6085190      6.68%     37.94% |     8281323      9.09%     47.03% |     4024615      4.42%     51.45% |     4937871      5.42%     56.87% |     8058177      8.85%     65.72% |     5728390      6.29%     72.00% |     3067252      3.37%     75.37% |     4831921      5.30%     80.68% |     8060540      8.85%     89.52% |     6953275      7.63%     97.16% |     2589904      2.84%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total     91094408                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      4.35%      4.35% |           1      4.35%      8.70% |           0      0.00%      8.70% |           1      4.35%     13.04% |           0      0.00%     13.04% |           3     13.04%     26.09% |           9     39.13%     65.22% |           0      0.00%     65.22% |           7     30.43%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           1      4.35%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Inv::total           23                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |          68      4.46%      4.46% |          98      6.42%     10.88% |         114      7.47%     18.35% |          93      6.09%     24.44% |          57      3.74%     28.18% |          84      5.50%     33.68% |         140      9.17%     42.86% |          64      4.19%     47.05% |          74      4.85%     51.90% |          97      6.36%     58.26% |         111      7.27%     65.53% |          61      4.00%     69.53% |         179     11.73%     81.26% |         125      8.19%     89.45% |          95      6.23%     95.67% |          66      4.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total         1526                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |        2517     22.43%     22.43% |         742      6.61%     29.05% |         721      6.43%     35.47% |         722      6.43%     41.91% |         527      4.70%     46.60% |         550      4.90%     51.51% |         539      4.80%     56.31% |         593      5.29%     61.60% |         328      2.92%     64.52% |         649      5.78%     70.30% |         581      5.18%     75.48% |         678      6.04%     81.52% |         175      1.56%     83.08% |         750      6.68%     89.77% |         559      4.98%     94.75% |         589      5.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total        11220                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |     2196753     13.58%     13.58% |     1074463      6.64%     20.22% |      992813      6.14%     26.35% |      933260      5.77%     32.12% |      748763      4.63%     36.75% |      832426      5.14%     41.89% |     1434520      8.87%     50.76% |      531910      3.29%     54.05% |      887880      5.49%     59.53% |     1212010      7.49%     67.03% |      924208      5.71%     72.74% |      419298      2.59%     75.33% |     1345758      8.32%     83.65% |     1257020      7.77%     91.41% |      941873      5.82%     97.24% |      447246      2.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total     16180201                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Ack::total            6                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv |         275      1.77%      1.77% |        1193      7.67%      9.44% |        1029      6.62%     16.06% |        1732     11.14%     27.19% |        1144      7.36%     34.55% |         671      4.31%     38.87% |         917      5.90%     44.76% |        1178      7.58%     52.34% |         631      4.06%     56.40% |         945      6.08%     62.47% |        1024      6.58%     69.06% |        1596     10.26%     79.32% |          21      0.14%     79.45% |        1361      8.75%     88.21% |         795      5.11%     93.32% |        1039      6.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv::total        15551                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |       46460      9.63%      9.63% |       72509     15.04%     24.67% |       32885      6.82%     31.49% |       37165      7.71%     39.20% |       23485      4.87%     44.07% |       28544      5.92%     49.99% |       29686      6.16%     56.14% |       25321      5.25%     61.40% |       16153      3.35%     64.75% |       35549      7.37%     72.12% |       26146      5.42%     77.54% |       22291      4.62%     82.16% |        4240      0.88%     83.04% |       34342      7.12%     90.16% |       27578      5.72%     95.88% |       19856      4.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total       482210                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |       28060      6.90%      6.90% |       66362     16.33%     23.23% |       25823      6.35%     29.58% |       31242      7.69%     37.27% |       17975      4.42%     41.69% |       24895      6.12%     47.82% |       26631      6.55%     54.37% |       22345      5.50%     59.87% |       14359      3.53%     63.40% |       32922      8.10%     71.50% |       23084      5.68%     77.18% |       17238      4.24%     81.42% |        3177      0.78%     82.20% |       31151      7.66%     89.87% |       24605      6.05%     95.92% |       16582      4.08%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total       406451                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive |           3      2.94%      2.94% |           9      8.82%     11.76% |           5      4.90%     16.67% |           9      8.82%     25.49% |           4      3.92%     29.41% |           7      6.86%     36.27% |           2      1.96%     38.24% |           6      5.88%     44.12% |           8      7.84%     51.96% |           4      3.92%     55.88% |          12     11.76%     67.65% |           4      3.92%     71.57% |           1      0.98%     72.55% |          16     15.69%     88.24% |           6      5.88%     94.12% |           6      5.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive::total          102                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           4     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.DataS_fromL1::total            6                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks |          38      1.53%      1.53% |         328     13.25%     14.78% |         628     25.36%     40.15% |         193      7.79%     47.94% |          86      3.47%     51.41% |         105      4.24%     55.65% |         173      6.99%     62.64% |          81      3.27%     65.91% |          66      2.67%     68.58% |         122      4.93%     73.51% |          86      3.47%     76.98% |          94      3.80%     80.78% |          86      3.47%     84.25% |         165      6.66%     90.91% |         112      4.52%     95.44% |         113      4.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks::total         2476                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load |        1673     16.46%     16.46% |         344      3.38%     19.85% |         421      4.14%     23.99% |         396      3.90%     27.89% |         187      1.84%     29.73% |         278      2.74%     32.46% |         868      8.54%     41.00% |         158      1.55%     42.56% |         851      8.37%     50.93% |         653      6.43%     57.36% |         643      6.33%     63.68% |          95      0.93%     64.62% |        2113     20.79%     85.41% |         967      9.51%     94.92% |         322      3.17%     98.09% |         194      1.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load::total        10163                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |         247     15.46%     15.46% |          24      1.50%     16.96% |          84      5.26%     22.22% |          10      0.63%     22.84% |           6      0.38%     23.22% |         134      8.39%     31.60% |         143      8.95%     40.55% |          68      4.26%     44.81% |         180     11.26%     56.07% |          29      1.81%     57.88% |          95      5.94%     63.83% |          24      1.50%     65.33% |         380     23.78%     89.11% |          71      4.44%     93.55% |          99      6.20%     99.75% |           4      0.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total         1598                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store |          92      7.30%      7.30% |          44      3.49%     10.79% |          43      3.41%     14.21% |          27      2.14%     16.35% |          29      2.30%     18.65% |          49      3.89%     22.54% |         198     15.71%     38.25% |          18      1.43%     39.68% |         144     11.43%     51.11% |          44      3.49%     54.60% |          87      6.90%     61.51% |          16      1.27%     62.78% |         334     26.51%     89.29% |          83      6.59%     95.87% |          38      3.02%     98.89% |          14      1.11%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store::total         1260                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv |         328      6.48%      6.48% |         337      6.66%     13.15% |         401      7.93%     21.08% |         382      7.55%     28.63% |         140      2.77%     31.40% |         335      6.62%     38.02% |         384      7.59%     45.61% |         237      4.69%     50.30% |         239      4.73%     55.02% |         388      7.67%     62.69% |         364      7.20%     69.89% |         243      4.80%     74.69% |         204      4.03%     78.73% |         537     10.62%     89.34% |         376      7.43%     96.78% |         163      3.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv::total         5058                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETX::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS |           3      2.97%      2.97% |           5      4.95%      7.92% |           4      3.96%     11.88% |           4      3.96%     15.84% |           4      3.96%     19.80% |           9      8.91%     28.71% |           6      5.94%     34.65% |           3      2.97%     37.62% |           8      7.92%     45.54% |          13     12.87%     58.42% |           5      4.95%     63.37% |           3      2.97%     66.34% |           3      2.97%     69.31% |          11     10.89%     80.20% |          13     12.87%     93.07% |           7      6.93%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS::total          101                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GET_INSTR::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |    14630317     32.41%     32.41% |     1931692      4.28%     36.69% |     1919911      4.25%     40.94% |     1791930      3.97%     44.91% |      982494      2.18%     47.09% |     1515660      3.36%     50.44% |     3449092      7.64%     58.08% |      912828      2.02%     60.11% |     2316550      5.13%     65.24% |     2564504      5.68%     70.92% |     2191513      4.85%     75.77% |      566108      1.25%     77.03% |     4689900     10.39%     87.41% |     3184399      7.05%     94.47% |     1863564      4.13%     98.60% |      633684      1.40%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total     45144146                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Load::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Store::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |         331      6.41%      6.41% |         343      6.64%     13.05% |         405      7.84%     20.89% |         386      7.47%     28.37% |         144      2.79%     31.16% |         345      6.68%     37.84% |         390      7.55%     45.39% |         240      4.65%     50.04% |         247      4.78%     54.82% |         402      7.78%     62.61% |         369      7.15%     69.75% |         247      4.78%     74.54% |         207      4.01%     78.54% |         548     10.61%     89.16% |         390      7.55%     96.71% |         170      3.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total         5164                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR     86757803      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     65427079      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX     16278680      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE       413631      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     45144350      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old         9894      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement     11624899      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean    101320718      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data    112956838      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack    112952745      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data     12383024      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean      1549132      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack     25850041      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     67801214      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock      1987376      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     75517741      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv        14282      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     49555204      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     48650640      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX     14750998      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old         4851      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR     34710221      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS      3386438      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX        11229      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE       395231      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX          104      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement       126085      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     51410189      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR         1945      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS     10679441      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX      1253889      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement     10749982      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     22454316      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv         2454      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GET_INSTR           99      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS      1987277      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX       175305      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     45144146      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX_old            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement       748832      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean     27456201      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv         4687      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR        27695      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS        58168      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX        26951      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old          207      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack    112952745      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv         2454      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_GETS            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_GETX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old          175      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data       611598      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean           51      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all       141870      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv         4687      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETS          212      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_GETX           15      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old         4659      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data     11330134      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean         2997      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all     16123070      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR         1416      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GETS          202      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack     25536594      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     51410189      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETS            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.L1_GETX            4      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack       313447      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all       126085      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS       398989      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETX          289      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L2_Replacement_clean           11      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     48251648      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR      2461210      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETS       183889      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GETX            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     49954192      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETS          221      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.L1_GETX         2019      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data     14750998      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS        25560      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETX         7796      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE        15523      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock       406460      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GET_INSTR            3      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS        18139      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX        44786      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_PUTX            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L2_Replacement_clean            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     75111281      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GET_INSTR            8      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS        36415      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETX         4677      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX           98      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data       425397      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean      1513360      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock        48619      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.L1_GETS            4      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data        15895      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean        32724      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETS         1473      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETX          717      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE         2875      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock      1938757      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples   1305010892                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean    11.968478                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.275787                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    64.123344                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |  1304997719    100.00%    100.00% |        9257      0.00%    100.00% |        1796      0.00%    100.00% |         869      0.00%    100.00% |         476      0.00%    100.00% |         336      0.00%    100.00% |         242      0.00%    100.00% |         132      0.00%    100.00% |          53      0.00%    100.00% |          12      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total   1305010892                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples   1239757862                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000941                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000653                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.030673                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  1238591224     99.91%     99.91% |     1166346      0.09%    100.00% |         292      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total   1239757862                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     65253030                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   220.343312                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   128.854645                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   191.121647                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    65239857     99.98%     99.98% |        9257      0.01%     99.99% |        1796      0.00%    100.00% |         869      0.00%    100.00% |         476      0.00%    100.00% |         336      0.00%    100.00% |         242      0.00%    100.00% |         132      0.00%    100.00% |          53      0.00%    100.00% |          12      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     65253030                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    728544106                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     5.826317                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.121495                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    42.761808                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   728540914    100.00%    100.00% |        2314      0.00%    100.00% |         411      0.00%    100.00% |         209      0.00%    100.00% |         109      0.00%    100.00% |          65      0.00%    100.00% |          38      0.00%    100.00% |          27      0.00%    100.00% |          15      0.00%    100.00% |           4      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    728544106                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    714717895                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.080881                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.015325                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     4.714402                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   714717858    100.00%    100.00% |          25      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    714717895                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples     13826211                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   251.131965                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   191.663426                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   184.024597                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |    13823056     99.98%     99.98% |        2289      0.02%     99.99% |         406      0.00%    100.00% |         205      0.00%    100.00% |         108      0.00%    100.00% |          64      0.00%    100.00% |          38      0.00%    100.00% |          27      0.00%    100.00% |          14      0.00%    100.00% |           4      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total     13826211                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    941119386                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean    16.379343                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.491665                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    72.170257                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   941109336    100.00%    100.00% |        7523      0.00%    100.00% |        1253      0.00%    100.00% |         555      0.00%    100.00% |         294      0.00%    100.00% |         181      0.00%    100.00% |         143      0.00%    100.00% |          69      0.00%    100.00% |          22      0.00%    100.00% |          10      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    941119386                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    854452695                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001227                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   854451433    100.00%    100.00% |        1254      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    854452695                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples     86666691                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   168.005301                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    76.896051                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   176.741651                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |    86656641     99.99%     99.99% |        7523      0.01%    100.00% |        1253      0.00%    100.00% |         555      0.00%    100.00% |         294      0.00%    100.00% |         181      0.00%    100.00% |         143      0.00%    100.00% |          69      0.00%    100.00% |          22      0.00%    100.00% |          10      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total     86666691                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples     26381011                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    21.849598                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.612983                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    89.752972                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |    26380323    100.00%    100.00% |         503      0.00%    100.00% |          88      0.00%    100.00% |          40      0.00%    100.00% |          32      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total     26381011                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples     24522207                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     4.384737                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.135916                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    34.634188                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |    24519645     99.99%     99.99% |        2490      0.01%    100.00% |          48      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total     24522207                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples      1858804                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   252.254162                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   164.673497                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   203.454709                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |     1858188     99.97%     99.97% |         448      0.02%     99.99% |          78      0.00%    100.00% |          38      0.00%    100.00% |          27      0.00%    100.00% |           9      0.00%    100.00% |           5      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total      1858804                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples      5371865                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    29.366346                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     2.074542                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev   102.221255                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |     5371680    100.00%    100.00% |         134      0.00%    100.00% |          25      0.00%    100.00% |          13      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total      5371865                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket        10239                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      4481341                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.144644                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.003156                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     8.790883                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |     4481315    100.00%    100.00% |          21      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      4481341                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size         2048                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket        20479                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples       890524                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   171.385055                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    80.328249                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   196.127337                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |      890344     99.98%     99.98% |         132      0.01%     99.99% |          24      0.00%    100.00% |          11      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total       890524                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples      5371906                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |     5371906    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total      5371906                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples      5371906                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |     5371906    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total      5371906                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.001340                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   177.078603                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.012492                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time    99.125522                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.002659                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    27.303890                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.002423                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    27.302346                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.001318                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   164.393797                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000023                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    27.298023                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000134                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   163.788137                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000022                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   136.490187                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles      7855275                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples     45369830                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.107323                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.878904                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-7     45044212     99.28%     99.28% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-15       316802      0.70%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-23         8003      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::24-31          699      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::32-39          100      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::40-47           14      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total     45369830                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits    535536129                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses     17921316                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses    553457445                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits    270582681                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses      5417863                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses    276000544                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.010067                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time    27.344410                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count         2884                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.000886                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_stall_time    54.604301                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs    13.839879                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_stall_time   136.512890                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000174                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_stall_time    54.604091                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000444                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_stall_time   147.224871                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000207                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_stall_time    27.302150                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles       948037                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples     23114981                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.076199                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.751723                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-7     23024457     99.61%     99.61% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-15        84202      0.36%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-23         5636      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::24-31          556      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-39          107      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::40-47           15      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::48-55            5      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::56-63            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total     23114981                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits    113233204                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses      4966802                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses    118200006                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits     43717449                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses      7036126                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses     50753575                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.002057                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time    27.363046                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count         1232                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.000325                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_stall_time    54.604694                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs   237.508527                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_stall_time   136.514745                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000217                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_stall_time    54.604419                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000163                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_stall_time   152.682852                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000054                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_stall_time    27.302346                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.fullyBusyCycles      1090241                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::samples     19335729                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::mean     0.092474                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::stdev     0.857509                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::0-7     19235569     99.48%     99.48% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::8-15        91329      0.47%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::16-23         7525      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::24-31         1085      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::32-39          203      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::40-47           14      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::48-55            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::total     19335729                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_hits    100951764                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_misses      4675913                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_accesses    105627677                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_hits     41779064                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_misses      5419904                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_accesses     47198968                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_buf_msgs     0.001883                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_stall_time    27.343899                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_stall_count         1608                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_buf_msgs     0.000287                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_stall_time    54.601395                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_buf_msgs   210.182215                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_stall_time   136.505052                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_buf_msgs     0.000167                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_stall_time    54.601244                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_buf_msgs     0.000144                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_stall_time   157.091661                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_buf_msgs     0.000051                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_stall_time    27.300697                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.fullyBusyCycles       370304                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::samples      9026324                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::mean     0.089591                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::stdev     0.840470                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::0-7      8986897     99.56%     99.56% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::8-15        35558      0.39%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::16-23         3224      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::24-31          494      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::32-39          114      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::40-47           22      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::48-55           13      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::56-63            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::total      9026324                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_hits     42444337                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_misses      1912761                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_accesses     44357098                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_hits     17165767                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_misses      2816142                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_accesses     19981909                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_buf_msgs     0.000789                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_stall_time    27.321627                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_stall_count          528                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_buf_msgs     0.000124                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_stall_time    54.601335                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_buf_msgs   321.969298                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_stall_time   136.504905                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_stall_time    54.601203                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_buf_msgs     0.000062                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_stall_time   160.296762                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_stall_time    27.300666                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.fullyBusyCycles      1975683                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::samples     20757432                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::mean     0.155340                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::stdev     1.147388                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::0-7     20549466     99.00%     99.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::8-15       190098      0.92%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::16-23        14226      0.07%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::24-31         2666      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::32-39          728      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::40-47          196      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::48-55           42      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::56-63            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::total     20757432                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_hits    135851971                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_misses      6380100                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_accesses    142232071                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_hits     53119835                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_misses      4676647                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_accesses     57796482                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_buf_msgs     0.002492                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_stall_time    27.364728                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_stall_count         4045                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_buf_msgs     0.000367                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_stall_time    54.601266                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_buf_msgs    10.934093                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_stall_time   136.504193                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_buf_msgs     0.000117                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_stall_time    54.601138                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_buf_msgs     0.000184                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_stall_time   158.962913                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_buf_msgs     0.000073                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_stall_time    27.300632                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.fullyBusyCycles      1404366                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::samples     26502007                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::mean     0.142755                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::stdev     1.157688                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::0-7     26267409     99.11%     99.11% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::8-15       192782      0.73%     99.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::16-23        36785      0.14%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::24-31         4110      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::32-39          825      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::40-47           75      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::48-55           11      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::64-71            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::72-79            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::total     26502007                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_hits    138892826                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_misses      6192345                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_accesses    145085171                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_hits     58288675                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_misses      7700809                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_accesses     65989484                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_buf_msgs     0.002592                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_stall_time    27.367171                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_stall_count         2005                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_buf_msgs     0.000399                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_stall_time    54.601204                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_buf_msgs   113.805789                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_stall_time   136.505037                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_buf_msgs     0.000223                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_stall_time    54.601101                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_buf_msgs     0.000200                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_stall_time   155.961219                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_buf_msgs     0.000068                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_stall_time    27.300602                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.fullyBusyCycles       910644                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::samples     20983632                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::mean     0.077127                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::stdev     0.762743                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::0-7     20902089     99.61%     99.61% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::8-15        75124      0.36%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::16-23         5524      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::24-31          724      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::32-39          144      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::40-47           14      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::48-55            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::56-63            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::64-71            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::72-79            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::total     20983632                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_hits    102085976                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_misses      4325051                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_accesses    106411027                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_hits     42526705                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_misses      6631237                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_accesses     49157942                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_buf_msgs     0.001907                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_stall_time    27.339615                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_stall_count         1118                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_buf_msgs     0.000299                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_stall_time    54.601166                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_buf_msgs   143.621895                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_stall_time   136.505011                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_buf_msgs     0.000193                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_stall_time    54.601122                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_buf_msgs     0.000150                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_stall_time   155.312981                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_buf_msgs     0.000047                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_stall_time    27.300582                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.fullyBusyCycles       372084                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::samples      8152260                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::mean     0.086934                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::stdev     0.832352                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::0-7      8117989     99.58%     99.58% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::8-15        30628      0.38%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::16-23         2909      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::24-31          571      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::32-39          129      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::40-47           21      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::56-63            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::total      8152260                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_hits     47013941                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_misses      1908178                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_accesses     48922119                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_hits     19360043                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_misses      2360735                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_accesses     21720778                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_buf_msgs     0.000858                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_stall_time    27.323240                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_stall_count          597                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_buf_msgs     0.000114                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_stall_time    54.601125                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_buf_msgs   108.922553                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_stall_time   136.507634                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_buf_msgs     0.000077                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_stall_time    54.600930                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_stall_time   161.073232                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_stall_time    27.300561                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles      1000776                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples     20167858                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.077990                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.766420                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-7     20085679     99.59%     99.59% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-15        76412      0.38%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-23         4863      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::24-31          717      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::32-39          159      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::40-47           21      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::48-55            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total     20167858                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits    104200802                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses      4456787                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses    108657589                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits     43067793                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses      6117127                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses     49184920                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.001930                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_time    27.336485                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_count         1247                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.000292                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_stall_time    54.601849                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs   137.215270                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_stall_time   136.509023                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.000182                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_stall_time    54.601826                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000146                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_stall_time   154.962634                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000048                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_stall_time    27.300924                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles       937809                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples     19460865                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.074041                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.737792                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-7     19387404     99.62%     99.62% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-15        68672      0.35%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-23         4161      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::24-31          509      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-39           96      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::40-47           18      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::48-55            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::56-63            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::64-71            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total     19460865                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits    104421152                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses      4328924                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses    108750076                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits     42077892                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses      5823846                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses     47901738                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.001914                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time    27.334317                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_count         1182                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.000279                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_stall_time    54.601796                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs   205.882550                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_stall_time   136.509621                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.000178                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_stall_time    54.601646                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000140                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_stall_time   155.648781                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000047                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_stall_time    27.300896                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles       429926                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples      9754691                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.080204                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.783782                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-7      9715938     99.60%     99.60% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-15        35509      0.36%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-23         2694      0.03%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::24-31          442      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::32-39           92      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::40-47           13      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::48-55            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::56-63            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total      9754691                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits     50331028                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses      2351403                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses     52682431                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits     19518555                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses      2771999                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses     22290554                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.000914                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_time    27.322387                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_count          626                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.000142                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_stall_time    54.604694                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs   147.230259                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_stall_time   136.514341                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.000086                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_stall_time    54.604422                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.000072                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_stall_time   158.522589                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.000025                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_stall_time    27.302346                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles       804068                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples     18546730                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.086359                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     0.811730                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-7     18464742     99.56%     99.56% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-15        75260      0.41%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-23         5891      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::24-31          699      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::32-39          115      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::40-47           11      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::48-55            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::64-71            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::72-79            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total     18546730                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits     89584450                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses      3899272                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses     93483722                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits     35714501                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses      5780063                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses     41494564                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.001654                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time    27.332502                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_count         1021                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.000261                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_stall_time    54.601681                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs    87.509659                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_stall_time   136.506538                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.000174                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_stall_time    54.601619                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.000131                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_stall_time   155.089816                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.000042                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_stall_time    27.300839                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles      1657699                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples     27387566                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.092319                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     0.841316                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-7     27245046     99.48%     99.48% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-15       132675      0.48%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-23         8510      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::24-31         1083      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::32-39          196      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::40-47           34      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::56-63            9      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::64-71            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::72-79            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total     27387566                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits    149303245                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses      6452545                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses    155755790                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits     58224269                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses      7987951                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses     66212220                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.002738                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_time    27.358487                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_count         2231                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.000417                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_stall_time    54.604694                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs   189.534556                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_stall_time   136.514119                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.000224                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_stall_time    54.604579                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.000209                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_stall_time   155.684527                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.000072                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_stall_time    27.302346                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles       468947                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples     12284529                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.081189                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     0.794107                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-7     12235915     99.60%     99.60% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-15        43842      0.36%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-23         4097      0.03%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::24-31          549      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::32-39           95      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::40-47           15      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::48-55            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::56-63            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::72-79            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total     12284529                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits     60686312                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses      2644270                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses     63330582                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits     24304878                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses      3743704                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses     28048582                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.001115                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_time    27.330560                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_count          642                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.000170                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_stall_time    54.601571                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs   149.937156                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_stall_time   136.505157                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.000118                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_stall_time    54.601448                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.000085                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_stall_time   157.709805                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.000028                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_stall_time    27.300785                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.fullyBusyCycles      1121365                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::samples     16423140                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::mean     0.142387                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::stdev     1.095351                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::0-7     16284242     99.15%     99.15% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::8-15       125474      0.76%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::16-23        10824      0.07%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::24-31         1934      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::32-39          531      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::40-47          110      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::48-55           17      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::56-63            6      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::64-71            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::total     16423140                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_hits     92668042                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_misses      3993547                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_accesses     96661589                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_hits     35607695                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_misses      4709825                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_accesses     40317520                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_buf_msgs     0.001695                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_stall_time    27.334443                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_stall_count         1767                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_buf_msgs     0.000257                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_stall_time    54.601509                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_buf_msgs   156.991861                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_stall_time   136.505198                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_buf_msgs     0.000128                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_stall_time    54.601455                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_buf_msgs     0.000129                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_stall_time   157.885031                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_buf_msgs     0.000044                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_stall_time    27.300753                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.fullyBusyCycles      1215751                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::samples     25229325                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::mean     0.078720                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::stdev     0.772678                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::0-7     25125052     99.59%     99.59% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::8-15        96575      0.38%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::16-23         6549      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::24-31          987      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::32-39          144      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::40-47           16      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::48-55            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::total     25229325                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_hits    122965652                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_misses      5464112                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_accesses    128429764                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_hits     50033864                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_misses      7734701                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_accesses     57768565                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_buf_msgs     0.002284                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_stall_time    27.344277                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_stall_count         1498                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_buf_msgs     0.000368                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_stall_time    54.604694                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_buf_msgs   253.062994                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_stall_time   136.514019                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_buf_msgs     0.000224                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_stall_time    54.604641                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_buf_msgs     0.000184                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_stall_time   155.673096                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_buf_msgs     0.000060                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_stall_time    27.302346                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles      2037404                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    624756567                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.937448                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     3.343909                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-511    624755775    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::512-1023          596      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1024-1535          130      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::1536-2047           33      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::2048-2559           16      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::2560-3071            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::3072-3583            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::3584-4095            4      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::4096-4607            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::4608-5119            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    624756567                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.002636                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    54.604694                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000960                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    27.302321                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.002551                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   183.553182                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count       280134                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     50438394                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses    118163611                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses    168602005                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.005653                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    44.500337                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.003891                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   141.900230                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000904                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   136.521149                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    563117694                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   4504941552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control    216504304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control   1732034432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    612861242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  44126009424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    840289614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   6722316912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     50464860                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   3633469920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     70769256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    566154048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1347.480109                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1001.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1001.m_stall_time  1337.561188                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1006.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1006.m_stall_time  1325.086936                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers101.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers101.m_stall_time  1335.769005                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1011.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1011.m_stall_time  1323.076838                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1016.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1016.m_stall_time  1321.499994                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1021.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1021.m_stall_time  1340.546123                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1025.m_buf_msgs     0.001750                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1025.m_stall_time  1357.748798                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1026.m_buf_msgs     0.000995                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1026.m_stall_time  1333.195271                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1027.m_buf_msgs     0.000622                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1027.m_stall_time   999.003459                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1046.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1046.m_stall_time  1336.597627                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1051.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1051.m_stall_time  1365.699536                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1056.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1056.m_stall_time  1373.378645                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers106.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers106.m_stall_time  1338.951193                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1061.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1061.m_stall_time  1337.415315                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1066.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1066.m_stall_time  1329.806237                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1071.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1071.m_stall_time  1406.874371                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1076.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1076.m_stall_time  1320.852863                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1081.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1081.m_stall_time  1503.125879                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1086.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1086.m_stall_time  1473.803116                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1091.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1091.m_stall_time  1755.148430                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1096.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1096.m_stall_time  1882.057291                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers11.m_stall_time  1344.162662                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1101.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1101.m_stall_time  1332.599951                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1106.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1106.m_stall_time  1334.413428                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers111.m_stall_time  1340.737100                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1111.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1111.m_stall_time  1357.540016                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1116.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1116.m_stall_time  1318.664221                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1120.m_buf_msgs     0.000754                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1120.m_stall_time  1339.438195                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1121.m_buf_msgs     0.000524                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1121.m_stall_time  1332.773132                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1122.m_buf_msgs     0.000237                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1122.m_stall_time   999.001338                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1141.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1141.m_stall_time  1332.060825                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1146.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1146.m_stall_time  1380.855670                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1151.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1151.m_stall_time  1365.140638                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1156.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1156.m_stall_time  1335.832195                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers116.m_stall_time  1355.253512                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1161.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1161.m_stall_time  1414.309399                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1166.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1166.m_stall_time  1545.864068                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1171.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1171.m_stall_time  1441.687682                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1176.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1176.m_stall_time  1475.176321                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1181.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1181.m_stall_time  1479.614687                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1186.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1186.m_stall_time  1570.080299                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1191.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1191.m_stall_time  1802.050118                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1196.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1196.m_stall_time  1905.512837                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1201.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1201.m_stall_time  1334.493629                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1206.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1206.m_stall_time  1332.481012                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers121.m_stall_time  1352.272337                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1211.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1211.m_stall_time  1326.962651                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1215.m_buf_msgs     0.002243                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1215.m_stall_time  1388.128498                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1216.m_buf_msgs     0.000712                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1216.m_stall_time  1332.828491                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1217.m_buf_msgs     0.000887                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1217.m_stall_time   999.003878                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1236.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1236.m_stall_time  1336.210103                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1241.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1241.m_stall_time  1350.612418                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1246.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1246.m_stall_time  1391.644044                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1251.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1251.m_stall_time  1354.796875                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1256.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1256.m_stall_time  1344.340448                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers126.m_stall_time  1331.724749                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1261.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1261.m_stall_time  1390.753859                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1266.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1266.m_stall_time  1379.488906                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1271.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1271.m_stall_time  1367.662514                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1276.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1276.m_stall_time  1343.121450                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1281.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1281.m_stall_time  1486.296535                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1286.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1286.m_stall_time  1503.241638                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1291.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1291.m_stall_time  1748.689199                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1296.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1296.m_stall_time  1999.987565                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1301.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1301.m_stall_time  1342.927081                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1306.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1306.m_stall_time  1348.900896                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers131.m_stall_time  1322.083549                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1310.m_buf_msgs     0.002428                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1310.m_stall_time  1362.769840                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1311.m_buf_msgs     0.001328                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1311.m_stall_time  1333.885422                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1312.m_buf_msgs     0.000829                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1312.m_stall_time   999.004583                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1331.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1331.m_stall_time  1334.934771                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1336.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1336.m_stall_time  1344.436555                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1341.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1341.m_stall_time  1452.292974                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1346.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1346.m_stall_time  1331.634004                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1351.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1351.m_stall_time  1343.962046                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1356.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1356.m_stall_time  1337.687485                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers136.m_stall_time  1338.488266                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1361.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1361.m_stall_time  1349.102293                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1366.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1366.m_stall_time  1337.050731                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1371.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1371.m_stall_time  1363.919798                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1376.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1376.m_stall_time  1391.097930                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1381.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1381.m_stall_time  1386.985872                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1386.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1386.m_stall_time  1636.155072                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1391.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1391.m_stall_time  1743.568028                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1396.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1396.m_stall_time  1616.789048                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1401.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1401.m_stall_time  1387.277662                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1405.m_buf_msgs     0.001826                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1405.m_stall_time  1354.615434                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1406.m_buf_msgs     0.001153                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1406.m_stall_time  1333.795145                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1407.m_buf_msgs     0.000570                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1407.m_stall_time   999.002258                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers141.m_stall_time  1338.699579                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1426.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1426.m_stall_time  1349.111639                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1431.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1431.m_stall_time  1356.012396                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1436.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1436.m_stall_time  1441.720699                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1441.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1441.m_stall_time  1342.673211                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1446.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1446.m_stall_time  1490.437818                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1451.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1451.m_stall_time  1433.435924                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1456.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1456.m_stall_time  1374.246974                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers146.m_stall_time  1355.877967                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1461.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1461.m_stall_time  1323.192508                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1466.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1466.m_stall_time  1471.387998                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1471.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1471.m_stall_time  1439.890421                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1476.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1476.m_stall_time  1343.493098                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1481.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1481.m_stall_time  1550.100017                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1486.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1486.m_stall_time  1846.653271                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1491.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1491.m_stall_time  1771.215322                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1496.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1496.m_stall_time  1622.879506                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1500.m_buf_msgs     0.000698                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1500.m_stall_time  1341.060616                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1501.m_buf_msgs     0.000456                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1501.m_stall_time  1332.853351                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1502.m_buf_msgs     0.000239                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1502.m_stall_time   999.001185                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers151.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers151.m_stall_time  1333.288534                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1521.m_buf_msgs     0.005397                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1521.m_stall_time  1118.534936                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1522.m_buf_msgs     0.001046                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1522.m_stall_time   999.010348                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1526.m_buf_msgs     0.001927                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1526.m_stall_time  1173.133270                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1527.m_buf_msgs     0.001297                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1527.m_stall_time   999.006518                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1531.m_buf_msgs     0.001758                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1531.m_stall_time  1217.218981                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1532.m_buf_msgs     0.001088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1532.m_stall_time   999.006870                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1536.m_buf_msgs     0.001680                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1536.m_stall_time  1230.648055                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1537.m_buf_msgs     0.001065                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1537.m_stall_time   999.006402                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1541.m_buf_msgs     0.000859                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1541.m_stall_time  1256.926812                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1542.m_buf_msgs     0.000516                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1542.m_stall_time   999.002930                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1546.m_buf_msgs     0.001572                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1546.m_stall_time  1222.206507                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1547.m_buf_msgs     0.001043                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1547.m_stall_time   999.005513                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1551.m_buf_msgs     0.002524                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1551.m_stall_time  1231.667465                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1552.m_buf_msgs     0.001346                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1552.m_stall_time   999.008541                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1556.m_buf_msgs     0.001023                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1556.m_stall_time  1256.621894                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1557.m_buf_msgs     0.000706                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1557.m_stall_time   999.004111                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers156.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers156.m_stall_time  1378.038217                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1561.m_buf_msgs     0.001557                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1561.m_stall_time  1259.171089                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1562.m_buf_msgs     0.000767                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1562.m_stall_time   999.005737                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1566.m_buf_msgs     0.002216                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1566.m_stall_time  1231.807842                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1567.m_buf_msgs     0.001342                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1567.m_stall_time   999.007280                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1571.m_buf_msgs     0.001731                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1571.m_stall_time  1249.091455                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1572.m_buf_msgs     0.001000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1572.m_stall_time   999.005904                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1576.m_buf_msgs     0.000743                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1576.m_stall_time  1288.663882                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1577.m_buf_msgs     0.000528                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1577.m_stall_time   999.002733                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1581.m_buf_msgs     0.002238                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1581.m_stall_time  1272.620581                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1582.m_buf_msgs     0.000713                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1582.m_stall_time   999.007271                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1586.m_buf_msgs     0.002403                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1586.m_stall_time  1235.493861                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1587.m_buf_msgs     0.001336                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1587.m_stall_time   999.009654                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1591.m_buf_msgs     0.001803                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1591.m_stall_time  1227.372130                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1592.m_buf_msgs     0.001159                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1592.m_stall_time   999.006636                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1596.m_buf_msgs     0.000688                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1596.m_stall_time  1298.178222                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1597.m_buf_msgs     0.000460                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1597.m_stall_time   999.002253                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers16.m_stall_time  1336.582161                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1600.m_buf_msgs     0.016081                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1600.m_stall_time  1488.739063                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1601.m_buf_msgs     0.016081                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1601.m_stall_time  1339.087694                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers161.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers161.m_stall_time  1348.449876                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers166.m_stall_time  1344.838454                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1696.m_buf_msgs     0.032162                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1696.m_stall_time  1012.898679                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers170.m_buf_msgs     0.001984                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers170.m_stall_time  1352.237938                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1701.m_buf_msgs     0.000273                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1701.m_stall_time   999.000897                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_buf_msgs     0.001280                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers171.m_stall_time  1334.141543                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers172.m_buf_msgs     0.000664                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers172.m_stall_time   999.003410                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1795.m_buf_msgs     0.000273                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1795.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers191.m_stall_time  1357.635719                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers196.m_stall_time  1503.444573                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers201.m_stall_time  1351.820655                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers206.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers206.m_stall_time  1339.623139                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_stall_time  1348.222532                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers211.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers211.m_stall_time  1350.597110                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers216.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers216.m_stall_time  1337.567485                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers221.m_stall_time  1337.935931                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers226.m_stall_time  1328.170140                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers231.m_stall_time  1324.198509                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers236.m_stall_time  1319.041966                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers241.m_stall_time  1318.648028                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers246.m_stall_time  1328.730166                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers251.m_stall_time  1326.444421                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers256.m_stall_time  1342.539498                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1338.639662                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers261.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers261.m_stall_time  1351.855313                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers265.m_buf_msgs     0.001779                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers265.m_stall_time  1354.762427                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers266.m_buf_msgs     0.001081                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers266.m_stall_time  1333.146579                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers267.m_buf_msgs     0.000592                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers267.m_stall_time   999.002831                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers286.m_stall_time  1354.645045                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers291.m_stall_time  1586.728865                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers296.m_stall_time  1534.089317                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers301.m_stall_time  1359.272087                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_buf_msgs     0.000006                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers306.m_stall_time  1334.769195                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers31.m_stall_time  1319.132114                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers311.m_stall_time  1336.538599                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers316.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers316.m_stall_time  1345.907340                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers321.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers321.m_stall_time  1346.996257                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers326.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers326.m_stall_time  1336.114130                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers331.m_stall_time  1339.965845                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers336.m_stall_time  1333.718295                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers341.m_stall_time  1333.666770                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers346.m_stall_time  1346.151012                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers351.m_stall_time  1329.589658                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers356.m_stall_time  1336.912639                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers36.m_stall_time  1328.715397                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers360.m_buf_msgs     0.001701                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers360.m_stall_time  1351.955215                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_buf_msgs     0.001057                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers361.m_stall_time  1333.159119                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers362.m_buf_msgs     0.000573                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers362.m_stall_time   999.002730                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers381.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers381.m_stall_time  1384.521727                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers386.m_stall_time  1575.756157                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers391.m_stall_time  1621.051297                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers396.m_stall_time  1702.079334                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers401.m_stall_time  1333.983470                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers406.m_stall_time  1367.704593                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers41.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers41.m_stall_time  1340.949945                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers411.m_stall_time  1337.248318                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers416.m_stall_time  1325.412000                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers421.m_stall_time  1344.130902                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers426.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers426.m_stall_time  1341.962874                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers431.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers431.m_stall_time  1316.632339                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers436.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers436.m_stall_time  1323.240854                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers441.m_stall_time  1327.231375                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers446.m_stall_time  1336.616153                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers451.m_stall_time  1322.437270                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers455.m_buf_msgs     0.000870                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers455.m_stall_time  1350.804581                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_buf_msgs     0.000512                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers456.m_stall_time  1332.777512                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_buf_msgs     0.000302                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers457.m_stall_time   999.001691                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_stall_time  1325.202118                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers476.m_stall_time  1363.017576                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers481.m_stall_time  1565.268950                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers486.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers486.m_stall_time  1505.287304                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers491.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers491.m_stall_time  1591.877552                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers496.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers496.m_stall_time  1830.157132                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers501.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers501.m_stall_time  1347.178472                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers506.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers506.m_stall_time  1365.846894                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_stall_time  1332.320979                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers511.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers511.m_stall_time  1330.780983                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers516.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers516.m_stall_time  1344.093656                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers521.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers521.m_stall_time  1347.128970                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers526.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers526.m_stall_time  1394.693889                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers531.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers531.m_stall_time  1337.318200                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers536.m_stall_time  1338.395290                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers541.m_stall_time  1324.769948                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers546.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers546.m_stall_time  1316.755410                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers550.m_buf_msgs     0.001594                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers550.m_stall_time  1349.297973                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers551.m_buf_msgs     0.001037                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers551.m_stall_time  1333.200144                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers552.m_buf_msgs     0.000512                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers552.m_stall_time   999.003036                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers56.m_stall_time  1334.182227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers571.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers571.m_stall_time  1426.481790                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers576.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers576.m_stall_time  1557.380124                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers581.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers581.m_stall_time  1649.808444                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers586.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers586.m_stall_time  1527.446900                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers591.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers591.m_stall_time  1788.488538                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers596.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers596.m_stall_time  1747.050346                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers6.m_stall_time  1336.161124                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers601.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers601.m_stall_time  1346.481809                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers606.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers606.m_stall_time  1311.738227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers61.m_stall_time  1334.460693                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers611.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers611.m_stall_time  1357.879590                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers616.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers616.m_stall_time  1340.700171                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers621.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers621.m_stall_time  1321.366428                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers626.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers626.m_stall_time  1332.028660                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers631.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers631.m_stall_time  1332.857419                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers636.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers636.m_stall_time  1317.657853                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers641.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers641.m_stall_time  1319.219423                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers645.m_buf_msgs     0.002544                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers645.m_stall_time  1369.404853                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers646.m_buf_msgs     0.001340                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers646.m_stall_time  1333.437657                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers647.m_buf_msgs     0.000876                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers647.m_stall_time   999.004476                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers66.m_stall_time  1327.991730                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers666.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers666.m_stall_time  1424.220251                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers671.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers671.m_stall_time  1611.883746                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers676.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers676.m_stall_time  1574.338817                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers681.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers681.m_stall_time  1786.750384                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers686.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers686.m_stall_time  1801.048175                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers691.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers691.m_stall_time  1861.274141                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers696.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers696.m_stall_time  1949.650143                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers701.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers701.m_stall_time  1333.353338                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers706.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers706.m_stall_time  1332.158269                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers71.m_stall_time  1331.608378                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers711.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers711.m_stall_time  1331.877365                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers716.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers716.m_stall_time  1350.455859                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers721.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers721.m_stall_time  1316.996859                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers726.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers726.m_stall_time  1332.403818                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers731.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers731.m_stall_time  1330.953175                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers736.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers736.m_stall_time  1316.568126                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers740.m_buf_msgs     0.001040                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers740.m_stall_time  1342.518946                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers741.m_buf_msgs     0.000701                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers741.m_stall_time  1333.032316                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers742.m_buf_msgs     0.000337                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers742.m_stall_time   999.001407                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers75.m_buf_msgs     0.005407                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers75.m_stall_time  1417.447194                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_buf_msgs     0.001043                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers76.m_stall_time  1333.000762                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers761.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers761.m_stall_time  1366.691924                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers766.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers766.m_stall_time  1528.932722                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers77.m_buf_msgs     0.002528                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers77.m_stall_time   999.006066                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers771.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers771.m_stall_time  1478.850513                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers776.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers776.m_stall_time  1437.083150                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers781.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers781.m_stall_time  1685.906379                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers786.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers786.m_stall_time  1366.118471                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers791.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers791.m_stall_time  1949.642522                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers796.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers796.m_stall_time  1733.752501                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers801.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers801.m_stall_time  1339.081238                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers806.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers806.m_stall_time  1375.143058                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers811.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers811.m_stall_time  1336.208900                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers816.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers816.m_stall_time  1324.647958                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers821.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers821.m_stall_time  1329.396557                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers826.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers826.m_stall_time  1341.196830                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers831.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers831.m_stall_time  1325.951767                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers835.m_buf_msgs     0.001570                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers835.m_stall_time  1356.322114                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers836.m_buf_msgs     0.000763                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers836.m_stall_time  1332.955870                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers837.m_buf_msgs     0.000536                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers837.m_stall_time   999.025009                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers856.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers856.m_stall_time  1378.571785                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers861.m_buf_msgs     0.000009                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers861.m_stall_time  1415.234388                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers866.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers866.m_stall_time  1410.501227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers871.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers871.m_stall_time  1389.905166                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers876.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers876.m_stall_time  1458.894004                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers881.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers881.m_stall_time  1432.891806                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers886.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers886.m_stall_time  1451.576501                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers891.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers891.m_stall_time  1931.360472                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers896.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers896.m_stall_time  1667.261057                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers901.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers901.m_stall_time  1351.582223                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers906.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers906.m_stall_time  1343.017787                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers911.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers911.m_stall_time  1328.385179                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers916.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers916.m_stall_time  1340.339017                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers921.m_buf_msgs     0.000002                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers921.m_stall_time  1344.392164                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers926.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers926.m_stall_time  1321.052581                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers930.m_buf_msgs     0.002240                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers930.m_stall_time  1360.779506                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers931.m_buf_msgs     0.001334                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers931.m_stall_time  1333.494207                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers932.m_buf_msgs     0.000730                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers932.m_stall_time   999.003524                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers951.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers951.m_stall_time  1357.162445                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers956.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers956.m_stall_time  1370.352764                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers96.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers96.m_stall_time  1350.639990                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers961.m_buf_msgs     0.000004                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers961.m_stall_time  1354.696750                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers966.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers966.m_stall_time  1346.027755                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers971.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers971.m_stall_time  1406.968567                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers976.m_buf_msgs     0.000003                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers976.m_stall_time  1352.597542                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers981.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers981.m_stall_time  1463.761163                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers986.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers986.m_stall_time  1559.993689                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers991.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers991.m_stall_time  2047.132078                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers996.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers996.m_stall_time  1732.262135                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.114313                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     23339179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    186713432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2      7351026                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2     58808208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     23562723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   1696516056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     21189580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2     17751805                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    169516640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2    142014440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      2269970                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1       739445                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    163437840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1     53240040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0     12360678                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0     98885424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000444                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time   119.922721                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers14.m_stall_time    82.903922                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers19.m_stall_time    82.225882                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000086                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time   109.209855                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers24.m_stall_time    83.167709                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers29.m_stall_time    82.449731                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers34.m_stall_time    81.111853                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers39.m_stall_time    81.639952                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time    83.174047                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers44.m_stall_time    82.638913                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers49.m_stall_time    81.469086                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers54.m_stall_time    82.203435                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers59.m_stall_time    82.087861                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers64.m_stall_time    82.102942                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers69.m_stall_time    81.779170                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers74.m_stall_time    81.935471                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers78.m_buf_msgs     0.000563                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers78.m_stall_time    88.906317                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers79.m_buf_msgs     0.000086                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers79.m_stall_time    81.988317                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers80.m_buf_msgs     0.000207                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers80.m_stall_time    54.604798                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time    82.243557                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     1.650754                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2      7351026                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2     58808208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     23313636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   1678581792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1     14705168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1    117641344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.003496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1        53901                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1      3880872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1         6499                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1        51992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.000699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1        10757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1       774504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1         1337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1        10696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.000451                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Data::1         6905                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Data::1       497160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1         1222                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1         9776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization     0.000124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Data::1         1831                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Data::1       131832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_count.Response_Control::1          890                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.msg_bytes.Response_Control::1         7120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization     0.000374                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Data::1         5767                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Data::1       415224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_count.Response_Control::1          627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.msg_bytes.Response_Control::1         5016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization     0.000366                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Data::1         5692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Data::1       409824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_count.Response_Control::1          281                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.msg_bytes.Response_Control::1         2248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization     0.000220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Data::1         3406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Data::1       245232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_count.Response_Control::1          223                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.msg_bytes.Response_Control::1         1784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.link_utilization     0.000522                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Data::1         7963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Data::1       573336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_count.Response_Control::1         1626                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle08.msg_bytes.Response_Control::1        13008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle09.link_utilization     0.000557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle09.msg_count.Response_Data::1         8653                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle09.msg_bytes.Response_Data::1       623016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle09.msg_count.Response_Control::1          557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle09.msg_bytes.Response_Control::1         4456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle10.link_utilization     0.000350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle10.msg_count.Response_Data::1         5429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle10.msg_bytes.Response_Data::1       390888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle10.msg_count.Response_Control::1          315                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle10.msg_bytes.Response_Control::1         2520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle11.link_utilization     0.000156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle11.msg_count.Response_Data::1         2351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle11.msg_bytes.Response_Data::1       169272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle11.msg_count.Response_Control::1          690                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle11.msg_bytes.Response_Control::1         5520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle12.link_utilization     0.000134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle12.msg_count.Response_Data::1         2063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle12.msg_bytes.Response_Data::1       148536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle12.msg_count.Response_Control::1          278                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle12.msg_bytes.Response_Control::1         2224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle13.link_utilization     0.000477                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle13.msg_count.Response_Data::1         7384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle13.msg_bytes.Response_Data::1       531648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle13.msg_count.Response_Control::1          644                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle13.msg_bytes.Response_Control::1         5152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle14.link_utilization     0.000243                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle14.msg_count.Response_Data::1         3770                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle14.msg_bytes.Response_Data::1       271440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle14.msg_count.Response_Control::1          254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle14.msg_bytes.Response_Control::1         2032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle15.link_utilization     0.000085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle15.msg_count.Response_Data::1         1297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle15.msg_bytes.Response_Data::1        93384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle15.msg_count.Response_Control::1          330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle15.msg_bytes.Response_Control::1         2640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.link_utilization     0.627244                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_count.Control::0     23339179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_bytes.Control::0    186713432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_count.Response_Data::1       121918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_bytes.Response_Data::1      8778096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_count.Response_Control::1      6468639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_count.Response_Control::2     17751805                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_bytes.Response_Control::1     51749112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_bytes.Response_Control::2    142014440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_count.Writeback_Data::0      2269970                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_count.Writeback_Data::1       739445                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_bytes.Writeback_Data::0    163437840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_bytes.Writeback_Data::1     53240040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_count.Writeback_Control::0     12360678                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle16.msg_bytes.Writeback_Control::0     98885424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.057900                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0     12002928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0     96023424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2      9106767                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2     72854136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1     12341858                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1    888613776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1      9964782                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2      4665458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1     79718256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2     37323664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0       610603                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1      1001586                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0     43963416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1     72114192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0      1321432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0     10571456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000165                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time   125.380506                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers14.m_stall_time    82.471848                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers19.m_stall_time    82.621364                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000106                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time   109.209925                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers24.m_stall_time    83.766951                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers29.m_stall_time    83.566822                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers34.m_stall_time    81.863077                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers39.m_stall_time    81.318402                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time    83.433230                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers44.m_stall_time    82.438322                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers49.m_stall_time    82.411143                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers54.m_stall_time    83.806609                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers59.m_stall_time    81.956330                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers64.m_stall_time    85.664395                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers69.m_stall_time    83.209910                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers74.m_stall_time    82.914116                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers78.m_buf_msgs     0.000199                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers78.m_stall_time    83.564756                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers79.m_buf_msgs     0.000107                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers79.m_stall_time    82.082186                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers80.m_buf_msgs     0.000054                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers80.m_stall_time    54.604971                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time    82.211494                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     0.844493                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2      9106767                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2     72854136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     11937308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1    859486176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1      2070906                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1     16567248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.001087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1        14772                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1      1063584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1        20209                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1       161672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.001525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1        22904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1      1649088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1         8082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1        64656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization     0.001211                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Data::1        18008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Data::1      1296576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::1         7967                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::1        63736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization     0.000609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Data::1         9144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Data::1       658368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_count.Response_Control::1         3202                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.msg_bytes.Response_Control::1        25616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization     0.000693                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Data::1        10304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Data::1       741888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_count.Response_Control::1         4544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.msg_bytes.Response_Control::1        36352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization     0.001039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Data::1        15322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Data::1      1103184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_count.Response_Control::1         8086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.msg_bytes.Response_Control::1        64688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization     0.000680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Data::1        10145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Data::1       730440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_count.Response_Control::1         4153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.msg_bytes.Response_Control::1        33224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.link_utilization     0.001154                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Data::1        17411                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Data::1      1253592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_count.Response_Control::1         5286                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle08.msg_bytes.Response_Control::1        42288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle09.link_utilization     0.001456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle09.msg_count.Response_Data::1        21615                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle09.msg_bytes.Response_Data::1      1556280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle09.msg_count.Response_Control::1        10498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle09.msg_bytes.Response_Control::1        83984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle10.link_utilization     0.000683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle10.msg_count.Response_Data::1        10236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle10.msg_bytes.Response_Data::1       736992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle10.msg_count.Response_Control::1         3723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle10.msg_bytes.Response_Control::1        29784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle11.link_utilization     0.000608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle11.msg_count.Response_Data::1         9141                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle11.msg_bytes.Response_Data::1       658152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle11.msg_count.Response_Control::1         3098                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle11.msg_bytes.Response_Control::1        24784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle12.link_utilization     0.000220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle12.msg_count.Response_Data::1         3407                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle12.msg_bytes.Response_Data::1       245304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle12.msg_count.Response_Control::1          201                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle12.msg_bytes.Response_Control::1         1608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle13.link_utilization     0.001292                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle13.msg_count.Response_Data::1        19223                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle13.msg_bytes.Response_Data::1      1384056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle13.msg_count.Response_Control::1         8417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle13.msg_bytes.Response_Control::1        67336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle14.link_utilization     0.001488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle14.msg_count.Response_Data::1        22513                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle14.msg_bytes.Response_Data::1      1620936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle14.msg_count.Response_Control::1         6344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle14.msg_bytes.Response_Control::1        50752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle15.link_utilization     0.000476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle15.msg_count.Response_Data::1         7160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle15.msg_bytes.Response_Data::1       515520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle15.msg_count.Response_Control::1         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle15.msg_bytes.Response_Control::1        19456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.link_utilization     0.299289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_count.Control::0     12002928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_bytes.Control::0     96023424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_count.Response_Data::1       193245                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_bytes.Response_Data::1     13913640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_count.Response_Control::1      7797634                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_count.Response_Control::2      4665458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_bytes.Response_Control::1     62381072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_bytes.Response_Control::2     37323664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_count.Writeback_Data::0       610603                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_count.Writeback_Data::1      1001586                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_bytes.Writeback_Data::0     43963416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_bytes.Writeback_Data::1     72114192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_count.Writeback_Control::0      1321432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle16.msg_bytes.Writeback_Control::0     10571456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.percent_links_utilized     0.049415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Control::0     10095817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Control::0     80766536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Request_Control::2      7021305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Request_Control::2     56170440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Data::1     10332513                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Data::1    743940936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Control::1      8291810                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Response_Control::2      4367339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Control::1     66334480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Response_Control::2     34938712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Data::0       787618                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Data::1       835795                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Data::0     56708496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Data::1     60177240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_count.Writeback_Control::0      1404264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.msg_bytes.Writeback_Control::0     11234112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_buf_msgs     0.000144                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers1.m_stall_time   129.790965                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers14.m_stall_time    83.744594                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers19.m_stall_time    83.285833                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers2.m_buf_msgs     0.000082                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers2.m_stall_time   109.203423                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers24.m_stall_time    88.290849                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers29.m_stall_time    83.596117                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers34.m_stall_time    92.935054                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers39.m_stall_time   100.642521                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers4.m_stall_time    83.893997                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers44.m_stall_time   140.544254                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers49.m_stall_time   114.718094                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers54.m_stall_time    82.357376                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers59.m_stall_time    81.436304                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers64.m_stall_time    81.295006                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers69.m_stall_time    81.224228                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers74.m_stall_time    82.831992                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers78.m_buf_msgs     0.000191                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers78.m_stall_time    84.011188                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers79.m_buf_msgs     0.000083                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers79.m_stall_time    81.999792                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers80.m_buf_msgs     0.000051                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers80.m_stall_time    54.601676                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.port_buffers9.m_stall_time    84.992246                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.link_utilization     0.711559                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Request_Control::2      7021305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Request_Control::2     56170440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Response_Data::1     10073312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Response_Data::1    725278464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_count.Response_Control::1      2241112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle00.msg_bytes.Response_Control::1     17928896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.link_utilization     0.000286                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Response_Data::1         4299                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Response_Data::1       309528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_count.Response_Control::1         1510                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle01.msg_bytes.Response_Control::1        12080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle02.link_utilization     0.000936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle02.msg_count.Response_Data::1        14214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle02.msg_bytes.Response_Data::1      1023408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle02.msg_count.Response_Control::1         3487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle02.msg_bytes.Response_Control::1        27896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle03.link_utilization     0.001376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle03.msg_count.Response_Data::1        20955                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle03.msg_bytes.Response_Data::1      1508760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle03.msg_count.Response_Control::1         4558                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle03.msg_bytes.Response_Control::1        36464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle04.link_utilization     0.000479                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle04.msg_count.Response_Data::1         7328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle04.msg_bytes.Response_Data::1       527616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle04.msg_count.Response_Control::1         1341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle04.msg_bytes.Response_Control::1        10728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle05.link_utilization     0.000254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle05.msg_count.Response_Data::1         3821                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle05.msg_bytes.Response_Data::1       275112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle05.msg_count.Response_Control::1         1340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle05.msg_bytes.Response_Control::1        10720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle06.link_utilization     0.001129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle06.msg_count.Response_Data::1        17246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle06.msg_bytes.Response_Data::1      1241712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle06.msg_count.Response_Control::1         3263                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle06.msg_bytes.Response_Control::1        26104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle07.link_utilization     0.000329                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle07.msg_count.Response_Data::1         5047                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle07.msg_bytes.Response_Data::1       363384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle07.msg_count.Response_Control::1          801                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle07.msg_bytes.Response_Control::1         6408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle08.link_utilization     0.000311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle08.msg_count.Response_Data::1         4748                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle08.msg_bytes.Response_Data::1       341856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle08.msg_count.Response_Control::1          956                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle08.msg_bytes.Response_Control::1         7648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle09.link_utilization     0.000342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle09.msg_count.Response_Data::1         5229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle09.msg_bytes.Response_Data::1       376488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle09.msg_count.Response_Control::1          903                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle09.msg_bytes.Response_Control::1         7224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.link_utilization     0.000471                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_count.Response_Data::1         7170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_bytes.Response_Data::1       516240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_count.Response_Control::1         1639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle10.msg_bytes.Response_Control::1        13112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle11.link_utilization     0.000498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle11.msg_count.Response_Data::1         7518                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle11.msg_bytes.Response_Data::1       541296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle11.msg_count.Response_Control::1         2335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle11.msg_bytes.Response_Control::1        18680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle12.link_utilization     0.000144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle12.msg_count.Response_Data::1         2187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle12.msg_bytes.Response_Data::1       157464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle12.msg_count.Response_Control::1          536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle12.msg_bytes.Response_Control::1         4288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle13.link_utilization     0.000862                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle13.msg_count.Response_Data::1        13269                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle13.msg_bytes.Response_Data::1       955368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle13.msg_count.Response_Control::1         1598                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle13.msg_bytes.Response_Control::1        12784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle14.link_utilization     0.001030                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle14.msg_count.Response_Data::1        15826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle14.msg_bytes.Response_Data::1      1139472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle14.msg_count.Response_Control::1         2206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle14.msg_bytes.Response_Control::1        17648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle15.link_utilization     0.000393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle15.msg_count.Response_Data::1         5955                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle15.msg_bytes.Response_Data::1       428760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle15.msg_count.Response_Control::1         1589                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle15.msg_bytes.Response_Control::1        12712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.link_utilization     0.267907                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_count.Control::0     10095817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_bytes.Control::0     80766536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_count.Response_Data::1       124389                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_bytes.Response_Data::1      8956008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_count.Response_Control::1      6022636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_count.Response_Control::2      4367339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_bytes.Response_Control::1     48181088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_bytes.Response_Control::2     34938712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_count.Writeback_Data::0       787618                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_count.Writeback_Data::1       835795                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_bytes.Writeback_Data::0     56708496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_bytes.Writeback_Data::1     60177240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_count.Writeback_Control::0      1404264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle16.msg_bytes.Writeback_Control::0     11234112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers10.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.percent_links_utilized     0.022731                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Control::0      4728903                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Control::0     37831224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Request_Control::2      3708097                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Request_Control::2     29664776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Response_Data::1      4864166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Response_Data::1    350219952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Response_Control::1      3791444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Response_Control::2      1661557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Response_Control::1     30331552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Response_Control::2     13292456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Writeback_Data::0       203818                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Writeback_Data::1       442450                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Writeback_Data::0     14674896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Writeback_Data::1     31856400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_count.Writeback_Control::0       362537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.msg_bytes.Writeback_Control::0      2900296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers1.m_buf_msgs     0.000063                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers1.m_stall_time   132.996096                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers14.m_stall_time    85.274837                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers19.m_stall_time    82.580252                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers2.m_buf_msgs     0.000043                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers2.m_stall_time   109.202895                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers24.m_stall_time    81.970227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers29.m_stall_time    88.041957                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers34.m_stall_time    81.229374                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers39.m_stall_time    96.182843                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers4.m_stall_time    82.209524                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers44.m_stall_time    93.594255                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers49.m_stall_time   116.592725                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers54.m_stall_time   127.022919                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers59.m_stall_time    81.950940                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers64.m_stall_time    82.099490                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers69.m_stall_time    83.966180                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers74.m_stall_time    81.041156                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers78.m_buf_msgs     0.000074                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers78.m_stall_time    82.511268                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers79.m_buf_msgs     0.000044                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers79.m_stall_time    81.965187                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers80.m_buf_msgs     0.000019                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers80.m_stall_time    54.601442                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.port_buffers9.m_stall_time    84.611098                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.link_utilization     0.332699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_count.Request_Control::2      3708097                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_bytes.Request_Control::2     29664776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_count.Response_Data::1      4712343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_bytes.Response_Data::1    339288696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_count.Response_Control::1       605884                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle00.msg_bytes.Response_Control::1      4847072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.link_utilization     0.000097                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Response_Data::1         1395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Response_Data::1       100440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_count.Response_Control::1         1136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle01.msg_bytes.Response_Control::1         9088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle02.link_utilization     0.000806                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle02.msg_count.Response_Data::1        12258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle02.msg_bytes.Response_Data::1       882576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle02.msg_count.Response_Control::1         2909                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle02.msg_bytes.Response_Control::1        23272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle03.link_utilization     0.000307                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle03.msg_count.Response_Data::1         4637                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle03.msg_bytes.Response_Data::1       333864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle03.msg_count.Response_Control::1         1352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle03.msg_bytes.Response_Control::1        10816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle04.link_utilization     0.000178                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle04.msg_count.Response_Data::1         2688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle04.msg_bytes.Response_Data::1       193536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle04.msg_count.Response_Control::1          857                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle04.msg_bytes.Response_Control::1         6856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle05.link_utilization     0.000561                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle05.msg_count.Response_Data::1         8476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle05.msg_bytes.Response_Data::1       610272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle05.msg_count.Response_Control::1         2527                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle05.msg_bytes.Response_Control::1        20216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle06.link_utilization     0.000267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle06.msg_count.Response_Data::1         4057                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle06.msg_bytes.Response_Data::1       292104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle06.msg_count.Response_Control::1          918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle06.msg_bytes.Response_Control::1         7344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle07.link_utilization     0.000434                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle07.msg_count.Response_Data::1         6544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle07.msg_bytes.Response_Data::1       471168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle07.msg_count.Response_Control::1         1992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle07.msg_bytes.Response_Control::1        15936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle08.link_utilization     0.000277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle08.msg_count.Response_Data::1         4232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle08.msg_bytes.Response_Data::1       304704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle08.msg_count.Response_Control::1          781                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle08.msg_bytes.Response_Control::1         6248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle09.link_utilization     0.000277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle09.msg_count.Response_Data::1         4213                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle09.msg_bytes.Response_Data::1       303336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle09.msg_count.Response_Control::1          924                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle09.msg_bytes.Response_Control::1         7392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle10.link_utilization     0.000561                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle10.msg_count.Response_Data::1         8530                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle10.msg_bytes.Response_Data::1       614160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle10.msg_count.Response_Control::1         2055                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle10.msg_bytes.Response_Control::1        16440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle11.link_utilization     0.000380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle11.msg_count.Response_Data::1         5724                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle11.msg_bytes.Response_Data::1       412128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle11.msg_count.Response_Control::1         1815                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle11.msg_bytes.Response_Control::1        14520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle12.link_utilization     0.000092                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle12.msg_count.Response_Data::1         1360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle12.msg_bytes.Response_Data::1        97920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle12.msg_count.Response_Control::1          693                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle12.msg_bytes.Response_Control::1         5544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle13.link_utilization     0.000471                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle13.msg_count.Response_Data::1         7158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle13.msg_bytes.Response_Data::1       515376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle13.msg_count.Response_Control::1         1703                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle13.msg_bytes.Response_Control::1        13624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle14.link_utilization     0.000206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle14.msg_count.Response_Data::1         3151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle14.msg_bytes.Response_Data::1       226872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle14.msg_count.Response_Control::1          635                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle14.msg_bytes.Response_Control::1         5080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle15.link_utilization     0.000374                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle15.msg_count.Response_Data::1         5664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle15.msg_bytes.Response_Data::1       407808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle15.msg_count.Response_Control::1         1498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle15.msg_bytes.Response_Control::1        11984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.link_utilization     0.116629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_count.Control::0      4728903                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_bytes.Control::0     37831224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_count.Response_Data::1        71736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_bytes.Response_Data::1      5164992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_count.Response_Control::1      3163765                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_count.Response_Control::2      1661557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_bytes.Response_Control::1     25310120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_bytes.Response_Control::2     13292456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_count.Writeback_Data::0       203818                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_count.Writeback_Data::1       442450                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_bytes.Writeback_Data::0     14674896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_bytes.Writeback_Data::1     31856400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_count.Writeback_Control::0       362537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle16.msg_bytes.Writeback_Control::0      2900296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers11.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.percent_links_utilized     0.056038                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Control::0     11056747                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Control::0     88453976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Request_Control::2      5006163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Request_Control::2     40049304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Response_Data::1     11109236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Response_Data::1    799864992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Response_Control::1      9026695                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Response_Control::2      6224740                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Response_Control::1     72213560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Response_Control::2     49797920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Writeback_Data::0      1944200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Writeback_Data::1       648899                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Writeback_Data::0    139982400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Writeback_Data::1     46720728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_count.Writeback_Control::0      2745907                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.msg_bytes.Writeback_Control::0     21967256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers1.m_buf_msgs     0.000184                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers1.m_stall_time   131.662281                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers14.m_stall_time    84.600058                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers19.m_stall_time    82.460734                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers2.m_buf_msgs     0.000058                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers2.m_stall_time   109.203534                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers24.m_stall_time    88.891810                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers29.m_stall_time    99.426667                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers34.m_stall_time    91.127017                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers39.m_stall_time    93.893485                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers4.m_stall_time    81.837912                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers44.m_stall_time    94.070343                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers49.m_stall_time   101.433713                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers54.m_stall_time   120.469495                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers59.m_stall_time   129.002579                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers64.m_stall_time    82.105961                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers69.m_stall_time    81.906012                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers74.m_stall_time    81.589924                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers78.m_buf_msgs     0.000300                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers78.m_stall_time    86.499410                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers79.m_buf_msgs     0.000059                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers79.m_stall_time    81.969591                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers80.m_buf_msgs     0.000073                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers80.m_stall_time    54.601582                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.port_buffers9.m_stall_time    85.852577                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.link_utilization     0.777545                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_count.Request_Control::2      5006163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_bytes.Request_Control::2     40049304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_count.Response_Data::1     11053745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_bytes.Response_Data::1    795869640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_count.Response_Control::1      4697524                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle00.msg_bytes.Response_Control::1     37580192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.link_utilization     0.000127                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Response_Data::1         1872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Response_Data::1       134784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_count.Response_Control::1          938                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle01.msg_bytes.Response_Control::1         7504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle02.link_utilization     0.000183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle02.msg_count.Response_Data::1         2838                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle02.msg_bytes.Response_Data::1       204336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle02.msg_count.Response_Control::1          220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle02.msg_bytes.Response_Control::1         1760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle03.link_utilization     0.000142                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle03.msg_count.Response_Data::1         2126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle03.msg_bytes.Response_Data::1       153072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle03.msg_count.Response_Control::1          766                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle03.msg_bytes.Response_Control::1         6128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle04.link_utilization     0.000142                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle04.msg_count.Response_Data::1         2181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle04.msg_bytes.Response_Data::1       157032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle04.msg_count.Response_Control::1          266                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle04.msg_bytes.Response_Control::1         2128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle05.link_utilization     0.000109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle05.msg_count.Response_Data::1         1671                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle05.msg_bytes.Response_Data::1       120312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle05.msg_count.Response_Control::1          201                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle05.msg_bytes.Response_Control::1         1608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle06.link_utilization     0.000172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle06.msg_count.Response_Data::1         2653                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle06.msg_bytes.Response_Data::1       191016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle06.msg_count.Response_Control::1          215                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle06.msg_bytes.Response_Control::1         1720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle07.link_utilization     0.000029                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle07.msg_count.Response_Data::1          444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle07.msg_bytes.Response_Data::1        31968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle07.msg_count.Response_Control::1          133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle07.msg_bytes.Response_Control::1         1064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle08.link_utilization     0.000066                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle08.msg_count.Response_Data::1         1017                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle08.msg_bytes.Response_Data::1        73224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle08.msg_count.Response_Control::1          134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle08.msg_bytes.Response_Control::1         1072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle09.link_utilization     0.000084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle09.msg_count.Response_Data::1         1290                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle09.msg_bytes.Response_Data::1        92880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle09.msg_count.Response_Control::1          126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle09.msg_bytes.Response_Control::1         1008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle10.link_utilization     0.000152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle10.msg_count.Response_Data::1         2351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle10.msg_bytes.Response_Data::1       169272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle10.msg_count.Response_Control::1          155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle10.msg_bytes.Response_Control::1         1240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle11.link_utilization     0.000128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle11.msg_count.Response_Data::1         1964                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle11.msg_bytes.Response_Data::1       141408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle11.msg_count.Response_Control::1          359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle11.msg_bytes.Response_Control::1         2872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle12.link_utilization     0.000081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle12.msg_count.Response_Data::1         1213                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle12.msg_bytes.Response_Data::1        87336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle12.msg_count.Response_Control::1          406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle12.msg_bytes.Response_Control::1         3248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle13.link_utilization     0.000243                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle13.msg_count.Response_Data::1         3708                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle13.msg_bytes.Response_Data::1       266976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle13.msg_count.Response_Control::1          795                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle13.msg_bytes.Response_Control::1         6360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle14.link_utilization     0.000132                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle14.msg_count.Response_Data::1         2032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle14.msg_bytes.Response_Data::1       146304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle14.msg_count.Response_Control::1          313                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle14.msg_bytes.Response_Control::1         2504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle15.link_utilization     0.000049                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle15.msg_count.Response_Data::1          733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle15.msg_bytes.Response_Data::1        52776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle15.msg_count.Response_Control::1          234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle15.msg_bytes.Response_Control::1         1872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.link_utilization     0.341373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_count.Control::0     11056747                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_bytes.Control::0     88453976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_count.Response_Data::1        27398                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_bytes.Response_Data::1      1972656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_count.Response_Control::1      4323910                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_count.Response_Control::2      6224740                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_bytes.Response_Control::1     34591280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_bytes.Response_Control::2     49797920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_count.Writeback_Data::0      1944200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_count.Writeback_Data::1       648899                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_bytes.Writeback_Data::0    139982400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_bytes.Writeback_Data::1     46720728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_count.Writeback_Control::0      2745907                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle16.msg_bytes.Writeback_Control::0     21967256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers12.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.percent_links_utilized     0.066935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Control::0     13893154                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Control::0    111145232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Request_Control::2      9388814                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Request_Control::2     75110512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Response_Data::1     14227283                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Response_Data::1   1024364376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Response_Control::1     11461347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Response_Control::2      5832449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Response_Control::1     91690776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Response_Control::2     46659592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Writeback_Data::0       953576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Writeback_Data::1       987963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Writeback_Data::0     68657472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Writeback_Data::1     71133336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_count.Writeback_Control::0      2231371                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.msg_bytes.Writeback_Control::0     17850968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers1.m_buf_msgs     0.000201                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers1.m_stall_time   128.660617                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers14.m_stall_time    86.736087                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers19.m_stall_time    83.739510                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers2.m_buf_msgs     0.000110                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers2.m_stall_time   109.203713                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers24.m_stall_time    82.884689                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers29.m_stall_time    86.721488                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers34.m_stall_time    85.780047                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers39.m_stall_time    85.086987                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers4.m_stall_time    82.238199                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers44.m_stall_time    83.063723                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers49.m_stall_time    94.547455                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers54.m_stall_time    95.865538                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers59.m_stall_time   116.005288                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers64.m_stall_time   136.565957                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers69.m_stall_time    82.761655                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers74.m_stall_time    83.250927                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers78.m_buf_msgs     0.000256                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers78.m_stall_time    84.436513                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers79.m_buf_msgs     0.000111                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers79.m_stall_time    82.056184                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers80.m_buf_msgs     0.000068                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers80.m_stall_time    54.601579                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.port_buffers9.m_stall_time    83.417866                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.link_utilization     0.976855                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_count.Request_Control::2      9388814                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_bytes.Request_Control::2     75110512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_count.Response_Data::1     13862753                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_bytes.Response_Data::1    998118216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_count.Response_Control::1      3250440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle00.msg_bytes.Response_Control::1     26003520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.link_utilization     0.000473                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Response_Data::1         7180                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Response_Data::1       516960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_count.Response_Control::1         1958                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle01.msg_bytes.Response_Control::1        15664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle02.link_utilization     0.002757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle02.msg_count.Response_Data::1        42220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle02.msg_bytes.Response_Data::1      3039840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle02.msg_count.Response_Control::1         7194                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle02.msg_bytes.Response_Control::1        57552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle03.link_utilization     0.000756                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle03.msg_count.Response_Data::1        11614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle03.msg_bytes.Response_Data::1       836208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle03.msg_count.Response_Control::1         1661                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle03.msg_bytes.Response_Control::1        13288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle04.link_utilization     0.001143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle04.msg_count.Response_Data::1        17341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle04.msg_bytes.Response_Data::1      1248552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle04.msg_count.Response_Control::1         4588                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle04.msg_bytes.Response_Control::1        36704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle05.link_utilization     0.000394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle05.msg_count.Response_Data::1         5988                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle05.msg_bytes.Response_Data::1       431136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle05.msg_count.Response_Control::1         1491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle05.msg_bytes.Response_Control::1        11928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle06.link_utilization     0.000867                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle06.msg_count.Response_Data::1        13248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle06.msg_bytes.Response_Data::1       953856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle06.msg_count.Response_Control::1         2548                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle06.msg_bytes.Response_Control::1        20384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle07.link_utilization     0.001125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle07.msg_count.Response_Data::1        17230                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle07.msg_bytes.Response_Data::1      1240560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle07.msg_count.Response_Control::1         3304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle07.msg_bytes.Response_Control::1        26432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle08.link_utilization     0.000517                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle08.msg_count.Response_Data::1         7925                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle08.msg_bytes.Response_Data::1       570600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle08.msg_count.Response_Control::1         1304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle08.msg_bytes.Response_Control::1        10432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle09.link_utilization     0.000347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle09.msg_count.Response_Data::1         5330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle09.msg_bytes.Response_Data::1       383760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle09.msg_count.Response_Control::1          771                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle09.msg_bytes.Response_Control::1         6168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle10.link_utilization     0.001556                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle10.msg_count.Response_Data::1        23954                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle10.msg_bytes.Response_Data::1      1724688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle10.msg_count.Response_Control::1         4149                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle10.msg_bytes.Response_Control::1        33192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle11.link_utilization     0.000764                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle11.msg_count.Response_Data::1        11719                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle11.msg_bytes.Response_Data::1       843768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle11.msg_count.Response_Control::1         1780                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle11.msg_bytes.Response_Control::1        14240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle12.link_utilization     0.000416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle12.msg_count.Response_Data::1         6288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle12.msg_bytes.Response_Data::1       452736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle12.msg_count.Response_Control::1         1833                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle12.msg_bytes.Response_Control::1        14664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle13.link_utilization     0.000140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle13.msg_count.Response_Data::1         2136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle13.msg_bytes.Response_Data::1       153792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle13.msg_count.Response_Control::1          415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle13.msg_bytes.Response_Control::1         3320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle14.link_utilization     0.000722                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle14.msg_count.Response_Data::1        11079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle14.msg_bytes.Response_Data::1       797688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle14.msg_count.Response_Control::1         1652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle14.msg_bytes.Response_Control::1        13216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle15.link_utilization     0.000442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle15.msg_count.Response_Data::1         6692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle15.msg_bytes.Response_Data::1       481824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle15.msg_count.Response_Control::1         1906                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle15.msg_bytes.Response_Control::1        15248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.link_utilization     0.349430                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_count.Control::0     13893154                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_bytes.Control::0    111145232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_count.Response_Data::1       174586                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_bytes.Response_Data::1     12570192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_count.Response_Control::1      8174353                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_count.Response_Control::2      5832449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_bytes.Response_Control::1     65394824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_bytes.Response_Control::2     46659592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_count.Writeback_Data::0       953576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_count.Writeback_Data::1       987963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_bytes.Writeback_Data::0     68657472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_bytes.Writeback_Data::1     71133336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_count.Writeback_Control::0      2231371                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle16.msg_bytes.Writeback_Control::0     17850968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers13.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.percent_links_utilized     0.052611                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Control::0     10956288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Control::0     87650304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Request_Control::2      8135255                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Request_Control::2     65082040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Response_Data::1     11248005                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Response_Data::1    809856360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Response_Control::1      9060999                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Response_Control::2      4002899                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Response_Control::1     72487992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Response_Control::2     32023192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Writeback_Data::0       633318                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Writeback_Data::1       826781                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Writeback_Data::0     45598896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Writeback_Data::1     59528232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_count.Writeback_Control::0      1230636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.msg_bytes.Writeback_Control::0      9845088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers1.m_buf_msgs     0.000151                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers1.m_stall_time   128.012399                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers14.m_stall_time    91.738745                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers19.m_stall_time    82.111194                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers2.m_buf_msgs     0.000095                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers2.m_stall_time   109.203304                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers24.m_stall_time    83.131289                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers29.m_stall_time    82.374827                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers34.m_stall_time    83.613119                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers39.m_stall_time    82.579567                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers4.m_stall_time    82.073318                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers44.m_stall_time    84.767538                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers49.m_stall_time    86.999871                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers54.m_stall_time    86.529817                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers59.m_stall_time   107.055138                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers64.m_stall_time   115.714258                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers69.m_stall_time   105.275051                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers74.m_stall_time    86.429502                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers78.m_buf_msgs     0.000187                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers78.m_stall_time    83.754190                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers79.m_buf_msgs     0.000096                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers79.m_stall_time    82.048846                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers80.m_buf_msgs     0.000047                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers80.m_stall_time    54.601349                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.port_buffers9.m_stall_time    82.869578                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.link_utilization     0.772233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_count.Request_Control::2      8135255                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_bytes.Request_Control::2     65082040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_count.Response_Data::1     10932240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_bytes.Response_Data::1    787121280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_count.Response_Control::1      1916137                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle00.msg_bytes.Response_Control::1     15329096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.link_utilization     0.000229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Response_Data::1         3401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Response_Data::1       244872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_count.Response_Control::1         1546                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle01.msg_bytes.Response_Control::1        12368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle02.link_utilization     0.002048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle02.msg_count.Response_Data::1        31314                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle02.msg_bytes.Response_Data::1      2254608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle02.msg_count.Response_Control::1         5745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle02.msg_bytes.Response_Control::1        45960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle03.link_utilization     0.000632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle03.msg_count.Response_Data::1         9735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle03.msg_bytes.Response_Data::1       700920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle03.msg_count.Response_Control::1         1196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle03.msg_bytes.Response_Control::1         9568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle04.link_utilization     0.000464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle04.msg_count.Response_Data::1         7088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle04.msg_bytes.Response_Data::1       510336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle04.msg_count.Response_Control::1         1341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle04.msg_bytes.Response_Control::1        10728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle05.link_utilization     0.000340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle05.msg_count.Response_Data::1         5184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle05.msg_bytes.Response_Data::1       373248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle05.msg_count.Response_Control::1         1117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle05.msg_bytes.Response_Control::1         8936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle06.link_utilization     0.001277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle06.msg_count.Response_Data::1        19649                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle06.msg_bytes.Response_Data::1      1414728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle06.msg_count.Response_Control::1         2433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle06.msg_bytes.Response_Control::1        19464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle07.link_utilization     0.001712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle07.msg_count.Response_Data::1        26174                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle07.msg_bytes.Response_Data::1      1884528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle07.msg_count.Response_Control::1         4867                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle07.msg_bytes.Response_Control::1        38936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle08.link_utilization     0.000701                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle08.msg_count.Response_Data::1        10707                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle08.msg_bytes.Response_Data::1       770904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle08.msg_count.Response_Control::1         2038                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle08.msg_bytes.Response_Control::1        16304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle09.link_utilization     0.000190                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle09.msg_count.Response_Data::1         2944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle09.msg_bytes.Response_Data::1       211968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle09.msg_count.Response_Control::1          227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle09.msg_bytes.Response_Control::1         1816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle10.link_utilization     0.000647                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle10.msg_count.Response_Data::1         9995                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle10.msg_bytes.Response_Data::1       719640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle10.msg_count.Response_Control::1          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle10.msg_bytes.Response_Control::1         7040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle11.link_utilization     0.001033                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle11.msg_count.Response_Data::1        15824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle11.msg_bytes.Response_Data::1      1139328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle11.msg_count.Response_Control::1         2595                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle11.msg_bytes.Response_Control::1        20760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle12.link_utilization     0.000180                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle12.msg_count.Response_Data::1         2723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle12.msg_bytes.Response_Data::1       196056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle12.msg_count.Response_Control::1          777                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle12.msg_bytes.Response_Control::1         6216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle13.link_utilization     0.000101                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle13.msg_count.Response_Data::1         1561                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle13.msg_bytes.Response_Data::1       112392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle13.msg_count.Response_Control::1          181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle13.msg_bytes.Response_Control::1         1448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle14.link_utilization     0.000632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle14.msg_count.Response_Data::1         9693                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle14.msg_bytes.Response_Data::1       697896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle14.msg_count.Response_Control::1         1553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle14.msg_bytes.Response_Control::1        12424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle15.link_utilization     0.000504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle15.msg_count.Response_Data::1         7620                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle15.msg_bytes.Response_Data::1       548640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle15.msg_count.Response_Control::1         2259                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle15.msg_bytes.Response_Control::1        18072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.link_utilization     0.269303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_count.Control::0     10956288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_bytes.Control::0     87650304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_count.Response_Data::1       152153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_bytes.Response_Data::1     10955016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_count.Response_Control::1      7116107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_count.Response_Control::2      4002899                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_bytes.Response_Control::1     56928856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_bytes.Response_Control::2     32023192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_count.Writeback_Data::0       633318                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_count.Writeback_Data::1       826781                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_bytes.Writeback_Data::0     45598896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_bytes.Writeback_Data::1     59528232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_count.Writeback_Control::0      1230636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle16.msg_bytes.Writeback_Control::0      9845088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers14.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.percent_links_utilized     0.020827                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Control::0      4268913                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Control::0     34151304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Request_Control::2      3229048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Request_Control::2     25832384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Response_Data::1      4383064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Response_Data::1    315580608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Response_Control::1      3400135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Response_Control::2      1678896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Response_Control::1     27201080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Response_Control::2     13431168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Writeback_Data::0       246011                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Writeback_Data::1       430315                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Writeback_Data::0     17712792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Writeback_Data::1     30982680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_count.Writeback_Control::0       387843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.msg_bytes.Writeback_Control::0      3102744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers1.m_buf_msgs     0.000058                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers1.m_stall_time   133.772671                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers14.m_stall_time    90.872765                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers19.m_stall_time    83.004773                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers2.m_buf_msgs     0.000038                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers2.m_stall_time   109.202303                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers24.m_stall_time    95.128562                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers29.m_stall_time    90.217626                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers34.m_stall_time    85.827421                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers39.m_stall_time    81.444471                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers4.m_stall_time    83.234552                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers44.m_stall_time    93.571670                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers49.m_stall_time    90.994496                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers54.m_stall_time    82.967306                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers59.m_stall_time    99.998015                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers64.m_stall_time   124.158021                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers69.m_stall_time   117.999134                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers74.m_stall_time   105.692686                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers78.m_buf_msgs     0.000071                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers78.m_stall_time    82.643847                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers79.m_buf_msgs     0.000038                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers79.m_stall_time    81.971420                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers80.m_buf_msgs     0.000020                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers80.m_stall_time    54.601220                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.port_buffers9.m_stall_time    83.817766                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.link_utilization     0.300299                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_count.Request_Control::2      3229048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_bytes.Request_Control::2     25832384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_count.Response_Data::1      4252920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_bytes.Response_Data::1    306210240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_count.Response_Control::1       670292                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle00.msg_bytes.Response_Control::1      5362336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.link_utilization     0.000071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_count.Response_Data::1          996                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_bytes.Response_Data::1        71712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_count.Response_Control::1          953                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle01.msg_bytes.Response_Control::1         7624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle02.link_utilization     0.000630                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle02.msg_count.Response_Data::1         9603                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle02.msg_bytes.Response_Data::1       691416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle02.msg_count.Response_Control::1         2050                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle02.msg_bytes.Response_Control::1        16400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle03.link_utilization     0.000382                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle03.msg_count.Response_Data::1         5802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle03.msg_bytes.Response_Data::1       417744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle03.msg_count.Response_Control::1         1436                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle03.msg_bytes.Response_Control::1        11488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle04.link_utilization     0.000456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle04.msg_count.Response_Data::1         6878                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle04.msg_bytes.Response_Data::1       495216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle04.msg_count.Response_Control::1         2089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle04.msg_bytes.Response_Control::1        16712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle05.link_utilization     0.000235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle05.msg_count.Response_Data::1         3529                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle05.msg_bytes.Response_Data::1       254088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle05.msg_count.Response_Control::1         1233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle05.msg_bytes.Response_Control::1         9864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle06.link_utilization     0.000241                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle06.msg_count.Response_Data::1         3653                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle06.msg_bytes.Response_Data::1       263016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle06.msg_count.Response_Control::1          901                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle06.msg_bytes.Response_Control::1         7208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle07.link_utilization     0.000300                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle07.msg_count.Response_Data::1         4580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle07.msg_bytes.Response_Data::1       329760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle07.msg_count.Response_Control::1          939                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle07.msg_bytes.Response_Control::1         7512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle08.link_utilization     0.000231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle08.msg_count.Response_Data::1         3474                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle08.msg_bytes.Response_Data::1       250128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle08.msg_count.Response_Control::1         1228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle08.msg_bytes.Response_Control::1         9824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle09.link_utilization     0.000111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle09.msg_count.Response_Data::1         1669                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle09.msg_bytes.Response_Data::1       120168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle09.msg_count.Response_Control::1          543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle09.msg_bytes.Response_Control::1         4344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle10.link_utilization     0.000313                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle10.msg_count.Response_Data::1         4779                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle10.msg_bytes.Response_Data::1       344088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle10.msg_count.Response_Control::1          977                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle10.msg_bytes.Response_Control::1         7816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle11.link_utilization     0.000378                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle11.msg_count.Response_Data::1         5747                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle11.msg_bytes.Response_Data::1       413784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle11.msg_count.Response_Control::1         1396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle11.msg_bytes.Response_Control::1        11168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle12.link_utilization     0.000322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle12.msg_count.Response_Data::1         4846                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle12.msg_bytes.Response_Data::1       348912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle12.msg_count.Response_Control::1         1625                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle12.msg_bytes.Response_Control::1        13000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle13.link_utilization     0.000038                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle13.msg_count.Response_Data::1          572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle13.msg_bytes.Response_Data::1        41184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle13.msg_count.Response_Control::1          140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle13.msg_bytes.Response_Control::1         1120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle14.link_utilization     0.000412                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle14.msg_count.Response_Data::1         6227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle14.msg_bytes.Response_Data::1       448344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle14.msg_count.Response_Control::1         1796                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle14.msg_bytes.Response_Control::1        14368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle15.link_utilization     0.000433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle15.msg_count.Response_Data::1         6535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle15.msg_bytes.Response_Data::1       470520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle15.msg_count.Response_Control::1         1977                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle15.msg_bytes.Response_Control::1        15816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.link_utilization     0.111685                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_count.Control::0      4268913                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_bytes.Control::0     34151304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_count.Response_Data::1        61254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_bytes.Response_Data::1      4410288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_count.Response_Control::1      2710560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_count.Response_Control::2      1678896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_bytes.Response_Control::1     21684480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_bytes.Response_Control::2     13431168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_count.Writeback_Data::0       246011                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_count.Writeback_Data::1       430315                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_bytes.Writeback_Data::0     17712792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_bytes.Writeback_Data::1     30982680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_count.Writeback_Control::0       387843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle16.msg_bytes.Writeback_Control::0      3102744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers15.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.percent_links_utilized     1.353766                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Control::0    281558847                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Control::0   2252470776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Request_Control::2    108252152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Request_Control::2    866017216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Response_Data::1    303950476                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Response_Data::1  21884434272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Response_Control::1    342146254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Response_Control::2     77505117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Response_Control::1   2737170032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Response_Control::2    620040936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Writeback_Data::0     13287650                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Writeback_Data::1     11944780                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Writeback_Data::0    956710800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Writeback_Data::1    860024160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_count.Writeback_Control::0     31861660                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.msg_bytes.Writeback_Control::0    254893280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers0.m_buf_msgs     0.003753                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers0.m_stall_time   155.578967                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers1.m_buf_msgs     0.005027                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers1.m_stall_time   114.597883                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers10.m_buf_msgs     0.000106                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers10.m_stall_time    54.604952                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers14.m_buf_msgs     0.000152                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers14.m_stall_time    72.489331                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers15.m_buf_msgs     0.000089                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers15.m_stall_time    54.602389                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers19.m_buf_msgs     0.000145                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers19.m_stall_time    73.588354                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers2.m_buf_msgs     0.000905                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers2.m_stall_time   109.218803                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers20.m_buf_msgs     0.000087                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers20.m_stall_time    54.602170                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers24.m_buf_msgs     0.000074                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers24.m_stall_time    75.757260                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers25.m_buf_msgs     0.000042                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers25.m_stall_time    54.604662                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers29.m_buf_msgs     0.000137                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers29.m_stall_time    72.909247                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers30.m_buf_msgs     0.000085                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers30.m_stall_time    54.602071                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers34.m_buf_msgs     0.000221                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers34.m_stall_time    73.679699                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers35.m_buf_msgs     0.000110                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers35.m_stall_time    54.605279                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers39.m_buf_msgs     0.000089                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers39.m_stall_time    75.728052                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers4.m_buf_msgs     0.000470                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers4.m_stall_time    64.408684                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers40.m_buf_msgs     0.000058                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers40.m_stall_time    54.601785                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers44.m_buf_msgs     0.000141                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers44.m_stall_time    75.936778                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers45.m_buf_msgs     0.000063                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers45.m_stall_time    54.601925                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers49.m_buf_msgs     0.000192                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers49.m_stall_time    73.679337                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers5.m_buf_msgs     0.000086                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers5.m_stall_time    54.604940                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers50.m_buf_msgs     0.000110                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers50.m_stall_time    54.605237                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers54.m_buf_msgs     0.000151                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers54.m_stall_time    75.110968                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers55.m_buf_msgs     0.000082                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers55.m_stall_time    54.601727                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers59.m_buf_msgs     0.000065                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers59.m_stall_time    78.352279                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers60.m_buf_msgs     0.000043                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers60.m_stall_time    54.601427                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers64.m_buf_msgs     0.000202                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers64.m_stall_time    77.038063                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers65.m_buf_msgs     0.000058                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers65.m_stall_time    54.601734                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers69.m_buf_msgs     0.000218                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers69.m_stall_time    73.978858                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers70.m_buf_msgs     0.000110                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers70.m_stall_time    54.601892                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers74.m_buf_msgs     0.000156                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers74.m_stall_time    73.331591                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers75.m_buf_msgs     0.000095                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers75.m_stall_time    54.601666                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers79.m_buf_msgs     0.000060                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers79.m_stall_time    79.131286                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers80.m_buf_msgs     0.000038                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers80.m_stall_time    54.601115                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers83.m_buf_msgs     0.001926                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers83.m_stall_time    94.760323                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers84.m_buf_msgs     0.001350                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers84.m_stall_time    82.487434                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers9.m_buf_msgs     0.000166                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.port_buffers9.m_stall_time    68.881153                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.link_utilization    12.428978                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Control::0    168602005                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Control::0   1348816040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Response_Data::1    114944214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Response_Data::1   8275983408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Response_Control::1    206611141                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Response_Control::2     77505117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Response_Control::1   1652889128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Response_Control::2    620040936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Writeback_Data::0     13287650                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Writeback_Data::1     11944780                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Writeback_Data::0    956710800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Writeback_Data::1    860024160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_count.Writeback_Control::0     31861660                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle00.msg_bytes.Writeback_Control::0    254893280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.link_utilization     1.645843                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_count.Request_Control::2      7351026                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_bytes.Request_Control::2     58808208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_count.Response_Data::1     23242223                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_bytes.Response_Data::1   1673440056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_count.Response_Control::1     14656191                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle01.msg_bytes.Response_Control::1    117249528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle02.link_utilization     0.818303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle02.msg_count.Request_Control::2      9106767                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle02.msg_bytes.Request_Control::2     72854136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle02.msg_count.Response_Data::1     11536512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle02.msg_bytes.Response_Data::1    830628864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle02.msg_count.Response_Control::1      1997655                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle02.msg_bytes.Response_Control::1     15981240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle03.link_utilization     0.734583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle03.msg_count.Request_Control::2      7640020                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle03.msg_bytes.Request_Control::2     61120160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle03.msg_count.Response_Data::1     10396579                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle03.msg_bytes.Response_Data::1    748553688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle03.msg_count.Response_Control::1      1945418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle03.msg_bytes.Response_Control::1     15563344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle04.link_utilization     0.705328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle04.msg_count.Request_Control::2      7477892                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle04.msg_bytes.Request_Control::2     59823136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle04.msg_count.Response_Data::1      9975433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle04.msg_bytes.Response_Data::1    718231176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle04.msg_count.Response_Control::1      1822836                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle04.msg_bytes.Response_Control::1     14582688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle05.link_utilization     0.355482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle05.msg_count.Request_Control::2      3624639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle05.msg_bytes.Request_Control::2     28997112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle05.msg_count.Response_Data::1      5033558                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle05.msg_bytes.Response_Data::1    362416176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle05.msg_count.Response_Control::1      1000086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle05.msg_bytes.Response_Control::1      8000688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle06.link_utilization     0.671844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle06.msg_count.Request_Control::2      7322295                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle06.msg_bytes.Request_Control::2     58578360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle06.msg_count.Response_Data::1      9498102                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle06.msg_bytes.Response_Data::1    683863344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle06.msg_count.Response_Control::1      1540350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle06.msg_bytes.Response_Control::1     12322800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle07.link_utilization     1.005325                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle07.msg_count.Request_Control::2      9467363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle07.msg_bytes.Request_Control::2     75738904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle07.msg_count.Response_Data::1     14274742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle07.msg_bytes.Response_Data::1   1027781424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle07.msg_count.Response_Control::1      3475574                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle07.msg_bytes.Response_Control::1     27804592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle08.link_utilization     0.442539                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle08.msg_count.Request_Control::2      4957570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle08.msg_bytes.Request_Control::2     39660560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle08.msg_count.Response_Data::1      6250745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle08.msg_bytes.Response_Data::1    450053640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle08.msg_count.Response_Control::1       934820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle08.msg_bytes.Response_Control::1      7478560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle09.link_utilization     0.606233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle09.msg_count.Request_Control::2      5386490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle09.msg_bytes.Request_Control::2     43091920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle09.msg_count.Response_Data::1      8601728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle09.msg_bytes.Response_Data::1    619324416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle09.msg_count.Response_Control::1      2330828                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle09.msg_bytes.Response_Control::1     18646624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle10.link_utilization     0.916628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle10.msg_count.Request_Control::2      9429408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle10.msg_bytes.Request_Control::2     75435264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle10.msg_count.Response_Data::1     12994607                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle10.msg_bytes.Response_Data::1    935611704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle10.msg_count.Response_Control::1      2597179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle10.msg_bytes.Response_Control::1     20777432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle11.link_utilization     0.702800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle11.msg_count.Request_Control::2      7021305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle11.msg_bytes.Request_Control::2     56170440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle11.msg_count.Response_Data::1      9939617                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle11.msg_bytes.Response_Data::1    715652424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle11.msg_count.Response_Control::1      2214385                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle11.msg_bytes.Response_Control::1     17715080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle12.link_utilization     0.327342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle12.msg_count.Request_Control::2      3708097                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle12.msg_bytes.Request_Control::2     29664776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle12.msg_count.Response_Data::1      4631315                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle12.msg_bytes.Response_Data::1    333454680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle12.msg_count.Response_Control::1       582915                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle12.msg_bytes.Response_Control::1      4663320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle13.link_utilization     0.775553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle13.msg_count.Request_Control::2      5006163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle13.msg_bytes.Request_Control::2     40049304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle13.msg_count.Response_Data::1     11023145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle13.msg_bytes.Response_Data::1    793666440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle13.msg_count.Response_Control::1      4693109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle13.msg_bytes.Response_Control::1     37544872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle14.link_utilization     0.965632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle14.msg_count.Request_Control::2      9388814                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle14.msg_bytes.Request_Control::2     75110512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle14.msg_count.Response_Data::1     13691322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle14.msg_bytes.Response_Data::1    985775184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle14.msg_count.Response_Control::1      3215348                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle14.msg_bytes.Response_Control::1     25722784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle15.link_utilization     0.761799                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle15.msg_count.Request_Control::2      8135255                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle15.msg_bytes.Request_Control::2     65082040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle15.msg_count.Response_Data::1     10772573                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle15.msg_bytes.Response_Data::1    775625256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle15.msg_count.Response_Control::1      1888000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle15.msg_bytes.Response_Control::1     15104000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle16.link_utilization     0.295601                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle16.msg_count.Request_Control::2      3229048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle16.msg_bytes.Request_Control::2     25832384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle16.msg_count.Response_Data::1      4181888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle16.msg_bytes.Response_Data::1    301095936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle16.msg_count.Response_Control::1       649847                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle16.msg_bytes.Response_Control::1      5198776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle17.link_utilization     2.915514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle17.msg_count.Control::0    112956842                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle17.msg_bytes.Control::0    903654736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle17.msg_count.Response_Data::1     22962173                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle17.msg_bytes.Response_Data::1   1653276456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle17.msg_count.Response_Control::1     89990572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle17.msg_bytes.Response_Control::1    719924576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers16.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.percent_links_utilized     0.550062                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_count.Control::0    112956842                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_bytes.Control::0    903654736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_count.Response_Data::1    136236475                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_bytes.Response_Data::1   9809026200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_count.Response_Control::1    202950458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_bytes.Response_Control::1   1623603664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_count.Writeback_Control::0      1920216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_count.Writeback_Control::1      1602752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_bytes.Writeback_Control::0     15361728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.msg_bytes.Writeback_Control::1     12822016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers0.m_buf_msgs     0.001354                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers0.m_stall_time   149.776256                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers1.m_buf_msgs     0.001318                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers1.m_stall_time   137.091687                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers83.m_buf_msgs     0.002829                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers83.m_stall_time    55.743630                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers88.m_buf_msgs     0.000022                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.port_buffers88.m_stall_time    54.596119                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.link_utilization     2.929174                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_count.Control::0    112956842                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_bytes.Control::0    903654736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_count.Response_Data::1     22962173                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_bytes.Response_Data::1   1653276456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_count.Response_Control::1     89990572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_bytes.Response_Control::1    719924576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_count.Writeback_Control::0      1920216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle00.msg_bytes.Writeback_Control::0     15361728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle12.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle13.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle14.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle15.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle16.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle17.link_utilization     8.040328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle17.msg_count.Response_Data::1    112956838                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle17.msg_bytes.Response_Data::1   8132892336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle17.msg_count.Response_Control::1    112959886                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle17.msg_bytes.Response_Control::1    903679088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle18.link_utilization     0.031746                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle18.msg_count.Response_Data::1       317464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle18.msg_bytes.Response_Data::1     22857408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle18.msg_count.Writeback_Control::1      1602752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle18.msg_bytes.Writeback_Control::1     12822016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers17.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.percent_links_utilized     0.002270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.msg_count.Response_Data::1       317464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.msg_bytes.Response_Data::1     22857408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.msg_count.Writeback_Control::0      1920216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.msg_count.Writeback_Control::1      1602752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.msg_bytes.Writeback_Control::0     15361728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.msg_bytes.Writeback_Control::1     12822016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.port_buffers1.m_stall_time   109.192164                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.port_buffers87.m_buf_msgs     0.000022                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.port_buffers87.m_stall_time   191.086160                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers18.throttle00.link_utilization     0.031746                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle00.msg_count.Response_Data::1       317464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle00.msg_bytes.Response_Data::1     22857408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle00.msg_count.Writeback_Control::1      1602752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle00.msg_bytes.Writeback_Control::1     12822016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle12.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle13.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle14.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle15.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle16.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle18.link_utilization     0.013659                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle18.msg_count.Writeback_Control::0      1920216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle18.msg_bytes.Writeback_Control::0     15361728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers18.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers19.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle05.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle06.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle07.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle08.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle09.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle10.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle11.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle12.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle13.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle14.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle15.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle16.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers19.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.051200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     10573914                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0     84591312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2      7640020                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2     61120160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     10865248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1    782297856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1      8598916                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2      4155050                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1     68791328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2     33240400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0       677620                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::1       855524                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0     48788640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::1     61597728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0      1242696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0      9941568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000147                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   127.661709                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers14.m_stall_time    83.531356                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers19.m_stall_time    82.456925                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000089                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_stall_time   109.204744                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers24.m_stall_time    83.397191                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers29.m_stall_time    82.598544                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers34.m_stall_time    82.371856                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers39.m_stall_time    81.595290                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time    83.932763                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers44.m_stall_time    81.518446                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers49.m_stall_time    81.073660                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers54.m_stall_time    81.041202                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers59.m_stall_time    81.641281                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers64.m_stall_time    81.629155                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers69.m_stall_time    82.947557                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers74.m_stall_time    83.761671                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers78.m_buf_msgs     0.000186                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers78.m_stall_time    83.767254                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers79.m_buf_msgs     0.000090                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers79.m_stall_time    81.996782                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers80.m_buf_msgs     0.000048                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers80.m_stall_time    54.602081                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers9.m_stall_time    95.945843                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     0.744578                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Request_Control::2      7640020                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Request_Control::2     61120160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1     10548812                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1    759514464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1      1979026                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1     15832208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     0.000367                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1         5054                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1       363888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1         6068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1        48544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     0.002208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1        33740                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1      2429280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1         6409                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1        51272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.000667                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1        10182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1       733104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Control::1         2078                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Control::1        16624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.000294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1         4421                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1       318312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1         1569                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1        12552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization     0.000835                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Data::1        12798                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Data::1       921456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_count.Response_Control::1         2020                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.msg_bytes.Response_Control::1        16160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization     0.000930                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Data::1        14335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Data::1      1032120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_count.Response_Control::1         1570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.msg_bytes.Response_Control::1        12560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization     0.000599                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Data::1         9129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Data::1       657288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_count.Response_Control::1         1926                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.msg_bytes.Response_Control::1        15408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.link_utilization     0.000230                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Data::1         3553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Data::1       255816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_count.Response_Control::1          294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle08.msg_bytes.Response_Control::1         2352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle09.link_utilization     0.000878                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle09.msg_count.Response_Data::1        13485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle09.msg_bytes.Response_Data::1       970920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle09.msg_count.Response_Control::1         1963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle09.msg_bytes.Response_Control::1        15704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle10.link_utilization     0.001442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle10.msg_count.Response_Data::1        21998                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle10.msg_bytes.Response_Data::1      1583856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle10.msg_count.Response_Control::1         4511                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle10.msg_bytes.Response_Control::1        36088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle11.link_utilization     0.000358                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle11.msg_count.Response_Data::1         5440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle11.msg_bytes.Response_Data::1       391680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle11.msg_count.Response_Control::1         1265                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle11.msg_bytes.Response_Control::1        10120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle12.link_utilization     0.000227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle12.msg_count.Response_Data::1         3482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle12.msg_bytes.Response_Data::1       250704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle12.msg_count.Response_Control::1          579                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle12.msg_bytes.Response_Control::1         4632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle13.link_utilization     0.000694                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle13.msg_count.Response_Data::1        10666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle13.msg_bytes.Response_Data::1       767952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle13.msg_count.Response_Control::1         1402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle13.msg_bytes.Response_Control::1        11216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle14.link_utilization     0.000619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle14.msg_count.Response_Data::1         9533                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle14.msg_bytes.Response_Data::1       686376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle14.msg_count.Response_Control::1         1182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle14.msg_bytes.Response_Control::1         9456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle15.link_utilization     0.000447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle15.msg_count.Response_Data::1         6790                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle15.msg_bytes.Response_Data::1       488880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle15.msg_count.Response_Control::1         1614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle15.msg_bytes.Response_Control::1        12912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.link_utilization     0.268630                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_count.Control::0     10573914                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_bytes.Control::0     84591312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_count.Response_Data::1       151830                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_bytes.Response_Data::1     10931760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_count.Response_Control::1      6585440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_count.Response_Control::2      4155050                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_bytes.Response_Control::1     52683520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_bytes.Response_Control::2     33240400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_count.Writeback_Data::0       677620                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_count.Writeback_Data::1       855524                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_bytes.Writeback_Data::0     48788640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_bytes.Writeback_Data::1     61597728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_count.Writeback_Control::0      1242696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle16.msg_bytes.Writeback_Control::0      9941568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.049076                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0     10152770                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0     81222160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2      7477892                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2     59823136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1     10434142                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1    751258224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1      8354125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2      4021537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1     66833000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2     32172296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0       597778                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::1       821065                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0     43040016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::1     59116680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0      1194538                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0      9556304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000140                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time   128.347885                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers14.m_stall_time    98.385868                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers19.m_stall_time    84.136338                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000087                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_stall_time   109.204261                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers24.m_stall_time    82.059323                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers29.m_stall_time    82.243036                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers34.m_stall_time    82.971451                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers39.m_stall_time    83.060555                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time    83.725021                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers44.m_stall_time    82.169150                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers49.m_stall_time    82.484496                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers54.m_stall_time    81.972680                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers59.m_stall_time    81.968358                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers64.m_stall_time    83.030507                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers69.m_stall_time    81.944170                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers74.m_stall_time    82.234056                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers78.m_buf_msgs     0.000174                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers78.m_stall_time    83.537442                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers79.m_buf_msgs     0.000088                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers79.m_stall_time    81.997444                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers80.m_buf_msgs     0.000047                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers80.m_stall_time    54.602016                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers9.m_stall_time   102.735440                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.714991                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Request_Control::2      7477892                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Request_Control::2     59823136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1     10122250                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1    728802000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1      1860723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1     14885784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     0.000345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1         5111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1       367992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1         2798                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1        22384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization     0.002105                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Data::1        32084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Data::1      2310048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Control::1         6806                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Control::1        54448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.000558                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Data::1         8471                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Data::1       609912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Response_Control::1         2150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Response_Control::1        17200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization     0.000509                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Data::1         7619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Data::1       548568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_count.Response_Control::1         2909                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.msg_bytes.Response_Control::1        23272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.002193                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1        33433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1      2407176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Control::1         7107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Control::1        56856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization     0.000609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Data::1         9290                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Data::1       668880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_count.Response_Control::1         2226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.msg_bytes.Response_Control::1        17808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization     0.000290                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Data::1         4394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Data::1       316368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_count.Response_Control::1         1132                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.msg_bytes.Response_Control::1         9056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.link_utilization     0.000301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Data::1         4626                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Data::1       333072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_count.Response_Control::1          632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle08.msg_bytes.Response_Control::1         5056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle09.link_utilization     0.000883                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle09.msg_count.Response_Data::1        13554                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle09.msg_bytes.Response_Data::1       975888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle09.msg_count.Response_Control::1         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle09.msg_bytes.Response_Control::1        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle10.link_utilization     0.000543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle10.msg_count.Response_Data::1         8328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle10.msg_bytes.Response_Data::1       599616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle10.msg_count.Response_Control::1         1303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle10.msg_bytes.Response_Control::1        10424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle11.link_utilization     0.000226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle11.msg_count.Response_Data::1         3422                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle11.msg_bytes.Response_Data::1       246384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle11.msg_count.Response_Control::1          890                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle11.msg_bytes.Response_Control::1         7120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle12.link_utilization     0.000161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle12.msg_count.Response_Data::1         2483                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle12.msg_bytes.Response_Data::1       178776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle12.msg_count.Response_Control::1          218                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle12.msg_bytes.Response_Control::1         1744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle13.link_utilization     0.001073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle13.msg_count.Response_Data::1        16268                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle13.msg_bytes.Response_Data::1      1171296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle13.msg_count.Response_Control::1         4297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle13.msg_bytes.Response_Control::1        34376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle14.link_utilization     0.000504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle14.msg_count.Response_Data::1         7736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle14.msg_bytes.Response_Data::1       556992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle14.msg_count.Response_Control::1         1107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle14.msg_bytes.Response_Control::1         8856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle15.link_utilization     0.000439                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle15.msg_count.Response_Data::1         6606                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle15.msg_bytes.Response_Data::1       475632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle15.msg_count.Response_Control::1         2238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle15.msg_bytes.Response_Control::1        17904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.link_utilization     0.255792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_count.Control::0     10152770                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_bytes.Control::0     81222160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_count.Response_Data::1       148467                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_bytes.Response_Data::1     10689624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_count.Response_Control::1      6455507                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_count.Response_Control::2      4021537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_bytes.Response_Control::1     51644056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_bytes.Response_Control::2     32172296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_count.Writeback_Data::0       597778                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_count.Writeback_Data::1       821065                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_bytes.Writeback_Data::0     43040016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_bytes.Writeback_Data::1     59116680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_count.Writeback_Control::0      1194538                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle16.msg_bytes.Writeback_Control::0      9556304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.025454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0      5123402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0     40987216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Request_Control::2      3624639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Request_Control::2     28997112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1      5259133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1    378657576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1      4088184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::2      2121120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1     32705472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::2     16968960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::0       488695                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Data::1       479459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::0     35186040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Data::1     34521048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Writeback_Control::0       493943                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Writeback_Control::0      3951544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000072                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_stall_time   131.220242                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers14.m_stall_time   105.561818                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers19.m_stall_time   112.221092                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_buf_msgs     0.000042                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers2.m_stall_time   109.209324                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers24.m_stall_time    82.064898                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers29.m_stall_time    84.831213                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers34.m_stall_time    82.332123                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers39.m_stall_time    81.486027                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers4.m_stall_time    86.204971                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers44.m_stall_time    82.900079                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers49.m_stall_time    82.841893                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers54.m_stall_time    80.891159                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers59.m_stall_time    81.308368                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers64.m_stall_time    81.635306                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers69.m_stall_time    82.403979                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers74.m_stall_time    81.242585                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers78.m_buf_msgs     0.000098                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers78.m_stall_time    83.447333                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers79.m_buf_msgs     0.000043                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers79.m_stall_time    81.970365                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers80.m_buf_msgs     0.000025                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers80.m_stall_time    54.604831                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers9.m_stall_time   101.816939                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.360291                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Request_Control::2      3624639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Request_Control::2     28997112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1      5105954                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1    367628688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1      1024098                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1      8192784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization     0.000112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Data::1         1554                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Data::1       111888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_count.Response_Control::1         1812                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.msg_bytes.Response_Control::1        14496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization     0.000987                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Data::1        15067                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Data::1      1084824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_count.Response_Control::1         3052                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.msg_bytes.Response_Control::1        24416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     0.000325                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1         4848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1       349056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1         1978                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1        15824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization     0.000435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Data::1         6484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Data::1       466848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_count.Response_Control::1         2708                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.msg_bytes.Response_Control::1        21664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization     0.000435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Data::1         6634                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Data::1       477648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_count.Response_Control::1         1408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.msg_bytes.Response_Control::1        11264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization     0.000407                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Data::1         6210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Data::1       447120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_count.Response_Control::1         1271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.msg_bytes.Response_Control::1        10168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization     0.000188                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Data::1         2817                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Data::1       202824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_count.Response_Control::1         1063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.msg_bytes.Response_Control::1         8504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.link_utilization     0.000181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Data::1         2745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Data::1       197640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_count.Response_Control::1          651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle08.msg_bytes.Response_Control::1         5208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle09.link_utilization     0.000303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle09.msg_count.Response_Data::1         4567                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle09.msg_bytes.Response_Data::1       328824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle09.msg_count.Response_Control::1         1446                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle09.msg_bytes.Response_Control::1        11568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle10.link_utilization     0.000279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle10.msg_count.Response_Data::1         4219                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle10.msg_bytes.Response_Data::1       303768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle10.msg_count.Response_Control::1         1184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle10.msg_bytes.Response_Control::1         9472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle11.link_utilization     0.000575                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle11.msg_count.Response_Data::1         8687                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle11.msg_bytes.Response_Data::1       625464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle11.msg_count.Response_Control::1         2580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle11.msg_bytes.Response_Control::1        20640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle12.link_utilization     0.000133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle12.msg_count.Response_Data::1         2049                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle12.msg_bytes.Response_Data::1       147528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle12.msg_count.Response_Control::1          199                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle12.msg_bytes.Response_Control::1         1592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle13.link_utilization     0.000450                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle13.msg_count.Response_Data::1         6834                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle13.msg_bytes.Response_Data::1       492048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle13.msg_count.Response_Control::1         1683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle13.msg_bytes.Response_Control::1        13464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle14.link_utilization     0.000330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle14.msg_count.Response_Data::1         5039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle14.msg_bytes.Response_Data::1       362808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle14.msg_count.Response_Control::1          969                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle14.msg_bytes.Response_Control::1         7752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle15.link_utilization     0.000223                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle15.msg_count.Response_Data::1         3340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle15.msg_bytes.Response_Data::1       240480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle15.msg_count.Response_Control::1         1281                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle15.msg_bytes.Response_Control::1        10248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.link_utilization     0.143417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_count.Control::0      5123402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_bytes.Control::0     40987216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_count.Response_Data::1        72085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_bytes.Response_Data::1      5190120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_count.Response_Control::1      3040801                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_count.Response_Control::2      2121120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_bytes.Response_Control::1     24326408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_bytes.Response_Control::2     16968960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_count.Writeback_Data::0       488695                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_count.Writeback_Data::1       479459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_bytes.Writeback_Data::0     35186040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_bytes.Writeback_Data::1     34521048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_count.Writeback_Control::0       493943                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle16.msg_bytes.Writeback_Control::0      3951544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.046647                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0      9679335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0     77434680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Request_Control::2      7322295                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Request_Control::2     58578360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1      9978930                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1    718482960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1      7963058                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::2      3594040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1     63704464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::2     28752320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::0       534828                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Data::1       760549                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::0     38507616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Data::1     54759528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Writeback_Control::0       981177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Writeback_Control::0      7849416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000132                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_stall_time   127.788975                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers14.m_stall_time    96.079536                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers19.m_stall_time   103.119108                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_buf_msgs     0.000085                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers2.m_stall_time   109.204227                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers24.m_stall_time   122.706709                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers29.m_stall_time    83.110641                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers34.m_stall_time    84.674646                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers39.m_stall_time    81.809142                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers4.m_stall_time    84.373594                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers44.m_stall_time    82.822698                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers49.m_stall_time    83.383014                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers54.m_stall_time    87.281569                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers59.m_stall_time    82.344731                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers64.m_stall_time    82.444662                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers69.m_stall_time    81.551848                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers74.m_stall_time    80.895691                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers78.m_buf_msgs     0.000162                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers78.m_stall_time    83.319406                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers79.m_buf_msgs     0.000086                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers79.m_stall_time    82.000534                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers80.m_buf_msgs     0.000042                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers80.m_stall_time    54.601927                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers9.m_stall_time   100.957927                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     0.682107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Request_Control::2      7322295                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Request_Control::2     58578360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1      9654990                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1    695159280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1      1569445                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1     12555560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization     0.000306                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Data::1         4538                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Data::1       326736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_count.Response_Control::1         2145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.msg_bytes.Response_Control::1        17160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization     0.001395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Data::1        21306                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Data::1      1534032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_count.Response_Control::1         4114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.msg_bytes.Response_Control::1        32912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization     0.000794                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Data::1        12119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Data::1       872568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_count.Response_Control::1         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.msg_bytes.Response_Control::1        19392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.002017                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Data::1        30765                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Data::1      2215080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Control::1         6376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Control::1        51008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization     0.000342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Data::1         5139                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Data::1       370008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_count.Response_Control::1         1814                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.msg_bytes.Response_Control::1        14512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization     0.000332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Data::1         5077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Data::1       365544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_count.Response_Control::1          991                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.msg_bytes.Response_Control::1         7928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization     0.000564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Data::1         8711                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Data::1       627192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_count.Response_Control::1          846                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.msg_bytes.Response_Control::1         6768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.link_utilization     0.000477                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Data::1         7407                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Data::1       533304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_count.Response_Control::1          384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle08.msg_bytes.Response_Control::1         3072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle09.link_utilization     0.000637                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle09.msg_count.Response_Data::1         9852                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle09.msg_bytes.Response_Data::1       709344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle09.msg_count.Response_Control::1          797                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle09.msg_bytes.Response_Control::1         6376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle10.link_utilization     0.001189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle10.msg_count.Response_Data::1        18180                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle10.msg_bytes.Response_Data::1      1308960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle10.msg_count.Response_Control::1         3262                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle10.msg_bytes.Response_Control::1        26096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle11.link_utilization     0.000303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle11.msg_count.Response_Data::1         4614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle11.msg_bytes.Response_Data::1       332208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle11.msg_count.Response_Control::1         1018                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle11.msg_bytes.Response_Control::1         8144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle12.link_utilization     0.000209                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle12.msg_count.Response_Data::1         3238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle12.msg_bytes.Response_Data::1       233136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle12.msg_count.Response_Control::1          204                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle12.msg_bytes.Response_Control::1         1632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle13.link_utilization     0.000930                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle13.msg_count.Response_Data::1        14207                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle13.msg_bytes.Response_Data::1      1022904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle13.msg_count.Response_Control::1         2681                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle13.msg_bytes.Response_Control::1        21448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle14.link_utilization     0.001214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle14.msg_count.Response_Data::1        18667                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle14.msg_bytes.Response_Data::1      1344024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle14.msg_count.Response_Control::1         2458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle14.msg_bytes.Response_Control::1        19664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle15.link_utilization     0.000284                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle15.msg_count.Response_Data::1         4313                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle15.msg_bytes.Response_Data::1       310536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle15.msg_count.Response_Control::1         1046                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle15.msg_bytes.Response_Control::1         8368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.link_utilization     0.239832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_count.Control::0      9679335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_bytes.Control::0     77434680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_count.Response_Data::1       155807                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_bytes.Response_Data::1     11218104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_count.Response_Control::1      6363053                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_count.Response_Control::2      3594040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_bytes.Response_Control::1     50904424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_bytes.Response_Control::2     28752320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_count.Writeback_Data::0       534828                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_count.Writeback_Data::1       760549                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_bytes.Writeback_Data::0     38507616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_bytes.Writeback_Data::1     54759528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_count.Writeback_Control::0       981177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle16.msg_bytes.Writeback_Control::0      7849416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized     0.070072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Control::0     14440496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Control::0    115523968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Request_Control::2      9467363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Request_Control::2     75738904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Data::1     14727222                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Data::1   1060359984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::1     11788979                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Response_Control::2      6159000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::1     94311832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Response_Control::2     49272000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::0      1259957                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Data::1      1020544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::0     90716904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Data::1     73479168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_count.Writeback_Control::0      2189525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.msg_bytes.Writeback_Control::0     17516200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_buf_msgs     0.000210                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers1.m_stall_time   128.382181                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers14.m_stall_time   107.934284                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers19.m_stall_time    97.911839                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_buf_msgs     0.000110                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers2.m_stall_time   109.210559                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers24.m_stall_time   119.416821                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers29.m_stall_time   115.899410                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers34.m_stall_time    83.053499                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers39.m_stall_time    80.640261                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers4.m_stall_time    89.645196                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers44.m_stall_time    84.026264                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers49.m_stall_time    82.579675                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers54.m_stall_time    81.271443                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers59.m_stall_time    81.869177                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers64.m_stall_time    81.971832                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers69.m_stall_time    80.967765                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers74.m_stall_time    81.095685                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers78.m_buf_msgs     0.000283                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers78.m_stall_time    84.974884                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers79.m_buf_msgs     0.000112                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers79.m_stall_time    82.024750                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers80.m_buf_msgs     0.000072                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers80.m_stall_time    54.605059                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.port_buffers9.m_stall_time   100.367859                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization     1.014483                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Request_Control::2      9467363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Request_Control::2     75738904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Data::1     14414404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Data::1   1037837088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_count.Response_Control::1      3505799                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.msg_bytes.Response_Control::1     28046392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization     0.000241                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Data::1         3591                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Data::1       258552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_count.Response_Control::1         1782                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.msg_bytes.Response_Control::1        14256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization     0.002568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Data::1        39364                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Data::1      2834208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_count.Response_Control::1         6645                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.msg_bytes.Response_Control::1        53160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization     0.000863                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Data::1        13276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Data::1       955872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_count.Response_Control::1         1714                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.msg_bytes.Response_Control::1        13712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization     0.000598                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Data::1         9213                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Data::1       663336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_count.Response_Control::1         2484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.msg_bytes.Response_Control::1        19872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization     0.000380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Data::1         5744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Data::1       413568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_count.Response_Control::1         1592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.msg_bytes.Response_Control::1        12736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization     0.000277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Data::1         4222                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Data::1       303984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_count.Response_Control::1          957                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.msg_bytes.Response_Control::1         7656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization     0.000499                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Data::1         7574                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Data::1       545328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_count.Response_Control::1         1914                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.msg_bytes.Response_Control::1        15312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.link_utilization     0.000472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Data::1         7279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Data::1       524088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_count.Response_Control::1          756                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle08.msg_bytes.Response_Control::1         6048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle09.link_utilization     0.000735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle09.msg_count.Response_Data::1        11371                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle09.msg_bytes.Response_Data::1       818712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle09.msg_count.Response_Control::1         1222                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle09.msg_bytes.Response_Control::1         9776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle10.link_utilization     0.000367                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle10.msg_count.Response_Data::1         5645                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle10.msg_bytes.Response_Data::1       406440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle10.msg_count.Response_Control::1          779                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle10.msg_bytes.Response_Control::1         6232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle11.link_utilization     0.000471                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle11.msg_count.Response_Data::1         7111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle11.msg_bytes.Response_Data::1       511992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle11.msg_count.Response_Control::1         2193                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle11.msg_bytes.Response_Control::1        17544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle12.link_utilization     0.000038                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle12.msg_count.Response_Data::1          579                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle12.msg_bytes.Response_Data::1        41688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle12.msg_count.Response_Control::1          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle12.msg_bytes.Response_Control::1         1168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle13.link_utilization     0.001098                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle13.msg_count.Response_Data::1        16863                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle13.msg_bytes.Response_Data::1      1214136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle13.msg_count.Response_Control::1         3047                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle13.msg_bytes.Response_Control::1        24376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle14.link_utilization     0.001782                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle14.msg_count.Response_Data::1        27158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle14.msg_bytes.Response_Data::1      1955376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle14.msg_count.Response_Control::1         5752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle14.msg_bytes.Response_Control::1        46016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle15.link_utilization     0.000306                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle15.msg_count.Response_Data::1         4649                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle15.msg_bytes.Response_Data::1       334728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle15.msg_count.Response_Control::1         1066                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle15.msg_bytes.Response_Control::1         8528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.link_utilization     0.376260                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_count.Control::0     14440496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_bytes.Control::0    115523968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_count.Response_Data::1       149179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_bytes.Response_Data::1     10740888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_count.Response_Control::1      8251131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_count.Response_Control::2      6159000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_bytes.Response_Control::1     66009048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_bytes.Response_Control::2     49272000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_count.Writeback_Data::0      1259957                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_count.Writeback_Data::1      1020544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_bytes.Writeback_Data::0     90716904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_bytes.Writeback_Data::1     73479168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_count.Writeback_Control::0      2189525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle16.msg_bytes.Writeback_Control::0     17516200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized     0.030789                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Control::0      6387974                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Control::0     51103792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Request_Control::2      4957570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Request_Control::2     39660560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Data::1      6596131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Data::1    474921432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::1      5240619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Response_Control::2      2363278                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::1     41924952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Response_Control::2     18906224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::0       279209                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Data::1       557370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::0     20103048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Data::1     40130640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_count.Writeback_Control::0       633859                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.msg_bytes.Writeback_Control::0      5070872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_buf_msgs     0.000086                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers1.m_stall_time   130.409020                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers14.m_stall_time   101.735577                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers19.m_stall_time   119.099470                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_buf_msgs     0.000058                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers2.m_stall_time   109.203667                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers24.m_stall_time   120.445589                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers29.m_stall_time   125.262049                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers34.m_stall_time   132.459286                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers39.m_stall_time    82.013025                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers4.m_stall_time    89.386733                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers44.m_stall_time    81.898659                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers49.m_stall_time    81.957402                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers54.m_stall_time    83.413584                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers59.m_stall_time    80.940045                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers64.m_stall_time    81.897973                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers69.m_stall_time    81.823446                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers74.m_stall_time    80.901840                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers78.m_buf_msgs     0.000102                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers78.m_stall_time    82.763968                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers79.m_buf_msgs     0.000058                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers79.m_stall_time    81.986745                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers80.m_buf_msgs     0.000028                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers80.m_stall_time    54.601685                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.port_buffers9.m_stall_time   104.776167                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization     0.450125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Request_Control::2      4957570                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Request_Control::2     39660560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Data::1      6366222                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Data::1    458367984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_count.Response_Control::1       960737                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.msg_bytes.Response_Control::1      7685896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization     0.000174                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Data::1         2566                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Data::1       184752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_count.Response_Control::1         1403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.msg_bytes.Response_Control::1        11224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization     0.000935                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Data::1        14140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Data::1      1018080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_count.Response_Control::1         3965                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.msg_bytes.Response_Control::1        31720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization     0.000576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Data::1         8753                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Data::1       630216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_count.Response_Control::1         2153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.msg_bytes.Response_Control::1        17224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization     0.000347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Data::1         5232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Data::1       376704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_count.Response_Control::1         1568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.msg_bytes.Response_Control::1        12544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization     0.000191                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Data::1         2828                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Data::1       203616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_count.Response_Control::1         1331                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.msg_bytes.Response_Control::1        10648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization     0.000507                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Data::1         7802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Data::1       561744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_count.Response_Control::1         1031                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.msg_bytes.Response_Control::1         8248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization     0.000447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Data::1         6773                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Data::1       487656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_count.Response_Control::1         1767                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.msg_bytes.Response_Control::1        14136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.link_utilization     0.000661                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Data::1        10110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Data::1       727920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_count.Response_Control::1         1833                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle08.msg_bytes.Response_Control::1        14664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle09.link_utilization     0.001706                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle09.msg_count.Response_Data::1        25947                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle09.msg_bytes.Response_Data::1      1868184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle09.msg_count.Response_Control::1         6045                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle09.msg_bytes.Response_Control::1        48360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle10.link_utilization     0.000352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle10.msg_count.Response_Data::1         5384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle10.msg_bytes.Response_Data::1       387648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle10.msg_count.Response_Control::1          938                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle10.msg_bytes.Response_Control::1         7504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle11.link_utilization     0.000295                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle11.msg_count.Response_Data::1         4493                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle11.msg_bytes.Response_Data::1       323496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle11.msg_count.Response_Control::1          969                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle11.msg_bytes.Response_Control::1         7752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle12.link_utilization     0.000088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle12.msg_count.Response_Data::1         1354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle12.msg_bytes.Response_Data::1        97488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle12.msg_count.Response_Control::1          150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle12.msg_bytes.Response_Control::1         1200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle13.link_utilization     0.000536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle13.msg_count.Response_Data::1         8231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle13.msg_bytes.Response_Data::1       592632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle13.msg_count.Response_Control::1         1276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle13.msg_bytes.Response_Control::1        10208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle14.link_utilization     0.000808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle14.msg_count.Response_Data::1        12365                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle14.msg_bytes.Response_Data::1       890280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle14.msg_count.Response_Control::1         2173                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle14.msg_bytes.Response_Control::1        17384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle15.link_utilization     0.000287                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle15.msg_count.Response_Data::1         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle15.msg_bytes.Response_Data::1       312480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle15.msg_count.Response_Control::1         1286                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle15.msg_bytes.Response_Control::1        10288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.link_utilization     0.157746                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_count.Control::0      6387974                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_bytes.Control::0     51103792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_count.Response_Data::1       109591                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_bytes.Response_Data::1      7890552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_count.Response_Control::1      4251994                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_count.Response_Control::2      2363278                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_bytes.Response_Control::1     34015952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_bytes.Response_Control::2     18906224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_count.Writeback_Data::0       279209                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_count.Writeback_Data::1       557370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_bytes.Writeback_Data::0     20103048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_bytes.Writeback_Data::1     40130640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_count.Writeback_Control::0       633859                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle16.msg_bytes.Writeback_Control::0      5070872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.percent_links_utilized     0.042564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Control::0      8703372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Control::0     69626976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Request_Control::2      5386490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Request_Control::2     43091920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Data::1      8873760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Data::1    638910720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::1      7061742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Response_Control::2      3765435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::1     56493936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Response_Control::2     30123480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::0       907280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Data::1       576265                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::0     65324160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Data::1     41491080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_count.Writeback_Control::0      1409517                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.msg_bytes.Writeback_Control::0     11276136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_buf_msgs     0.000129                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers1.m_stall_time   130.584277                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers14.m_stall_time    93.914086                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers19.m_stall_time    90.760403                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_buf_msgs     0.000063                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers2.m_stall_time   109.203854                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers24.m_stall_time   111.014435                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers29.m_stall_time    84.703622                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers34.m_stall_time   132.558772                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers39.m_stall_time   115.061751                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers4.m_stall_time    84.674561                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers44.m_stall_time    82.482211                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers49.m_stall_time    85.466272                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers54.m_stall_time    82.246609                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers59.m_stall_time    81.376901                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers64.m_stall_time    81.765888                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers69.m_stall_time    82.732506                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers74.m_stall_time    81.483793                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers78.m_buf_msgs     0.000182                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers78.m_stall_time    83.894498                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers79.m_buf_msgs     0.000063                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers79.m_stall_time    81.980479                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers80.m_buf_msgs     0.000044                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers80.m_stall_time    54.603555                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.port_buffers9.m_stall_time    97.981603                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.link_utilization     0.611966                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Request_Control::2      5386490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Request_Control::2     43091920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Data::1      8689341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Data::1    625632552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_count.Response_Control::1      2347309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle00.msg_bytes.Response_Control::1     18778472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.link_utilization     0.000513                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Data::1         7704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Data::1       554688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_count.Response_Control::1         2717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle01.msg_bytes.Response_Control::1        21736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.link_utilization     0.001651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Data::1        25193                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Data::1      1813896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_count.Response_Control::1         5081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle02.msg_bytes.Response_Control::1        40648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.link_utilization     0.000242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Data::1         3701                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Data::1       266472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_count.Response_Control::1          623                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle03.msg_bytes.Response_Control::1         4984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.link_utilization     0.000287                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Data::1         4401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Data::1       316872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_count.Response_Control::1          681                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle04.msg_bytes.Response_Control::1         5448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.link_utilization     0.000178                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Data::1         2669                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Data::1       192168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_count.Response_Control::1          923                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle05.msg_bytes.Response_Control::1         7384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.link_utilization     0.000420                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Data::1         6502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Data::1       468144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_count.Response_Control::1          415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle06.msg_bytes.Response_Control::1         3320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.link_utilization     0.000453                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Data::1         6968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Data::1       501696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_count.Response_Control::1          832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle07.msg_bytes.Response_Control::1         6656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.link_utilization     0.000630                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Data::1         9638                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Data::1       693936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_count.Response_Control::1         1697                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle08.msg_bytes.Response_Control::1        13576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.link_utilization     0.000404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Data::1         6110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Data::1       439920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_count.Response_Control::1         1733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle09.msg_bytes.Response_Control::1        13864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle10.link_utilization     0.000384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle10.msg_count.Response_Data::1         5868                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle10.msg_bytes.Response_Data::1       422496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle10.msg_count.Response_Control::1         1056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle10.msg_bytes.Response_Control::1         8448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle11.link_utilization     0.000311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle11.msg_count.Response_Data::1         4704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle11.msg_bytes.Response_Data::1       338688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle11.msg_count.Response_Control::1         1321                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle11.msg_bytes.Response_Control::1        10568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle12.link_utilization     0.000100                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle12.msg_count.Response_Data::1         1532                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle12.msg_bytes.Response_Data::1       110304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle12.msg_count.Response_Control::1          206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle12.msg_bytes.Response_Control::1         1648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle13.link_utilization     0.000397                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle13.msg_count.Response_Data::1         6114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle13.msg_bytes.Response_Data::1       440208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle13.msg_count.Response_Control::1          675                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle13.msg_bytes.Response_Control::1         5400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle14.link_utilization     0.000176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle14.msg_count.Response_Data::1         2712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle14.msg_bytes.Response_Data::1       195264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle14.msg_count.Response_Control::1          271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle14.msg_bytes.Response_Control::1         2168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle15.link_utilization     0.000132                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle15.msg_count.Response_Data::1         1976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle15.msg_bytes.Response_Data::1       142272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle15.msg_count.Response_Control::1          708                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle15.msg_bytes.Response_Control::1         5664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.link_utilization     0.233031                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_count.Control::0      8703372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_bytes.Control::0     69626976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_count.Response_Data::1        88627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_bytes.Response_Data::1      6381144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_count.Response_Control::1      4695494                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_count.Response_Control::2      3765435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_bytes.Response_Control::1     37563952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_bytes.Response_Control::2     30123480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_count.Writeback_Data::0       907280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_count.Writeback_Data::1       576265                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_bytes.Writeback_Data::0     65324160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_bytes.Writeback_Data::1     41491080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_count.Writeback_Control::0      1409517                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle16.msg_bytes.Writeback_Control::0     11276136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers8.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.percent_links_utilized     0.063607                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Control::0     13198813                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Control::0    105590504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Request_Control::2      9429408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Request_Control::2     75435264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Data::1     13553413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Data::1    975845736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Control::1     10900253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Response_Control::2      5140514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Control::1     87202024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Response_Control::2     41124112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Data::0       893169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Data::1       960770                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Data::0     64308168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Data::1     69175440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_count.Writeback_Control::0      1671737                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.msg_bytes.Writeback_Control::0     13373896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_buf_msgs     0.000185                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers1.m_stall_time   128.370750                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers14.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers14.m_stall_time    88.262768                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers19.m_stall_time    86.575712                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers2.m_buf_msgs     0.000110                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers2.m_stall_time   109.210460                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers24.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers24.m_stall_time    92.300849                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers29.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers29.m_stall_time    90.096547                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers34.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers34.m_stall_time    91.701369                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers39.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers39.m_stall_time   130.926187                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers4.m_stall_time    85.721118                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers44.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers44.m_stall_time   109.293592                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers49.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers49.m_stall_time    83.471005                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers54.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers54.m_stall_time    82.804329                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers59.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers59.m_stall_time    81.636362                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers64.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers64.m_stall_time    82.584341                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers69.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers69.m_stall_time    82.877578                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers74.m_buf_msgs     0.000000                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers74.m_stall_time    81.260460                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers78.m_buf_msgs     0.000237                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers78.m_stall_time    84.274612                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers79.m_buf_msgs     0.000111                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers79.m_stall_time    82.029496                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers80.m_buf_msgs     0.000060                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers80.m_stall_time    54.604981                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers9.m_buf_msgs     0.000001                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.port_buffers9.m_stall_time    88.725306                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.link_utilization     0.927888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Request_Control::2      9429408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Request_Control::2     75435264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Data::1     13166540                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Data::1    947990880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_count.Response_Control::1      2633377                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle00.msg_bytes.Response_Control::1     21067016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.link_utilization     0.000482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Response_Data::1         7380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Response_Data::1       531360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_count.Response_Control::1         2002                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle01.msg_bytes.Response_Control::1        16016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle02.link_utilization     0.003484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle02.msg_count.Response_Data::1        53554                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle02.msg_bytes.Response_Data::1      3855888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle02.msg_count.Response_Control::1         9075                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle02.msg_bytes.Response_Control::1        72600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle03.link_utilization     0.000819                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle03.msg_count.Response_Data::1        12535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle03.msg_bytes.Response_Data::1       902520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle03.msg_count.Response_Control::1         2178                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle03.msg_bytes.Response_Control::1        17424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle04.link_utilization     0.000789                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle04.msg_count.Response_Data::1        12123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle04.msg_bytes.Response_Data::1       872856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle04.msg_count.Response_Control::1         2321                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle04.msg_bytes.Response_Control::1        18568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle05.link_utilization     0.000290                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle05.msg_count.Response_Data::1         4332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle05.msg_bytes.Response_Data::1       311904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle05.msg_count.Response_Control::1         1873                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle05.msg_bytes.Response_Control::1        14984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle06.link_utilization     0.000577                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle06.msg_count.Response_Data::1         8920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle06.msg_bytes.Response_Data::1       642240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle06.msg_count.Response_Control::1          708                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle06.msg_bytes.Response_Control::1         5664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle07.link_utilization     0.000645                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle07.msg_count.Response_Data::1         9976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle07.msg_bytes.Response_Data::1       718272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle07.msg_count.Response_Control::1         1165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle07.msg_bytes.Response_Control::1         9320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle08.link_utilization     0.001813                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle08.msg_count.Response_Data::1        27560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle08.msg_bytes.Response_Data::1      1984320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle08.msg_count.Response_Control::1         6522                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle08.msg_bytes.Response_Control::1        52176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.link_utilization     0.000385                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Data::1         5844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Data::1       420768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_count.Response_Control::1         1525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle09.msg_bytes.Response_Control::1        12200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.link_utilization     0.000488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Response_Data::1         7430                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Response_Data::1       534960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_count.Response_Control::1         1711                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle10.msg_bytes.Response_Control::1        13688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle11.link_utilization     0.000557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle11.msg_count.Response_Data::1         8477                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle11.msg_bytes.Response_Data::1       610344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle11.msg_count.Response_Control::1         1969                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle11.msg_bytes.Response_Control::1        15752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle12.link_utilization     0.000168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle12.msg_count.Response_Data::1         2597                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle12.msg_bytes.Response_Data::1       186984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle12.msg_count.Response_Control::1          269                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle12.msg_bytes.Response_Control::1         2152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle13.link_utilization     0.001657                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle13.msg_count.Response_Data::1        25586                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle13.msg_bytes.Response_Data::1      1842192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle13.msg_count.Response_Control::1         3525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle13.msg_bytes.Response_Control::1        28200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle14.link_utilization     0.000746                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle14.msg_count.Response_Data::1        11551                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle14.msg_bytes.Response_Data::1       831672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle14.msg_count.Response_Control::1          844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle14.msg_bytes.Response_Control::1         6752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle15.link_utilization     0.000257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle15.msg_count.Response_Data::1         3897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle15.msg_bytes.Response_Data::1       280584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle15.msg_count.Response_Control::1          958                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle15.msg_bytes.Response_Control::1         7664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.link_utilization     0.331084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_count.Control::0     13198813                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_bytes.Control::0    105590504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_count.Response_Data::1       185111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_bytes.Response_Data::1     13327992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_count.Response_Control::1      8230231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_count.Response_Control::2      5140514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_bytes.Response_Control::1     65841848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_bytes.Response_Control::2     41124112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_count.Writeback_Data::0       893169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_count.Writeback_Data::1       960770                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_bytes.Writeback_Data::0     64308168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_bytes.Writeback_Data::1     69175440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_count.Writeback_Control::0      1671737                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle16.msg_bytes.Writeback_Control::0     13373896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle17.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle18.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers9.throttle19.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  50827                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 50827                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                164551                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp               164551                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port         8702                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port         2108                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total        10810                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        12002                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port         6684                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           20                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           30                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port          264                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           52                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::total        19154                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        67002                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port          282                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port        38526                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          820                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port          778                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port          220                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          452                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port         1008                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port          146                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port          710                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port         1268                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port          254                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port          144                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          946                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port          740                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port          214                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::total       113512                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        11798                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.pc.com_1.pio            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           32                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port        10688                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          128                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port          158                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port          154                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port          496                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           62                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           54                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::total        23796                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        11628                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port        10906                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           70                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          802                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           46                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           56                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           20                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          140                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           44                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::total        23904                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         4284                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.pc.com_1.pio         8660                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port         7598                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           32                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port          212                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           52                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::total        21110                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         9384                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          148                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port          800                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port        13544                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           20                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           40                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           32                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port          392                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          258                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port          272                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::total        25050                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        17544                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           32                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           46                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port        10454                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           18                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           88                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          264                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port          566                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::total        29190                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         3604                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          178                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           44                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           56                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port        11106                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port          178                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port          834                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           20                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           72                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           46                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::total        16312                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         5542                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.pc.com_1.pio          112                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port          264                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port          424                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           14                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port          176                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port         9010                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::total        15678                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        23868                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.pc.com_1.pio            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          150                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port          816                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port        12264                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          294                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::total        37694                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         3910                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          458                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           32                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          408                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           44                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port        10858                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           64                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port          258                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           60                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::total        16276                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         1870                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           46                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           20                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port          212                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           72                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port         7576                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           40                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port          102                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::total        10120                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port         5138                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::total         5294                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        17986                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           60                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           62                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port          156                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           32                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          266                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port          290                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           44                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port          348                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           60                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port        11610                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           52                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           76                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::total        31118                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         7514                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port          382                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           44                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          254                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port          552                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           54                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port          242                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           68                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port        12058                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           50                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::total        21324                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         2176                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           76                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           54                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port          100                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          136                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           68                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port         7544                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::total        10414                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    430756                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port        17404                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port         4216                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        21620                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         7060                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port        13368                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           40                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           60                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port          528                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.mem-request-port::total        21364                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        34806                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port          564                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port        77052                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port         1640                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port         1556                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port          440                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          904                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port         2016                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port          292                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port         1420                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port         2536                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port          508                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port          288                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port         1892                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port         1480                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port          428                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.mem-request-port::total       127823                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         6940                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.pc.com_1.pio            3                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port        21376                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          256                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port          316                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port          308                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port          992                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port          124                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port          108                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.mem-request-port::total        30927                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         6840                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port        21812                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port          140                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port         1604                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           92                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port          112                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           40                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          280                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           88                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.mem-request-port::total        31392                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         2520                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.pc.com_1.pio         4330                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           68                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port        15196                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port          424                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.mem-request-port::total        23182                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         5520                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          296                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port         1600                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port        27088                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           40                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           80                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port          784                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          516                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port          544                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.mem-request-port::total        36846                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        10320                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           92                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port        20908                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           68                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           36                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port          176                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          528                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port         1132                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.mem-request-port::total        33612                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         2120                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          356                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           88                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port          112                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port        22212                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port          356                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port         1668                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           40                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          144                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           92                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.mem-request-port::total        27530                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         3260                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.pc.com_1.pio           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port          528                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port          848                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           28                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port          352                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port        18020                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.mem-request-port::total        23364                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        14040                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.pc.com_1.pio            3                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          300                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port         1632                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port        24528                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           68                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          588                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.mem-request-port::total        41683                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         2300                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           68                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          916                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          816                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           88                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port        21716                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          128                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port          516                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port          120                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.mem-request-port::total        27029                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         1100                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           92                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           40                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port          424                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port          144                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port        15152                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port           80                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port          204                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.mem-request-port::total        17594                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port        10276                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.mem-request-port::total        10540                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        10580                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port          120                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          124                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port          312                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           64                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          532                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port          580                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           88                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port          696                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port          120                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port        23220                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port          104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port          152                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.mem-request-port::total        36829                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         4420                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port          764                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port           88                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port          508                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port         1104                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port          108                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port          484                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          136                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port        24116                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port          100                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.mem-request-port::total        32034                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.pc.south_bridge.ide.pio         1280                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers00.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers01.sequencer.pio-response-port          152                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers02.sequencer.pio-response-port          108                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers03.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers04.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers05.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers06.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers07.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers08.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers09.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.pio-response-port          200                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.pio-response-port          272                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.pio-response-port          136                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.pio-response-port        15088                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.mem-request-port::total        17750                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     561119                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy              2449246                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer16.occupancy             16437900                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer17.occupancy              4389888                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer17.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer18.occupancy              4461473                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer18.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer19.occupancy              3676860                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer19.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              55057554                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer20.occupancy              5411991                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer20.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer21.occupancy              4381512                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer21.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer22.occupancy              4248595                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer22.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer23.occupancy              3476207                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer23.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer24.occupancy              5281918                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer24.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer25.occupancy              4195301                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer25.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer26.occupancy              2855363                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer26.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer27.occupancy              1738545                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer27.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer28.occupancy              4810984                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer28.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer29.occupancy              4791134                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer29.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer30.occupancy              2795469                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer30.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               1834164                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              2817724                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer10.occupancy             7411543                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer10.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer12.occupancy             7891122                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer12.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer14.occupancy             9621722                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer14.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer16.occupancy             4963528                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer16.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer18.occupancy             4909649                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer18.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy              6334248                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer20.occupancy            12515646                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer20.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer22.occupancy             4971438                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer22.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer24.occupancy             3036170                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer24.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer26.occupancy             1506824                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer26.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer28.occupancy            10216132                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer28.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer30.occupancy             6679454                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer30.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer32.occupancy             3143070                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer32.utilization               0.0                       # Layer utilization (Ratio)
board.iobus.respLayer4.occupancy             41243018                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer6.occupancy              7674602                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer6.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer8.occupancy              7695856                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer8.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples 136626946.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.001961387458                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds      1506427                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds      1506427                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState      177533564                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState      23127593                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs              113206695                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs              24548625                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts            113206695                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts            24548625                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ           1127698                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts              676                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  4.14                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 27.22                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry               193160                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry              1335275                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6        113206695                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6        24548625                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           14629333                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1           19293852                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2           18741680                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3           15472153                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4           11760424                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5            8566038                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6            6118882                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7            4354559                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8            3135559                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9            2307465                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10           1741111                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11           1343020                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12           1049992                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13            824017                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14            643217                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15            496635                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16            377810                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17            281234                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18            206901                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19            149520                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20            108342                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21             77627                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22             55297                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23             40019                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24             28765                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25             21051                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26             16384                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27             12733                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28             10024                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              8372                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              7279                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31            199702                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              2690                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              3503                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            427705                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            800407                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19           1038308                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20           1182660                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21           1265076                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22           1307778                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23           1330155                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24           1342492                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25           1353299                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26           1364635                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27           1378614                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28           1391549                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29           1401605                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30           1402147                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31           1397182                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32           1392730                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33            345529                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34            209131                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35            151764                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36            120431                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37            101881                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38             89310                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39             83650                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40             87069                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41             98910                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42            116105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43            134104                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44            148926                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45            158284                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46            163012                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47            163800                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48            162212                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49            160527                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50            157859                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51            154787                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52            151441                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53            147646                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54            150913                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55             67955                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56             25948                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57             12504                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              8642                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              7716                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              7606                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              9105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62             11492                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63           1357155                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples      1506427                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    74.400569                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    46.840233                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-511      1506055     99.98%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-1023          358      0.02%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1535            7      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3072-3583            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total      1506427                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples      1506427                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.295483                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.146764                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     4.375129                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-31      1496281     99.33%     99.33% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-47         2492      0.17%     99.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-63         2429      0.16%     99.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-79         4881      0.32%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-95           98      0.01%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-111           54      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-127           12      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-143           23      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-159           20      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::160-175           38      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::176-191            2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-207           13      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::208-223           21      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::224-239           17      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::240-255            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::256-271           17      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::272-287            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::320-335            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::336-351            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::368-383            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::400-415            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::480-495            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::576-591            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::592-607            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::656-671            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::736-751            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::784-799            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::848-863            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total      1506427                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ           72172672                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         7245228480                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys      1571112000                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         3099051964.03342009                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         672022661.91562176                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             2337885452988                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 16971.29                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   7173055936                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers   1571069184                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 3068181099.870901584625                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 672004347.930181860924                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers    113206695                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers     24548625                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 7240113926325                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 61557677221990                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     63954.82                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   2507581.47                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   7245228480                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   7245228480                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers   1571112000                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total   1571112000                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers    113206695                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total    113206695                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers     24548625                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total     24548625                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   3099051964                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   3099051964                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    672022662                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    672022662                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   3771074626                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   3771074626                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts       112078999                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts       24547956                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      7900021                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      7661238                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      7578797                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      7657492                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      7293894                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      6803687                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      7863008                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      7199207                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      7002722                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      6236750                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      6446134                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      5839545                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      6953401                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      6485815                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      6402264                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      6755024                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0      1499938                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1      1223675                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2      2083498                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3      2020150                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4      1648652                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5      1534116                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6      1554326                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7      1272781                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8      1368505                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9      1270149                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10      1438125                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11      1469607                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12      1417560                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13      1855447                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14      1406586                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15      1484841                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       5138632695075                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     560394995000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  7240113926325                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           45848.31                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      64598.31                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       46101045                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits      10418936                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        41.13                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        42.44                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     80106961                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   109.155609                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    87.724350                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   111.784521                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     56140681     70.08%     70.08% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255     17610640     21.98%     92.07% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      3615868      4.51%     96.58% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511      1287599      1.61%     98.19% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       571152      0.71%     98.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       277639      0.35%     99.25% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       151392      0.19%     99.44% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023        92996      0.12%     99.55% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       358994      0.45%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     80106961                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       7173055936                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten    1571069184                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        3068.181100                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         672.004348                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              29.22                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          23.97                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          5.25                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          41.37                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 308829154620                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 164146561920                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 428095429020                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  67009849920                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 184550577120.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 1024721219820                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  34824805440                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 2212177597860                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   946.230108                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  81879250953                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  78067340000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 2177938911091                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 263134632600                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 139859355075                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 372148616700                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  61130480400                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 184550577120.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 1023541194420                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  35818526880                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 2080183383195                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   889.771305                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  84429057339                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  78067340000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 2175389145111                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         4843                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes     19836928                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         4843                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages        25008                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes    102432768                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs        25008                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores1.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores1.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores1.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores1.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores10.core.numVMExits             0                       # total number of KVM exits (Count)
board.processor.cores10.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores10.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores10.core.numMMIO                0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores10.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores10.core.numIO                  0                       # number of VM exits due to legacy IO (Count)
board.processor.cores10.core.numHalt                0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores10.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores10.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores10.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores10.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores11.core.numVMExits             0                       # total number of KVM exits (Count)
board.processor.cores11.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores11.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores11.core.numMMIO                0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores11.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores11.core.numIO                  0                       # number of VM exits due to legacy IO (Count)
board.processor.cores11.core.numHalt                0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores11.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores11.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores11.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores11.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores12.core.numVMExits             0                       # total number of KVM exits (Count)
board.processor.cores12.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores12.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores12.core.numMMIO                0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores12.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores12.core.numIO                  0                       # number of VM exits due to legacy IO (Count)
board.processor.cores12.core.numHalt                0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores12.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores12.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores12.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores12.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores13.core.numVMExits             0                       # total number of KVM exits (Count)
board.processor.cores13.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores13.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores13.core.numMMIO                0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores13.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores13.core.numIO                  0                       # number of VM exits due to legacy IO (Count)
board.processor.cores13.core.numHalt                0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores13.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores13.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores13.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores13.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores14.core.numVMExits             0                       # total number of KVM exits (Count)
board.processor.cores14.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores14.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores14.core.numMMIO                0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores14.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores14.core.numIO                  0                       # number of VM exits due to legacy IO (Count)
board.processor.cores14.core.numHalt                0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores14.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores14.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores14.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores14.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores15.core.numVMExits             0                       # total number of KVM exits (Count)
board.processor.cores15.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores15.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores15.core.numMMIO                0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores15.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores15.core.numIO                  0                       # number of VM exits due to legacy IO (Count)
board.processor.cores15.core.numHalt                0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores15.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores15.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores15.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores15.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores16.core.numCycles     4026793211                       # Number of cpu cycles simulated (Cycle)
board.processor.cores16.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores16.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores16.core.instsAdded    3172115031                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores16.core.nonSpecInstsAdded      2448441                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores16.core.instsIssued   3034278458                       # Number of instructions issued (Count)
board.processor.cores16.core.squashedInstsIssued      3214384                       # Number of squashed instructions issued (Count)
board.processor.cores16.core.squashedInstsExamined    437386819                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores16.core.squashedOperandsExamined    629771211                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores16.core.squashedNonSpecRemoved       511650                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores16.core.numIssuedDist::samples   3421197209                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::mean     0.886905                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::stdev     1.831877                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::0   2578189433     75.36%     75.36% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::1    146946370      4.30%     79.65% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::2    144177326      4.21%     83.87% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::3    147372714      4.31%     88.18% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::4    135903261      3.97%     92.15% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::5    101039500      2.95%     95.10% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::6     92269989      2.70%     97.80% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::7     47960112      1.40%     99.20% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::8     27338504      0.80%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::total   3421197209                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntAlu     35610536     76.66%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntMult            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntDiv            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatAdd            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCmp            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCvt           45      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMult            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMultAcc            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatDiv            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMisc            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatSqrt            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAdd          149      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAddAcc            0      0.00%     76.66% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAlu      1794728      3.86%     80.52% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCmp          184      0.00%     80.52% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCvt       260685      0.56%     81.09% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMisc       255845      0.55%     81.64% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMult            0      0.00%     81.64% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMultAcc            0      0.00%     81.64% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShift        26121      0.06%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShiftAcc            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdDiv            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSqrt            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAdd          171      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAlu            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCmp            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCvt            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatDiv            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMisc            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMult           17      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMultAcc            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatSqrt            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAdd            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAlu            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceCmp            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAes            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAesMix            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash2            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash2            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma2            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma3            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdPredAlu            0      0.00%     81.69% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemRead      3482011      7.50%     89.19% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemWrite      3233410      6.96%     96.15% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemRead      1498198      3.23%     99.37% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemWrite       290368      0.63%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statIssuedInstType_0::No_OpClass      7364519      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntAlu   2290325382     75.48%     75.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntMult       792385      0.03%     75.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntDiv       226964      0.01%     75.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatAdd      3006574      0.10%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCvt        18321      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMult            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAdd       413591      0.01%     75.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAlu     15972338      0.53%     76.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCmp       393302      0.01%     76.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCvt     17375313      0.57%     76.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMisc     36089621      1.19%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShift       283383      0.01%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAdd        38798      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCmp          844      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCvt       119000      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatDiv        33612      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMult        44263      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatSqrt           24      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAes            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemRead    415427125     13.69%     91.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemWrite    212709420      7.01%     98.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemRead     26998649      0.89%     99.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemWrite      6645030      0.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::total   3034278458                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.issueRate       0.753522                       # Inst issue rate ((Count/Cycle))
board.processor.cores16.core.fuBusy          46452468                       # FU busy when requested (Count)
board.processor.cores16.core.fuBusyRate      0.015309                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores16.core.intInstQueueReads   9310726256                       # Number of integer instruction queue reads (Count)
board.processor.cores16.core.intInstQueueWrites   3473654468                       # Number of integer instruction queue writes (Count)
board.processor.cores16.core.intInstQueueWakeupAccesses   2888069046                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores16.core.fpInstQueueReads    228694721                       # Number of floating instruction queue reads (Count)
board.processor.cores16.core.fpInstQueueWrites    138563476                       # Number of floating instruction queue writes (Count)
board.processor.cores16.core.fpInstQueueWakeupAccesses    108712214                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores16.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores16.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores16.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores16.core.intAluAccesses   2957025447                       # Number of integer alu accesses (Count)
board.processor.cores16.core.fpAluAccesses    116340960                       # Number of floating point alu accesses (Count)
board.processor.cores16.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.numInsts      3007296982                       # Number of executed instructions (Count)
board.processor.cores16.core.numLoadInsts    428392432                       # Number of load instructions executed (Count)
board.processor.cores16.core.numSquashedInsts     16518251                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores16.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores16.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores16.core.numRefs        645001602                       # Number of memory reference insts executed (Count)
board.processor.cores16.core.numBranches    292019124                       # Number of branches executed (Count)
board.processor.cores16.core.numStoreInsts    216609170                       # Number of stores executed (Count)
board.processor.cores16.core.numRate         0.746822                       # Inst execution rate ((Count/Cycle))
board.processor.cores16.core.timesIdled       3229332                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores16.core.idleCycles     605596002                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores16.core.quiesceCycles   2993969198                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores16.core.committedInsts   1447318486                       # Number of Instructions Simulated (Count)
board.processor.cores16.core.committedOps   2737176653                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores16.core.cpi             2.782244                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores16.core.totalCpi        2.782244                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores16.core.ipc             0.359422                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores16.core.totalIpc        0.359422                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores16.core.intRegfileReads   4835261527                       # Number of integer regfile reads (Count)
board.processor.cores16.core.intRegfileWrites   2397426456                       # Number of integer regfile writes (Count)
board.processor.cores16.core.fpRegfileReads    163147953                       # Number of floating regfile reads (Count)
board.processor.cores16.core.fpRegfileWrites     87673130                       # Number of floating regfile writes (Count)
board.processor.cores16.core.ccRegfileReads   1693328802                       # number of cc regfile reads (Count)
board.processor.cores16.core.ccRegfileWrites    921328897                       # number of cc regfile writes (Count)
board.processor.cores16.core.miscRegfileReads   1217024405                       # number of misc regfile reads (Count)
board.processor.cores16.core.miscRegfileWrites       446218                       # number of misc regfile writes (Count)
board.processor.cores16.core.MemDepUnit__0.insertedLoads    451706162                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.insertedStores    227750278                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingLoads     34324896                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingStores     25016292                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.branchPred.lookups    340614761                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.condPredicted    217916108                       # Number of conditional branches predicted (Count)
board.processor.cores16.core.branchPred.condIncorrect     10571811                       # Number of conditional branches incorrect (Count)
board.processor.cores16.core.branchPred.BTBLookups    149906212                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.BTBHits    145515249                       # Number of BTB hits (Count)
board.processor.cores16.core.branchPred.BTBHitRatio     0.970709                       # BTB Hit Ratio (Ratio)
board.processor.cores16.core.branchPred.RASUsed     44878251                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores16.core.branchPred.RASIncorrect       169014                       # Number of incorrect RAS predictions. (Count)
board.processor.cores16.core.branchPred.indirectLookups     16192543                       # Number of indirect predictor lookups. (Count)
board.processor.cores16.core.branchPred.indirectHits     13741754                       # Number of indirect target hits. (Count)
board.processor.cores16.core.branchPred.indirectMisses      2450789                       # Number of indirect misses. (Count)
board.processor.cores16.core.branchPred.indirectMispredicted       656019                       # Number of mispredicted indirect branches. (Count)
board.processor.cores16.core.commit.commitSquashedInsts    435369323                       # The number of squashed insts skipped by commit (Count)
board.processor.cores16.core.commit.commitNonSpecStalls      1936791                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores16.core.commit.branchMispredicts      9783732                       # The number of times a branch was mispredicted (Count)
board.processor.cores16.core.commit.numCommittedDist::samples   3360241059                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::mean     0.814577                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::stdev     2.094531                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::0   2720798151     80.97%     80.97% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::1    152805053      4.55%     85.52% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::2     91321703      2.72%     88.24% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::3     92537725      2.75%     90.99% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::4     44593764      1.33%     92.32% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::5     25035146      0.75%     93.06% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::6     14413030      0.43%     93.49% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::7     15805843      0.47%     93.96% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::8    202930644      6.04%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::total   3360241059                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.instsCommitted   1447318486                       # Number of instructions committed (Count)
board.processor.cores16.core.commit.opsCommitted   2737176653                       # Number of ops (including micro ops) committed (Count)
board.processor.cores16.core.commit.memRefs    585210155                       # Number of memory references committed (Count)
board.processor.cores16.core.commit.loads    387026407                       # Number of loads committed (Count)
board.processor.cores16.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores16.core.commit.membars      1034360                       # Number of memory barriers committed (Count)
board.processor.cores16.core.commit.branches    271154884                       # Number of branches committed (Count)
board.processor.cores16.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores16.core.commit.floating     99580374                       # Number of committed floating point instructions. (Count)
board.processor.cores16.core.commit.integer   2670454080                       # Number of committed integer instructions. (Count)
board.processor.cores16.core.commit.functionCalls     36636585                       # Number of function calls committed. (Count)
board.processor.cores16.core.commit.committedInstType_0::No_OpClass      4523619      0.17%      0.17% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntAlu   2078365298     75.93%     76.10% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntMult       739319      0.03%     76.12% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntDiv       213880      0.01%     76.13% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatAdd      2749746      0.10%     76.23% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.23% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCvt         8624      0.00%     76.23% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMult            0      0.00%     76.23% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.23% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.23% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.23% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.23% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAdd       391488      0.01%     76.25% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.25% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAlu     14795727      0.54%     76.79% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCmp       387294      0.01%     76.80% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCvt     16340796      0.60%     77.40% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMisc     32973186      1.20%     78.60% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMult            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShift       271427      0.01%     78.61% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAdd        32488      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCmp          834      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCvt       104113      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatDiv        29742      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMult        38899      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatSqrt           18      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAes            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.62% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemRead    365377181     13.35%     91.97% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemWrite    192746816      7.04%     99.01% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemRead     21649226      0.79%     99.80% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemWrite      5436932      0.20%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::total   2737176653                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.commitEligibleSamples    202930644                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores16.core.decode.idleCycles    445399148                       # Number of cycles decode is idle (Cycle)
board.processor.cores16.core.decode.blockedCycles   2465759175                       # Number of cycles decode is blocked (Cycle)
board.processor.cores16.core.decode.runCycles    434447861                       # Number of cycles decode is running (Cycle)
board.processor.cores16.core.decode.unblockCycles     65430374                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores16.core.decode.squashCycles     10160651                       # Number of cycles decode is squashing (Cycle)
board.processor.cores16.core.decode.branchResolved    141052143                       # Number of times decode resolved a branch (Count)
board.processor.cores16.core.decode.branchMispred      1621893                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores16.core.decode.decodedInsts   3277725135                       # Number of instructions handled by decode (Count)
board.processor.cores16.core.decode.squashedInsts      7342603                       # Number of squashed instructions handled by decode (Count)
board.processor.cores16.core.fetch.icacheStallCycles    501554299                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores16.core.fetch.insts   1776771376                       # Number of instructions fetch has processed (Count)
board.processor.cores16.core.fetch.branches    340614761                       # Number of branches that fetch encountered (Count)
board.processor.cores16.core.fetch.predictedBranches    204135254                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores16.core.fetch.cycles   2875794486                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores16.core.fetch.squashCycles     23522116                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores16.core.fetch.tlbCycles     22601238                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores16.core.fetch.miscStallCycles      1061584                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores16.core.fetch.pendingTrapStallCycles      7519077                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores16.core.fetch.pendingQuiesceStallCycles        86422                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores16.core.fetch.icacheWaitRetryStallCycles       819045                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores16.core.fetch.cacheLines    276463004                       # Number of cache lines fetched (Count)
board.processor.cores16.core.fetch.icacheSquashes      3855748                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores16.core.fetch.tlbSquashes       126673                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores16.core.fetch.nisnDist::samples   3421197209                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::mean     0.991451                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::stdev     2.441541                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::0   2861543804     83.64%     83.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::1     33437952      0.98%     84.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::2     37056985      1.08%     85.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::3     38661791      1.13%     86.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::4     47885171      1.40%     88.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::5     47434714      1.39%     89.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::6     34954235      1.02%     90.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::7     31808644      0.93%     91.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::8    288413913      8.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::total   3421197209                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.branchRate     0.084587                       # Number of branch fetches per cycle (Ratio)
board.processor.cores16.core.fetch.rate      0.441237                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores16.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores16.core.iew.squashCycles     10160651                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores16.core.iew.blockCycles   1151409073                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores16.core.iew.unblockCycles    251112365                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores16.core.iew.dispatchedInsts   3174563472                       # Number of instructions dispatched to IQ (Count)
board.processor.cores16.core.iew.dispSquashedInsts       677450                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores16.core.iew.dispLoadInsts    451706162                       # Number of dispatched load instructions (Count)
board.processor.cores16.core.iew.dispStoreInsts    227750278                       # Number of dispatched store instructions (Count)
board.processor.cores16.core.iew.dispNonSpecInsts      1095896                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores16.core.iew.iqFullEvents      4627199                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.lsqFullEvents    242990662                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.memOrderViolationEvents       273082                       # Number of memory order violations (Count)
board.processor.cores16.core.iew.predictedTakenIncorrect      4398119                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores16.core.iew.predictedNotTakenIncorrect      6967663                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores16.core.iew.branchMispredicts     11365782                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores16.core.iew.instsToCommit   3002134586                       # Cumulative count of insts sent to commit (Count)
board.processor.cores16.core.iew.writebackCount   2996781260                       # Cumulative count of insts written-back (Count)
board.processor.cores16.core.iew.producerInst   2208530752                       # Number of instructions producing a value (Count)
board.processor.cores16.core.iew.consumerInst   4044349467                       # Number of instructions consuming a value (Count)
board.processor.cores16.core.iew.wbRate      0.744210                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores16.core.iew.wbFanout     0.546078                       # Average fanout of values written-back ((Count/Count))
board.processor.cores16.core.lsq0.forwLoads     71347171                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores16.core.lsq0.squashedLoads     64679755                       # Number of loads squashed (Count)
board.processor.cores16.core.lsq0.ignoredResponses       275838                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores16.core.lsq0.memOrderViolation       273082                       # Number of memory ordering violations (Count)
board.processor.cores16.core.lsq0.squashedStores     29566530                       # Number of stores squashed (Count)
board.processor.cores16.core.lsq0.rescheduledLoads       234552                       # Number of loads that were rescheduled (Count)
board.processor.cores16.core.lsq0.blockedByCache       125063                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores16.core.lsq0.loadToUse::samples    386959065                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::mean    16.666083                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::stdev    76.704876                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::0-9    365956049     94.57%     94.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::10-19      2909609      0.75%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::20-29       689185      0.18%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::30-39       205895      0.05%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::40-49       110440      0.03%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::50-59       176525      0.05%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::60-69        66902      0.02%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::70-79        34924      0.01%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::80-89        32080      0.01%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::90-99        37923      0.01%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::100-109        36586      0.01%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::110-119        64284      0.02%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::120-129        73162      0.02%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::130-139       838901      0.22%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::140-149      1258667      0.33%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::150-159       309058      0.08%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::160-169       224716      0.06%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::170-179       199467      0.05%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::180-189       441422      0.11%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::190-199       341834      0.09%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::200-209       358208      0.09%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::210-219       401308      0.10%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::220-229      1935096      0.50%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::230-239      1543008      0.40%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::240-249      1079751      0.28%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::250-259       609770      0.16%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::260-269       433826      0.11%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::270-279       301275      0.08%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::280-289       256744      0.07%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::290-299       224161      0.06%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::overflows      5808289      1.50%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::max_value        19850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::total    386959065                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.mmu.dtb.rdAccesses    438829679                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrAccesses    217602835                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.dtb.rdMisses      9573268                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrMisses       933205                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrAccesses    277821683                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrMisses      1045485                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.power_state.numTransitions         2602                       # Number of power state transitions (Count)
board.processor.cores16.core.power_state.ticksClkGated::samples         1302                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores16.core.power_state.ticksClkGated::mean 765806439.745008                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores16.core.power_state.ticksClkGated::stdev 377376011.324268                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores16.core.power_state.ticksClkGated::1000-5e+10         1302    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores16.core.power_state.ticksClkGated::min_value       225109                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores16.core.power_state.ticksClkGated::max_value    998343657                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores16.core.power_state.ticksClkGated::total         1302                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores16.core.power_state.pwrStateResidencyTicks::ON 1340921797662                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.power_state.pwrStateResidencyTicks::CLK_GATED 997079984548                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.rename.squashCycles     10160651                       # Number of cycles rename is squashing (Cycle)
board.processor.cores16.core.rename.idleCycles    474747669                       # Number of cycles rename is idle (Cycle)
board.processor.cores16.core.rename.blockCycles   1905693580                       # Number of cycles rename is blocking (Cycle)
board.processor.cores16.core.rename.serializeStallCycles     57363770                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores16.core.rename.runCycles    465575792                       # Number of cycles rename is running (Cycle)
board.processor.cores16.core.rename.unblockCycles    507655747                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores16.core.rename.renamedInsts   3237847384                       # Number of instructions processed by rename (Count)
board.processor.cores16.core.rename.ROBFullEvents     18901703                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores16.core.rename.IQFullEvents    138184915                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores16.core.rename.LQFullEvents    161775491                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores16.core.rename.SQFullEvents    237201724                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores16.core.rename.fullRegistersEvents          108                       # Number of times there has been no free registers (Count)
board.processor.cores16.core.rename.renamedOperands   3685932312                       # Number of destination operands rename has renamed (Count)
board.processor.cores16.core.rename.lookups   8660783178                       # Number of register rename lookups that rename has made (Count)
board.processor.cores16.core.rename.intLookups   5263360175                       # Number of integer rename lookups (Count)
board.processor.cores16.core.rename.fpLookups    180126840                       # Number of floating rename lookups (Count)
board.processor.cores16.core.rename.committedMaps   3132659956                       # Number of HB maps that are committed (Count)
board.processor.cores16.core.rename.undoneMaps    553272356                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores16.core.rename.serializing       616374                       # count of serializing insts renamed (Count)
board.processor.cores16.core.rename.tempSerializing       616808                       # count of temporary serializing insts renamed (Count)
board.processor.cores16.core.rename.skidInsts    333896320                       # count of insts added to the skid buffer (Count)
board.processor.cores16.core.rob.reads     6328308473                       # The number of ROB reads (Count)
board.processor.cores16.core.rob.writes    6406271182                       # The number of ROB writes (Count)
board.processor.cores16.core.thread_0.numInsts   1447318486                       # Number of Instructions committed (Count)
board.processor.cores16.core.thread_0.numOps   2737176653                       # Number of Ops committed (Count)
board.processor.cores16.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores17.core.numCycles     1654475720                       # Number of cpu cycles simulated (Cycle)
board.processor.cores17.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores17.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores17.core.instsAdded     707876271                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores17.core.nonSpecInstsAdded      2791631                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores17.core.instsIssued    676197842                       # Number of instructions issued (Count)
board.processor.cores17.core.squashedInstsIssued      1402357                       # Number of squashed instructions issued (Count)
board.processor.cores17.core.squashedInstsExamined    137420860                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores17.core.squashedOperandsExamined    148866079                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores17.core.squashedNonSpecRemoved       842819                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores17.core.numIssuedDist::samples    875667871                       # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::mean     0.772208                       # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::stdev     1.687614                       # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::0    674301953     77.00%     77.00% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::1     42547384      4.86%     81.86% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::2     38942700      4.45%     86.31% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::3     30427558      3.47%     89.79% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::4     34951384      3.99%     93.78% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::5     21637664      2.47%     96.25% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::6     18280682      2.09%     98.34% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::7      9823932      1.12%     99.46% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::8      4754614      0.54%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores17.core.numIssuedDist::total    875667871                       # Number of insts issued each cycle (Count)
board.processor.cores17.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::IntAlu      9122041     64.13%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::IntMult            0      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::IntDiv            0      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatAdd            0      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatCmp            0      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatCvt           20      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatMult            0      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatMultAcc            0      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatDiv            0      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatMisc            0      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatSqrt            0      0.00%     64.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdAdd         8841      0.06%     64.19% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdAddAcc            0      0.00%     64.19% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdAlu       987901      6.94%     71.14% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdCmp           42      0.00%     71.14% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdCvt        20706      0.15%     71.28% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdMisc       263323      1.85%     73.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdMult            0      0.00%     73.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdMultAcc            0      0.00%     73.13% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdShift        61491      0.43%     73.56% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdShiftAcc            0      0.00%     73.56% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdDiv            0      0.00%     73.56% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdSqrt            0      0.00%     73.56% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatAdd          475      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatAlu            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatCmp            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatCvt            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatDiv            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatMisc            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatMult           27      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatSqrt            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdReduceAdd            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdReduceAlu            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdReduceCmp            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdAes            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdAesMix            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdSha1Hash            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdSha1Hash2            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdSha256Hash            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdSha256Hash2            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdShaSigma2            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdShaSigma3            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::SimdPredAlu            0      0.00%     73.57% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::MemRead      1259022      8.85%     82.42% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::MemWrite      1303228      9.16%     91.58% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatMemRead       940031      6.61%     98.19% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::FloatMemWrite       257515      1.81%    100.00% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores17.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores17.core.statIssuedInstType_0::No_OpClass      4161910      0.62%      0.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::IntAlu    513532987     75.94%     76.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::IntMult      1827232      0.27%     76.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::IntDiv       397855      0.06%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatAdd       189866      0.03%     76.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatCvt        17803      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatMult            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdAdd       187758      0.03%     76.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdAlu      5837368      0.86%     77.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdCmp        22096      0.00%     77.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdCvt       591419      0.09%     77.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdMisc      1361510      0.20%     78.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdMult            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdShift       251929      0.04%     78.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatAdd        59649      0.01%     78.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatCmp         2452      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatCvt        69052      0.01%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatDiv         5011      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatMult        35236      0.01%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatSqrt           62      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdAes            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::MemRead     89330995     13.21%     91.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::MemWrite     49040604      7.25%     98.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatMemRead      5278753      0.78%     99.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::FloatMemWrite      3996295      0.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.statIssuedInstType_0::total    676197842                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores17.core.issueRate       0.408708                       # Inst issue rate ((Count/Cycle))
board.processor.cores17.core.fuBusy          14224663                       # FU busy when requested (Count)
board.processor.cores17.core.fuBusyRate      0.021036                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores17.core.intInstQueueReads   2200302929                       # Number of integer instruction queue reads (Count)
board.processor.cores17.core.intInstQueueWrites    819363529                       # Number of integer instruction queue writes (Count)
board.processor.cores17.core.intInstQueueWakeupAccesses    642512808                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores17.core.fpInstQueueReads     43387646                       # Number of floating instruction queue reads (Count)
board.processor.cores17.core.fpInstQueueWrites     28950439                       # Number of floating instruction queue writes (Count)
board.processor.cores17.core.fpInstQueueWakeupAccesses     19775532                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores17.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores17.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores17.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores17.core.intAluAccesses    663333771                       # Number of integer alu accesses (Count)
board.processor.cores17.core.fpAluAccesses     22926824                       # Number of floating point alu accesses (Count)
board.processor.cores17.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores17.core.numInsts       668509909                       # Number of executed instructions (Count)
board.processor.cores17.core.numLoadInsts     91844385                       # Number of load instructions executed (Count)
board.processor.cores17.core.numSquashedInsts      5695692                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores17.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores17.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores17.core.numRefs        143537264                       # Number of memory reference insts executed (Count)
board.processor.cores17.core.numBranches     69982690                       # Number of branches executed (Count)
board.processor.cores17.core.numStoreInsts     51692879                       # Number of stores executed (Count)
board.processor.cores17.core.numRate         0.404061                       # Inst execution rate ((Count/Cycle))
board.processor.cores17.core.timesIdled       4373896                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores17.core.idleCycles     778807849                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores17.core.quiesceCycles   5366305202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores17.core.committedInsts    296234632                       # Number of Instructions Simulated (Count)
board.processor.cores17.core.committedOps    573247042                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores17.core.cpi             5.585018                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores17.core.totalCpi        5.585018                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores17.core.ipc             0.179050                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores17.core.totalIpc        0.179050                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores17.core.intRegfileReads    989599340                       # Number of integer regfile reads (Count)
board.processor.cores17.core.intRegfileWrites    520443406                       # Number of integer regfile writes (Count)
board.processor.cores17.core.fpRegfileReads     27124980                       # Number of floating regfile reads (Count)
board.processor.cores17.core.fpRegfileWrites     15558088                       # Number of floating regfile writes (Count)
board.processor.cores17.core.ccRegfileReads    304365032                       # number of cc regfile reads (Count)
board.processor.cores17.core.ccRegfileWrites    211146263                       # number of cc regfile writes (Count)
board.processor.cores17.core.miscRegfileReads    286993232                       # number of misc regfile reads (Count)
board.processor.cores17.core.miscRegfileWrites       563937                       # number of misc regfile writes (Count)
board.processor.cores17.core.MemDepUnit__0.insertedLoads     98035283                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores17.core.MemDepUnit__0.insertedStores     56994321                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores17.core.MemDepUnit__0.conflictingLoads     11111538                       # Number of conflicting loads. (Count)
board.processor.cores17.core.MemDepUnit__0.conflictingStores     12143259                       # Number of conflicting stores. (Count)
board.processor.cores17.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores17.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores17.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores17.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores17.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores17.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores17.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores17.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores17.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores17.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores17.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores17.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores17.core.branchPred.lookups     89038023                       # Number of BP lookups (Count)
board.processor.cores17.core.branchPred.condPredicted     55718075                       # Number of conditional branches predicted (Count)
board.processor.cores17.core.branchPred.condIncorrect      6482915                       # Number of conditional branches incorrect (Count)
board.processor.cores17.core.branchPred.BTBLookups     52035749                       # Number of BTB lookups (Count)
board.processor.cores17.core.branchPred.BTBHits     44490877                       # Number of BTB hits (Count)
board.processor.cores17.core.branchPred.BTBHitRatio     0.855006                       # BTB Hit Ratio (Ratio)
board.processor.cores17.core.branchPred.RASUsed      8959183                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores17.core.branchPred.RASIncorrect       326978                       # Number of incorrect RAS predictions. (Count)
board.processor.cores17.core.branchPred.indirectLookups      2586898                       # Number of indirect predictor lookups. (Count)
board.processor.cores17.core.branchPred.indirectHits       894930                       # Number of indirect target hits. (Count)
board.processor.cores17.core.branchPred.indirectMisses      1691968                       # Number of indirect misses. (Count)
board.processor.cores17.core.branchPred.indirectMispredicted       640853                       # Number of mispredicted indirect branches. (Count)
board.processor.cores17.core.commit.commitSquashedInsts    133800820                       # The number of squashed insts skipped by commit (Count)
board.processor.cores17.core.commit.commitNonSpecStalls      1948812                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores17.core.commit.branchMispredicts      5472908                       # The number of times a branch was mispredicted (Count)
board.processor.cores17.core.commit.numCommittedDist::samples    853871751                       # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::mean     0.671350                       # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::stdev     1.802176                       # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::0    701584886     82.17%     82.17% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::1     37139853      4.35%     86.51% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::2     24324519      2.85%     89.36% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::3     26098295      3.06%     92.42% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::4     18939699      2.22%     94.64% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::5      6483889      0.76%     95.40% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::6      4845602      0.57%     95.96% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::7      3728651      0.44%     96.40% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::8     30726357      3.60%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.numCommittedDist::total    853871751                       # Number of insts commited each cycle (Count)
board.processor.cores17.core.commit.instsCommitted    296234632                       # Number of instructions committed (Count)
board.processor.cores17.core.commit.opsCommitted    573247042                       # Number of ops (including micro ops) committed (Count)
board.processor.cores17.core.commit.memRefs    119246348                       # Number of memory references committed (Count)
board.processor.cores17.core.commit.loads     77304822                       # Number of loads committed (Count)
board.processor.cores17.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores17.core.commit.membars       955420                       # Number of memory barriers committed (Count)
board.processor.cores17.core.commit.branches     62730515                       # Number of branches committed (Count)
board.processor.cores17.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores17.core.commit.floating     14048215                       # Number of committed floating point instructions. (Count)
board.processor.cores17.core.commit.integer    553923852                       # Number of committed integer instructions. (Count)
board.processor.cores17.core.commit.functionCalls      6564823                       # Number of function calls committed. (Count)
board.processor.cores17.core.commit.committedInstType_0::No_OpClass       421545      0.07%      0.07% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::IntAlu    443187378     77.31%     77.39% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::IntMult      1797968      0.31%     77.70% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::IntDiv       370934      0.06%     77.76% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatAdd       128002      0.02%     77.79% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatCvt        16544      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatMult            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.79% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdAdd       168028      0.03%     77.82% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.82% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdAlu      5689893      0.99%     78.81% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdCmp        21102      0.00%     78.81% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdCvt       521682      0.09%     78.91% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdMisc      1299520      0.23%     79.13% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdMult            0      0.00%     79.13% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.13% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdShift       229074      0.04%     79.17% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.17% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.17% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatAdd        52828      0.01%     79.18% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.18% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatCmp         2421      0.00%     79.18% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatCvt        58937      0.01%     79.19% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatDiv         4112      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.19% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatMult        30682      0.01%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatSqrt           44      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdAes            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.20% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::MemRead     75127606     13.11%     92.30% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::MemWrite     40730963      7.11%     99.41% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatMemRead      2177216      0.38%     99.79% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::FloatMemWrite      1210563      0.21%    100.00% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores17.core.commit.committedInstType_0::total    573247042                       # Class of committed instruction (Count)
board.processor.cores17.core.commit.commitEligibleSamples     30726357                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores17.core.decode.idleCycles    303979197                       # Number of cycles decode is idle (Cycle)
board.processor.cores17.core.decode.blockedCycles    445826453                       # Number of cycles decode is blocked (Cycle)
board.processor.cores17.core.decode.runCycles    103598976                       # Number of cycles decode is running (Cycle)
board.processor.cores17.core.decode.unblockCycles     16365775                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores17.core.decode.squashCycles      5897470                       # Number of cycles decode is squashing (Cycle)
board.processor.cores17.core.decode.branchResolved     42640252                       # Number of times decode resolved a branch (Count)
board.processor.cores17.core.decode.branchMispred      2519315                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores17.core.decode.decodedInsts    742937682                       # Number of instructions handled by decode (Count)
board.processor.cores17.core.decode.squashedInsts     12601186                       # Number of squashed instructions handled by decode (Count)
board.processor.cores17.core.fetch.icacheStallCycles    291633137                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores17.core.fetch.insts    412057250                       # Number of instructions fetch has processed (Count)
board.processor.cores17.core.fetch.branches     89038023                       # Number of branches that fetch encountered (Count)
board.processor.cores17.core.fetch.predictedBranches     54344990                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores17.core.fetch.cycles    524597742                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores17.core.fetch.squashCycles     16780740                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores17.core.fetch.tlbCycles     35204684                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores17.core.fetch.miscStallCycles      3073712                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores17.core.fetch.pendingTrapStallCycles     11878405                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores17.core.fetch.pendingQuiesceStallCycles       270000                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores17.core.fetch.icacheWaitRetryStallCycles       619821                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores17.core.fetch.cacheLines     51635590                       # Number of cache lines fetched (Count)
board.processor.cores17.core.fetch.icacheSquashes      2968457                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores17.core.fetch.tlbSquashes       167807                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores17.core.fetch.nisnDist::samples    875667871                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::mean     0.926326                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::stdev     2.358451                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::0    739079930     84.40%     84.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::1      9279321      1.06%     85.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::2      7339918      0.84%     86.30% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::3     10919018      1.25%     87.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::4     16564419      1.89%     89.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::5     10588430      1.21%     90.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::6      6556300      0.75%     91.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::7      6824073      0.78%     92.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::8     68516462      7.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.nisnDist::total    875667871                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores17.core.fetch.branchRate     0.053816                       # Number of branch fetches per cycle (Ratio)
board.processor.cores17.core.fetch.rate      0.249056                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores17.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores17.core.iew.squashCycles      5897470                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores17.core.iew.blockCycles    118478857                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores17.core.iew.unblockCycles     38389386                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores17.core.iew.dispatchedInsts    710667902                       # Number of instructions dispatched to IQ (Count)
board.processor.cores17.core.iew.dispSquashedInsts       559242                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores17.core.iew.dispLoadInsts     98035283                       # Number of dispatched load instructions (Count)
board.processor.cores17.core.iew.dispStoreInsts     56994321                       # Number of dispatched store instructions (Count)
board.processor.cores17.core.iew.dispNonSpecInsts      1290471                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores17.core.iew.iqFullEvents       632843                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores17.core.iew.lsqFullEvents     37369982                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores17.core.iew.memOrderViolationEvents       235148                       # Number of memory order violations (Count)
board.processor.cores17.core.iew.predictedTakenIncorrect      1224743                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores17.core.iew.predictedNotTakenIncorrect      4730433                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores17.core.iew.branchMispredicts      5955176                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores17.core.iew.instsToCommit    666435692                       # Cumulative count of insts sent to commit (Count)
board.processor.cores17.core.iew.writebackCount    662288340                       # Cumulative count of insts written-back (Count)
board.processor.cores17.core.iew.producerInst    468930725                       # Number of instructions producing a value (Count)
board.processor.cores17.core.iew.consumerInst    775242975                       # Number of instructions consuming a value (Count)
board.processor.cores17.core.iew.wbRate      0.400301                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores17.core.iew.wbFanout     0.604882                       # Average fanout of values written-back ((Count/Count))
board.processor.cores17.core.lsq0.forwLoads     13180104                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores17.core.lsq0.squashedLoads     20730461                       # Number of loads squashed (Count)
board.processor.cores17.core.lsq0.ignoredResponses        61750                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores17.core.lsq0.memOrderViolation       235148                       # Number of memory ordering violations (Count)
board.processor.cores17.core.lsq0.squashedStores     15052795                       # Number of stores squashed (Count)
board.processor.cores17.core.lsq0.rescheduledLoads        58552                       # Number of loads that were rescheduled (Count)
board.processor.cores17.core.lsq0.blockedByCache        81490                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores17.core.lsq0.loadToUse::samples     77207251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::mean    18.127494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::stdev    84.326117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::0-9     72212824     93.53%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::10-19       552256      0.72%     94.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::20-29       483227      0.63%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::30-39        48163      0.06%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::40-49        30268      0.04%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::50-59        73171      0.09%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::60-69        29287      0.04%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::70-79        11720      0.02%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::80-89        11470      0.01%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::90-99        30224      0.04%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::100-109        13704      0.02%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::110-119        13676      0.02%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::120-129        17050      0.02%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::130-139       283513      0.37%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::140-149       303363      0.39%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::150-159        78885      0.10%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::160-169        60281      0.08%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::170-179        51603      0.07%     96.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::180-189       100738      0.13%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::190-199        61674      0.08%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::200-209        59957      0.08%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::210-219        74482      0.10%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::220-229       352935      0.46%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::230-239       283235      0.37%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::240-249       214850      0.28%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::250-259       147271      0.19%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::260-269       120275      0.16%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::270-279       102065      0.13%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::280-289        93108      0.12%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::290-299        83681      0.11%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::overflows      1208295      1.57%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::max_value        18366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.lsq0.loadToUse::total     77207251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores17.core.mmu.dtb.rdAccesses     93303382                       # TLB accesses on read requests (Count)
board.processor.cores17.core.mmu.dtb.wrAccesses     52213130                       # TLB accesses on write requests (Count)
board.processor.cores17.core.mmu.dtb.rdMisses      1461103                       # TLB misses on read requests (Count)
board.processor.cores17.core.mmu.dtb.wrMisses       545102                       # TLB misses on write requests (Count)
board.processor.cores17.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores17.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores17.core.mmu.itb.wrAccesses     53928805                       # TLB accesses on write requests (Count)
board.processor.cores17.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores17.core.mmu.itb.wrMisses      1544437                       # TLB misses on write requests (Count)
board.processor.cores17.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores17.core.power_state.numTransitions        11560                       # Number of power state transitions (Count)
board.processor.cores17.core.power_state.ticksClkGated::samples         5781                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores17.core.power_state.ticksClkGated::mean 309126982.889811                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores17.core.power_state.ticksClkGated::stdev 296806980.181899                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores17.core.power_state.ticksClkGated::1000-5e+10         5781    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores17.core.power_state.ticksClkGated::min_value        68931                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores17.core.power_state.ticksClkGated::max_value    998559774                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores17.core.power_state.ticksClkGated::total         5781                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores17.core.power_state.pwrStateResidencyTicks::ON 550939789028                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores17.core.power_state.pwrStateResidencyTicks::CLK_GATED 1787063088086                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores17.core.rename.squashCycles      5897470                       # Number of cycles rename is squashing (Cycle)
board.processor.cores17.core.rename.idleCycles    313027394                       # Number of cycles rename is idle (Cycle)
board.processor.cores17.core.rename.blockCycles    228924487                       # Number of cycles rename is blocking (Cycle)
board.processor.cores17.core.rename.serializeStallCycles     99881818                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores17.core.rename.runCycles    109948409                       # Number of cycles rename is running (Cycle)
board.processor.cores17.core.rename.unblockCycles    117988293                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores17.core.rename.renamedInsts    727719117                       # Number of instructions processed by rename (Count)
board.processor.cores17.core.rename.ROBFullEvents      3712078                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores17.core.rename.IQFullEvents     23579022                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores17.core.rename.LQFullEvents     14642863                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores17.core.rename.SQFullEvents     76737577                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores17.core.rename.fullRegistersEvents          293                       # Number of times there has been no free registers (Count)
board.processor.cores17.core.rename.renamedOperands    814952487                       # Number of destination operands rename has renamed (Count)
board.processor.cores17.core.rename.lookups   1788140264                       # Number of register rename lookups that rename has made (Count)
board.processor.cores17.core.rename.intLookups   1096321283                       # Number of integer rename lookups (Count)
board.processor.cores17.core.rename.fpLookups     29247996                       # Number of floating rename lookups (Count)
board.processor.cores17.core.rename.committedMaps    659287124                       # Number of HB maps that are committed (Count)
board.processor.cores17.core.rename.undoneMaps    155665363                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores17.core.rename.serializing       898878                       # count of serializing insts renamed (Count)
board.processor.cores17.core.rename.tempSerializing       891144                       # count of temporary serializing insts renamed (Count)
board.processor.cores17.core.rename.skidInsts     83704980                       # count of insts added to the skid buffer (Count)
board.processor.cores17.core.rob.reads     1527919543                       # The number of ROB reads (Count)
board.processor.cores17.core.rob.writes    1435998798                       # The number of ROB writes (Count)
board.processor.cores17.core.thread_0.numInsts    296234632                       # Number of Instructions committed (Count)
board.processor.cores17.core.thread_0.numOps    573247042                       # Number of Ops committed (Count)
board.processor.cores17.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores18.core.numCycles     1471642830                       # Number of cpu cycles simulated (Cycle)
board.processor.cores18.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores18.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores18.core.instsAdded     644406220                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores18.core.nonSpecInstsAdded      2253284                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores18.core.instsIssued    612244114                       # Number of instructions issued (Count)
board.processor.cores18.core.squashedInstsIssued      1364407                       # Number of squashed instructions issued (Count)
board.processor.cores18.core.squashedInstsExamined    142465629                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores18.core.squashedOperandsExamined    149166730                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores18.core.squashedNonSpecRemoved       723705                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores18.core.numIssuedDist::samples    813129301                       # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::mean     0.752948                       # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::stdev     1.674644                       # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::0    629989065     77.48%     77.48% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::1     39294265      4.83%     82.31% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::2     36324705      4.47%     86.78% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::3     27874201      3.43%     90.20% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::4     31255894      3.84%     94.05% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::5     18388041      2.26%     96.31% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::6     15281762      1.88%     98.19% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::7      9747461      1.20%     99.39% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::8      4973907      0.61%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores18.core.numIssuedDist::total    813129301                       # Number of insts issued each cycle (Count)
board.processor.cores18.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::IntAlu      6349783     49.29%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::IntMult            4      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::IntDiv            0      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatAdd            0      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatCmp            0      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatCvt           29      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatMult            0      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatMultAcc            0      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatDiv            0      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatMisc            0      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatSqrt            0      0.00%     49.29% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdAdd        12112      0.09%     49.39% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdAddAcc            0      0.00%     49.39% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdAlu      1385138     10.75%     60.14% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdCmp          105      0.00%     60.14% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdCvt        27230      0.21%     60.35% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdMisc       370234      2.87%     63.23% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdMult            0      0.00%     63.23% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdMultAcc            0      0.00%     63.23% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdShift        93992      0.73%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdShiftAcc            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdDiv            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdSqrt            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatAdd          435      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatAlu            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatCmp            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatCvt            1      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatDiv            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatMisc            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatMult           34      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatMultAcc            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatSqrt            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdReduceAdd            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdReduceAlu            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdReduceCmp            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdAes            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdAesMix            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdSha1Hash            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdSha1Hash2            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdSha256Hash            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdSha256Hash2            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdShaSigma2            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdShaSigma3            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::SimdPredAlu            0      0.00%     63.96% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::MemRead      1364670     10.59%     74.56% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::MemWrite      1524892     11.84%     86.39% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatMemRead      1349160     10.47%     96.87% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::FloatMemWrite       403594      3.13%    100.00% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores18.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores18.core.statIssuedInstType_0::No_OpClass      4872385      0.80%      0.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::IntAlu    457298426     74.69%     75.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::IntMult      2035456      0.33%     75.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::IntDiv       416725      0.07%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatAdd       185315      0.03%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatCvt        22558      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatMult            3      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdAdd       182959      0.03%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdAlu      7671320      1.25%     77.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdCmp        28742      0.00%     77.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdCvt       573008      0.09%     77.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdMisc      1615826      0.26%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdMult            0      0.00%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdShift       314072      0.05%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatAdd        56095      0.01%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatCmp         2270      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatCvt        80953      0.01%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatDiv         4450      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatMult        31181      0.01%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatSqrt           99      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdAes            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::MemRead     77919513     12.73%     90.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::MemWrite     46490395      7.59%     97.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatMemRead      6841997      1.12%     99.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::FloatMemWrite      5600366      0.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.statIssuedInstType_0::total    612244114                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores18.core.issueRate       0.416028                       # Inst issue rate ((Count/Cycle))
board.processor.cores18.core.fuBusy          12881413                       # FU busy when requested (Count)
board.processor.cores18.core.fuBusyRate      0.021040                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores18.core.intInstQueueReads   1995299539                       # Number of integer instruction queue reads (Count)
board.processor.cores18.core.intInstQueueWrites    751428321                       # Number of integer instruction queue writes (Count)
board.processor.cores18.core.intInstQueueWakeupAccesses    571710631                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores18.core.fpInstQueueReads     56563810                       # Number of floating instruction queue reads (Count)
board.processor.cores18.core.fpInstQueueWrites     37956731                       # Number of floating instruction queue writes (Count)
board.processor.cores18.core.fpInstQueueWakeupAccesses     25715800                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores18.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores18.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores18.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores18.core.intAluAccesses    590190890                       # Number of integer alu accesses (Count)
board.processor.cores18.core.fpAluAccesses     30062252                       # Number of floating point alu accesses (Count)
board.processor.cores18.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores18.core.numInsts       604519276                       # Number of executed instructions (Count)
board.processor.cores18.core.numLoadInsts     82013643                       # Number of load instructions executed (Count)
board.processor.cores18.core.numSquashedInsts      5695266                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores18.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores18.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores18.core.numRefs        132740766                       # Number of memory reference insts executed (Count)
board.processor.cores18.core.numBranches     62499400                       # Number of branches executed (Count)
board.processor.cores18.core.numStoreInsts     50727123                       # Number of stores executed (Count)
board.processor.cores18.core.numRate         0.410779                       # Inst execution rate ((Count/Cycle))
board.processor.cores18.core.timesIdled       3562252                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores18.core.idleCycles     658513529                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores18.core.quiesceCycles   5549204571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores18.core.committedInsts    259239480                       # Number of Instructions Simulated (Count)
board.processor.cores18.core.committedOps    504193875                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores18.core.cpi             5.676770                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores18.core.totalCpi        5.676770                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores18.core.ipc             0.176157                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores18.core.totalIpc        0.176157                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores18.core.intRegfileReads    895338273                       # Number of integer regfile reads (Count)
board.processor.cores18.core.intRegfileWrites    463194522                       # Number of integer regfile writes (Count)
board.processor.cores18.core.fpRegfileReads     34708697                       # Number of floating regfile reads (Count)
board.processor.cores18.core.fpRegfileWrites     19955651                       # Number of floating regfile writes (Count)
board.processor.cores18.core.ccRegfileReads    279816869                       # number of cc regfile reads (Count)
board.processor.cores18.core.ccRegfileWrites    179294610                       # number of cc regfile writes (Count)
board.processor.cores18.core.miscRegfileReads    258699707                       # number of misc regfile reads (Count)
board.processor.cores18.core.miscRegfileWrites       414578                       # number of misc regfile writes (Count)
board.processor.cores18.core.MemDepUnit__0.insertedLoads     88169006                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores18.core.MemDepUnit__0.insertedStores     56310150                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores18.core.MemDepUnit__0.conflictingLoads      9292579                       # Number of conflicting loads. (Count)
board.processor.cores18.core.MemDepUnit__0.conflictingStores     10808756                       # Number of conflicting stores. (Count)
board.processor.cores18.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores18.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores18.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores18.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores18.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores18.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores18.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores18.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores18.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores18.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores18.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores18.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores18.core.branchPred.lookups     80530285                       # Number of BP lookups (Count)
board.processor.cores18.core.branchPred.condPredicted     51433418                       # Number of conditional branches predicted (Count)
board.processor.cores18.core.branchPred.condIncorrect      5948734                       # Number of conditional branches incorrect (Count)
board.processor.cores18.core.branchPred.BTBLookups     46329285                       # Number of BTB lookups (Count)
board.processor.cores18.core.branchPred.BTBHits     39458542                       # Number of BTB hits (Count)
board.processor.cores18.core.branchPred.BTBHitRatio     0.851698                       # BTB Hit Ratio (Ratio)
board.processor.cores18.core.branchPred.RASUsed      8659565                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores18.core.branchPred.RASIncorrect       232565                       # Number of incorrect RAS predictions. (Count)
board.processor.cores18.core.branchPred.indirectLookups      2609297                       # Number of indirect predictor lookups. (Count)
board.processor.cores18.core.branchPred.indirectHits       916221                       # Number of indirect target hits. (Count)
board.processor.cores18.core.branchPred.indirectMisses      1693076                       # Number of indirect misses. (Count)
board.processor.cores18.core.branchPred.indirectMispredicted       601902                       # Number of mispredicted indirect branches. (Count)
board.processor.cores18.core.commit.commitSquashedInsts    137693182                       # The number of squashed insts skipped by commit (Count)
board.processor.cores18.core.commit.commitNonSpecStalls      1529579                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores18.core.commit.branchMispredicts      5256910                       # The number of times a branch was mispredicted (Count)
board.processor.cores18.core.commit.numCommittedDist::samples    790794253                       # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::mean     0.637579                       # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::stdev     1.760933                       # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::0    656952792     83.08%     83.08% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::1     32742239      4.14%     87.22% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::2     21114808      2.67%     89.89% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::3     22424797      2.84%     92.72% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::4     16814768      2.13%     94.85% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::5      6357672      0.80%     95.65% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::6      4401153      0.56%     96.21% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::7      3394913      0.43%     96.64% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::8     26591111      3.36%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.numCommittedDist::total    790794253                       # Number of insts commited each cycle (Count)
board.processor.cores18.core.commit.instsCommitted    259239480                       # Number of instructions committed (Count)
board.processor.cores18.core.commit.opsCommitted    504193875                       # Number of ops (including micro ops) committed (Count)
board.processor.cores18.core.commit.memRefs    105096002                       # Number of memory references committed (Count)
board.processor.cores18.core.commit.loads     65958960                       # Number of loads committed (Count)
board.processor.cores18.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores18.core.commit.membars       762299                       # Number of memory barriers committed (Count)
board.processor.cores18.core.commit.branches     55156797                       # Number of branches committed (Count)
board.processor.cores18.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores18.core.commit.floating     17541747                       # Number of committed floating point instructions. (Count)
board.processor.cores18.core.commit.integer    484922302                       # Number of committed integer instructions. (Count)
board.processor.cores18.core.commit.functionCalls      6319374                       # Number of function calls committed. (Count)
board.processor.cores18.core.commit.committedInstType_0::No_OpClass       416458      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::IntAlu    385901525     76.54%     76.62% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::IntMult      2009698      0.40%     77.02% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::IntDiv       386570      0.08%     77.10% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatAdd       126704      0.03%     77.12% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.12% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatCvt        19952      0.00%     77.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatMult            0      0.00%     77.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdAdd       165874      0.03%     77.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdAlu      7532475      1.49%     78.65% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdCmp        27200      0.01%     78.66% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdCvt       509726      0.10%     78.76% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdMisc      1554931      0.31%     79.07% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdMult            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.07% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdShift       295157      0.06%     79.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.13% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatAdd        50237      0.01%     79.14% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.14% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatCmp         2218      0.00%     79.14% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatCvt        68256      0.01%     79.15% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatDiv         3686      0.00%     79.15% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.15% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatMult        27129      0.01%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatSqrt           77      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdAes            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.16% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::MemRead     63458706     12.59%     91.74% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::MemWrite     37647142      7.47%     99.21% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatMemRead      2500254      0.50%     99.70% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::FloatMemWrite      1489900      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores18.core.commit.committedInstType_0::total    504193875                       # Class of committed instruction (Count)
board.processor.cores18.core.commit.commitEligibleSamples     26591111                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores18.core.decode.idleCycles    273037274                       # Number of cycles decode is idle (Cycle)
board.processor.cores18.core.decode.blockedCycles    425357633                       # Number of cycles decode is blocked (Cycle)
board.processor.cores18.core.decode.runCycles     94758147                       # Number of cycles decode is running (Cycle)
board.processor.cores18.core.decode.unblockCycles     14217601                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores18.core.decode.squashCycles      5758646                       # Number of cycles decode is squashing (Cycle)
board.processor.cores18.core.decode.branchResolved     37990378                       # Number of times decode resolved a branch (Count)
board.processor.cores18.core.decode.branchMispred      2243277                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores18.core.decode.decodedInsts    678570728                       # Number of instructions handled by decode (Count)
board.processor.cores18.core.decode.squashedInsts     11142117                       # Number of squashed instructions handled by decode (Count)
board.processor.cores18.core.fetch.icacheStallCycles    256595915                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores18.core.fetch.insts    374407063                       # Number of instructions fetch has processed (Count)
board.processor.cores18.core.fetch.branches     80530285                       # Number of branches that fetch encountered (Count)
board.processor.cores18.core.fetch.predictedBranches     49034328                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores18.core.fetch.cycles    496417712                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores18.core.fetch.squashCycles     15954032                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores18.core.fetch.tlbCycles     37508333                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores18.core.fetch.miscStallCycles      1460721                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores18.core.fetch.pendingTrapStallCycles     12338163                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores18.core.fetch.pendingQuiesceStallCycles       142961                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores18.core.fetch.icacheWaitRetryStallCycles       688480                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores18.core.fetch.cacheLines     49994147                       # Number of cache lines fetched (Count)
board.processor.cores18.core.fetch.icacheSquashes      2747988                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores18.core.fetch.tlbSquashes       159475                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores18.core.fetch.nisnDist::samples    813129301                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::mean     0.913143                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::stdev     2.348983                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::0    689045472     84.74%     84.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::1      8388240      1.03%     85.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::2      6910068      0.85%     86.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::3      8004325      0.98%     87.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::4     15644121      1.92%     89.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::5      9143665      1.12%     90.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::6      6745210      0.83%     91.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::7      6469627      0.80%     92.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::8     62778573      7.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.nisnDist::total    813129301                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores18.core.fetch.branchRate     0.054721                       # Number of branch fetches per cycle (Ratio)
board.processor.cores18.core.fetch.rate      0.254414                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores18.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores18.core.iew.squashCycles      5758646                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores18.core.iew.blockCycles    109990012                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores18.core.iew.unblockCycles     44588065                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores18.core.iew.dispatchedInsts    646659504                       # Number of instructions dispatched to IQ (Count)
board.processor.cores18.core.iew.dispSquashedInsts       533665                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores18.core.iew.dispLoadInsts     88169006                       # Number of dispatched load instructions (Count)
board.processor.cores18.core.iew.dispStoreInsts     56310150                       # Number of dispatched store instructions (Count)
board.processor.cores18.core.iew.dispNonSpecInsts      1034995                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores18.core.iew.iqFullEvents       563614                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores18.core.iew.lsqFullEvents     43723200                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores18.core.iew.memOrderViolationEvents       269285                       # Number of memory order violations (Count)
board.processor.cores18.core.iew.predictedTakenIncorrect      1119341                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores18.core.iew.predictedNotTakenIncorrect      4606818                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores18.core.iew.branchMispredicts      5726159                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores18.core.iew.instsToCommit    602395456                       # Cumulative count of insts sent to commit (Count)
board.processor.cores18.core.iew.writebackCount    597426431                       # Cumulative count of insts written-back (Count)
board.processor.cores18.core.iew.producerInst    417178174                       # Number of instructions producing a value (Count)
board.processor.cores18.core.iew.consumerInst    700356410                       # Number of instructions consuming a value (Count)
board.processor.cores18.core.iew.wbRate      0.405959                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores18.core.iew.wbFanout     0.595666                       # Average fanout of values written-back ((Count/Count))
board.processor.cores18.core.lsq0.forwLoads     11549555                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores18.core.lsq0.squashedLoads     22210046                       # Number of loads squashed (Count)
board.processor.cores18.core.lsq0.ignoredResponses        62072                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores18.core.lsq0.memOrderViolation       269285                       # Number of memory ordering violations (Count)
board.processor.cores18.core.lsq0.squashedStores     17173108                       # Number of stores squashed (Count)
board.processor.cores18.core.lsq0.rescheduledLoads        65505                       # Number of loads that were rescheduled (Count)
board.processor.cores18.core.lsq0.blockedByCache        96407                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores18.core.lsq0.loadToUse::samples     65800867                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::mean    20.027113                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::stdev    90.638129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::0-9     61400665     93.31%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::10-19       560435      0.85%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::20-29       249748      0.38%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::30-39        53827      0.08%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::40-49        35474      0.05%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::50-59        71427      0.11%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::60-69        31380      0.05%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::70-79        12852      0.02%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::80-89        12838      0.02%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::90-99        15455      0.02%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::100-109        19032      0.03%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::110-119        19037      0.03%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::120-129        23758      0.04%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::130-139        42926      0.07%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::140-149       192935      0.29%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::150-159        78895      0.12%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::160-169        59314      0.09%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::170-179        44970      0.07%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::180-189        79961      0.12%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::190-199        64918      0.10%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::200-209        65030      0.10%     95.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::210-219        76299      0.12%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::220-229       295099      0.45%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::230-239       270202      0.41%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::240-249       208682      0.32%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::250-259       151477      0.23%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::260-269       123573      0.19%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::270-279       106260      0.16%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::280-289        98508      0.15%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::290-299        87957      0.13%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::overflows      1247933      1.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::max_value        18112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.lsq0.loadToUse::total     65800867                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores18.core.mmu.dtb.rdAccesses     83573714                       # TLB accesses on read requests (Count)
board.processor.cores18.core.mmu.dtb.wrAccesses     51288488                       # TLB accesses on write requests (Count)
board.processor.cores18.core.mmu.dtb.rdMisses      1472319                       # TLB misses on read requests (Count)
board.processor.cores18.core.mmu.dtb.wrMisses       569968                       # TLB misses on write requests (Count)
board.processor.cores18.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores18.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores18.core.mmu.itb.wrAccesses     52315396                       # TLB accesses on write requests (Count)
board.processor.cores18.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores18.core.mmu.itb.wrMisses      1557909                       # TLB misses on write requests (Count)
board.processor.cores18.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores18.core.power_state.numTransitions         5488                       # Number of power state transitions (Count)
board.processor.cores18.core.power_state.ticksClkGated::samples         2745                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores18.core.power_state.ticksClkGated::mean 673204072.087067                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores18.core.power_state.ticksClkGated::stdev 413868446.188395                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores18.core.power_state.ticksClkGated::1000-5e+10         2745    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores18.core.power_state.ticksClkGated::min_value       123211                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores18.core.power_state.ticksClkGated::max_value    998774226                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores18.core.power_state.ticksClkGated::total         2745                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores18.core.power_state.pwrStateResidencyTicks::ON 490056430838                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores18.core.power_state.pwrStateResidencyTicks::CLK_GATED 1847945177879                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores18.core.rename.squashCycles      5758646                       # Number of cycles rename is squashing (Cycle)
board.processor.cores18.core.rename.idleCycles    280787274                       # Number of cycles rename is idle (Cycle)
board.processor.cores18.core.rename.blockCycles    233372078                       # Number of cycles rename is blocking (Cycle)
board.processor.cores18.core.rename.serializeStallCycles     70465696                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores18.core.rename.runCycles    100223072                       # Number of cycles rename is running (Cycle)
board.processor.cores18.core.rename.unblockCycles    122522535                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores18.core.rename.renamedInsts    663733878                       # Number of instructions processed by rename (Count)
board.processor.cores18.core.rename.ROBFullEvents      3933196                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores18.core.rename.IQFullEvents     21466933                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores18.core.rename.LQFullEvents     15125705                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores18.core.rename.SQFullEvents     83925874                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores18.core.rename.fullRegistersEvents          267                       # Number of times there has been no free registers (Count)
board.processor.cores18.core.rename.renamedOperands    730020944                       # Number of destination operands rename has renamed (Count)
board.processor.cores18.core.rename.lookups   1648384505                       # Number of register rename lookups that rename has made (Count)
board.processor.cores18.core.rename.intLookups   1002096797                       # Number of integer rename lookups (Count)
board.processor.cores18.core.rename.fpLookups     37068667                       # Number of floating rename lookups (Count)
board.processor.cores18.core.rename.committedMaps    570447693                       # Number of HB maps that are committed (Count)
board.processor.cores18.core.rename.undoneMaps    159573251                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores18.core.rename.serializing       652537                       # count of serializing insts renamed (Count)
board.processor.cores18.core.rename.tempSerializing       651864                       # count of temporary serializing insts renamed (Count)
board.processor.cores18.core.rename.skidInsts     72759934                       # count of insts added to the skid buffer (Count)
board.processor.cores18.core.rob.reads     1402988010                       # The number of ROB reads (Count)
board.processor.cores18.core.rob.writes    1306215693                       # The number of ROB writes (Count)
board.processor.cores18.core.thread_0.numInsts    259239480                       # Number of Instructions committed (Count)
board.processor.cores18.core.thread_0.numOps    504193875                       # Number of Ops committed (Count)
board.processor.cores18.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores19.core.numCycles     1425799066                       # Number of cpu cycles simulated (Cycle)
board.processor.cores19.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores19.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores19.core.instsAdded     634793047                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores19.core.nonSpecInstsAdded      2082738                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores19.core.instsIssued    603604790                       # Number of instructions issued (Count)
board.processor.cores19.core.squashedInstsIssued      1388712                       # Number of squashed instructions issued (Count)
board.processor.cores19.core.squashedInstsExamined    133021725                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores19.core.squashedOperandsExamined    143739177                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores19.core.squashedNonSpecRemoved       676095                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores19.core.numIssuedDist::samples    804045744                       # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::mean     0.750710                       # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::stdev     1.668139                       # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::0    623449507     77.54%     77.54% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::1     37456717      4.66%     82.20% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::2     36363149      4.52%     86.72% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::3     28579175      3.55%     90.27% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::4     31649132      3.94%     94.21% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::5     17560964      2.18%     96.39% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::6     14521446      1.81%     98.20% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::7      9571006      1.19%     99.39% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::8      4894648      0.61%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores19.core.numIssuedDist::total    804045744                       # Number of insts issued each cycle (Count)
board.processor.cores19.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::IntAlu      5778672     53.42%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::IntMult            0      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::IntDiv            0      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatAdd            0      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatCmp            0      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatCvt           20      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatMult            0      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatMultAcc            0      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatDiv            0      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatMisc            0      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatSqrt            0      0.00%     53.42% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdAdd         6306      0.06%     53.48% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdAddAcc            0      0.00%     53.48% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdAlu       921554      8.52%     62.00% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdCmp           87      0.00%     62.00% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdCvt        18851      0.17%     62.18% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdMisc       244740      2.26%     64.44% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdMult            0      0.00%     64.44% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdMultAcc            0      0.00%     64.44% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdShift        55270      0.51%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdShiftAcc            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdDiv            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdSqrt            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatAdd          480      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatAlu            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatCmp            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatCvt            1      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatDiv            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatMisc            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatMult           41      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatMultAcc            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatSqrt            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdReduceAdd            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdReduceAlu            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdReduceCmp            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdAes            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdAesMix            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdSha1Hash            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdSha1Hash2            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdSha256Hash            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdSha256Hash2            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdShaSigma2            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdShaSigma3            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::SimdPredAlu            0      0.00%     64.95% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::MemRead      1234868     11.42%     76.37% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::MemWrite      1260898     11.66%     88.03% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatMemRead      1018180      9.41%     97.44% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::FloatMemWrite       276934      2.56%    100.00% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores19.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores19.core.statIssuedInstType_0::No_OpClass      4235093      0.70%      0.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::IntAlu    450804040     74.69%     75.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::IntMult      3107866      0.51%     75.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::IntDiv       365086      0.06%     75.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatAdd       193876      0.03%     75.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatCvt        18587      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdAdd       196556      0.03%     76.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdAlu      5997717      0.99%     77.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdCmp        27326      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdCvt       615872      0.10%     77.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdMisc      1392619      0.23%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdMult            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdShift       236415      0.04%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatAdd        58958      0.01%     77.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatCmp         2420      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatCvt        66527      0.01%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatDiv         5142      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatMult        35196      0.01%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatSqrt           50      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdAes            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::MemRead     78957809     13.08%     90.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::MemWrite     47197767      7.82%     98.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatMemRead      5907242      0.98%     99.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::FloatMemWrite      4182626      0.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.statIssuedInstType_0::total    603604790                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores19.core.issueRate       0.423345                       # Inst issue rate ((Count/Cycle))
board.processor.cores19.core.fuBusy          10816902                       # FU busy when requested (Count)
board.processor.cores19.core.fuBusyRate      0.017921                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores19.core.intInstQueueReads   1978213706                       # Number of integer instruction queue reads (Count)
board.processor.cores19.core.intInstQueueWrites    739883217                       # Number of integer instruction queue writes (Count)
board.processor.cores19.core.intInstQueueWakeupAccesses    569315579                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores19.core.fpInstQueueReads     45247232                       # Number of floating instruction queue reads (Count)
board.processor.cores19.core.fpInstQueueWrites     30242660                       # Number of floating instruction queue writes (Count)
board.processor.cores19.core.fpInstQueueWakeupAccesses     20687431                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores19.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores19.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores19.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores19.core.intAluAccesses    586329968                       # Number of integer alu accesses (Count)
board.processor.cores19.core.fpAluAccesses     23856631                       # Number of floating point alu accesses (Count)
board.processor.cores19.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores19.core.numInsts       596176182                       # Number of executed instructions (Count)
board.processor.cores19.core.numLoadInsts     82158766                       # Number of load instructions executed (Count)
board.processor.cores19.core.numSquashedInsts      5421503                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores19.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores19.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores19.core.numRefs        132217965                       # Number of memory reference insts executed (Count)
board.processor.cores19.core.numBranches     57842819                       # Number of branches executed (Count)
board.processor.cores19.core.numStoreInsts     50059199                       # Number of stores executed (Count)
board.processor.cores19.core.numRate         0.418135                       # Inst execution rate ((Count/Cycle))
board.processor.cores19.core.timesIdled       3327536                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores19.core.idleCycles     621753322                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores19.core.quiesceCycles   5594944634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores19.core.committedInsts    263440848                       # Number of Instructions Simulated (Count)
board.processor.cores19.core.committedOps    503854060                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores19.core.cpi             5.412217                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores19.core.totalCpi        5.412217                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores19.core.ipc             0.184767                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores19.core.totalIpc        0.184767                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores19.core.intRegfileReads    906634387                       # Number of integer regfile reads (Count)
board.processor.cores19.core.intRegfileWrites    466810721                       # Number of integer regfile writes (Count)
board.processor.cores19.core.fpRegfileReads     27497604                       # Number of floating regfile reads (Count)
board.processor.cores19.core.fpRegfileWrites     16247541                       # Number of floating regfile writes (Count)
board.processor.cores19.core.ccRegfileReads    262571279                       # number of cc regfile reads (Count)
board.processor.cores19.core.ccRegfileWrites    191303918                       # number of cc regfile writes (Count)
board.processor.cores19.core.miscRegfileReads    247958943                       # number of misc regfile reads (Count)
board.processor.cores19.core.miscRegfileWrites       403581                       # number of misc regfile writes (Count)
board.processor.cores19.core.MemDepUnit__0.insertedLoads     88155505                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores19.core.MemDepUnit__0.insertedStores     55266533                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores19.core.MemDepUnit__0.conflictingLoads      9897749                       # Number of conflicting loads. (Count)
board.processor.cores19.core.MemDepUnit__0.conflictingStores     11205055                       # Number of conflicting stores. (Count)
board.processor.cores19.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores19.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores19.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores19.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores19.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores19.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores19.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores19.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores19.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores19.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores19.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores19.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores19.core.branchPred.lookups     75181113                       # Number of BP lookups (Count)
board.processor.cores19.core.branchPred.condPredicted     48453407                       # Number of conditional branches predicted (Count)
board.processor.cores19.core.branchPred.condIncorrect      5848027                       # Number of conditional branches incorrect (Count)
board.processor.cores19.core.branchPred.BTBLookups     43227374                       # Number of BTB lookups (Count)
board.processor.cores19.core.branchPred.BTBHits     36408674                       # Number of BTB hits (Count)
board.processor.cores19.core.branchPred.BTBHitRatio     0.842260                       # BTB Hit Ratio (Ratio)
board.processor.cores19.core.branchPred.RASUsed      8309034                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores19.core.branchPred.RASIncorrect       227046                       # Number of incorrect RAS predictions. (Count)
board.processor.cores19.core.branchPred.indirectLookups      2517324                       # Number of indirect predictor lookups. (Count)
board.processor.cores19.core.branchPred.indirectHits       888889                       # Number of indirect target hits. (Count)
board.processor.cores19.core.branchPred.indirectMisses      1628435                       # Number of indirect misses. (Count)
board.processor.cores19.core.branchPred.indirectMispredicted       621351                       # Number of mispredicted indirect branches. (Count)
board.processor.cores19.core.commit.commitSquashedInsts    129735169                       # The number of squashed insts skipped by commit (Count)
board.processor.cores19.core.commit.commitNonSpecStalls      1406643                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores19.core.commit.branchMispredicts      5143420                       # The number of times a branch was mispredicted (Count)
board.processor.cores19.core.commit.numCommittedDist::samples    782903607                       # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::mean     0.643571                       # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::stdev     1.768712                       # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::0    648858120     82.88%     82.88% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::1     32740316      4.18%     87.06% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::2     22574264      2.88%     89.94% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::3     21317047      2.72%     92.67% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::4     16480105      2.10%     94.77% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::5      6146898      0.79%     95.56% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::6      4443321      0.57%     96.12% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::7      4049049      0.52%     96.64% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::8     26294487      3.36%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.numCommittedDist::total    782903607                       # Number of insts commited each cycle (Count)
board.processor.cores19.core.commit.instsCommitted    263440848                       # Number of instructions committed (Count)
board.processor.cores19.core.commit.opsCommitted    503854060                       # Number of ops (including micro ops) committed (Count)
board.processor.cores19.core.commit.memRefs    108171671                       # Number of memory references committed (Count)
board.processor.cores19.core.commit.loads     67844163                       # Number of loads committed (Count)
board.processor.cores19.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores19.core.commit.membars       689374                       # Number of memory barriers committed (Count)
board.processor.cores19.core.commit.branches     50952838                       # Number of branches committed (Count)
board.processor.cores19.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores19.core.commit.floating     14667640                       # Number of committed floating point instructions. (Count)
board.processor.cores19.core.commit.integer    488487927                       # Number of committed integer instructions. (Count)
board.processor.cores19.core.commit.functionCalls      6052796                       # Number of function calls committed. (Count)
board.processor.cores19.core.commit.committedInstType_0::No_OpClass       425261      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::IntAlu    383407234     76.09%     76.18% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::IntMult      3083085      0.61%     76.79% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::IntDiv       339012      0.07%     76.86% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatAdd       132237      0.03%     76.88% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.88% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatCvt        17600      0.00%     76.89% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatMult            0      0.00%     76.89% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.89% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.89% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.89% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.89% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdAdd       176258      0.03%     76.92% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdAlu      5849123      1.16%     78.08% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdCmp        25878      0.01%     78.09% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdCvt       540444      0.11%     78.20% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdMisc      1325821      0.26%     78.46% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdMult            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.46% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdShift       214218      0.04%     78.50% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.50% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.50% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.50% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatAdd        52129      0.01%     78.51% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.51% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatCmp         2381      0.00%     78.51% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatCvt        56941      0.01%     78.52% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatDiv         4146      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatMult        30592      0.01%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatSqrt           29      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdAes            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.53% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::MemRead     65187118     12.94%     91.47% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::MemWrite     39079403      7.76%     99.22% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatMemRead      2657045      0.53%     99.75% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::FloatMemWrite      1248105      0.25%    100.00% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores19.core.commit.committedInstType_0::total    503854060                       # Class of committed instruction (Count)
board.processor.cores19.core.commit.commitEligibleSamples     26294487                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores19.core.decode.idleCycles    264921552                       # Number of cycles decode is idle (Cycle)
board.processor.cores19.core.decode.blockedCycles    427839963                       # Number of cycles decode is blocked (Cycle)
board.processor.cores19.core.decode.runCycles     89584565                       # Number of cycles decode is running (Cycle)
board.processor.cores19.core.decode.unblockCycles     16143626                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores19.core.decode.squashCycles      5556038                       # Number of cycles decode is squashing (Cycle)
board.processor.cores19.core.decode.branchResolved     35102276                       # Number of times decode resolved a branch (Count)
board.processor.cores19.core.decode.branchMispred      2230420                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores19.core.decode.decodedInsts    667127594                       # Number of instructions handled by decode (Count)
board.processor.cores19.core.decode.squashedInsts     11098935                       # Number of squashed instructions handled by decode (Count)
board.processor.cores19.core.fetch.icacheStallCycles    246398183                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores19.core.fetch.insts    372333782                       # Number of instructions fetch has processed (Count)
board.processor.cores19.core.fetch.branches     75181113                       # Number of branches that fetch encountered (Count)
board.processor.cores19.core.fetch.predictedBranches     45606597                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores19.core.fetch.cycles    497408312                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores19.core.fetch.squashCycles     15525192                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores19.core.fetch.tlbCycles     38022684                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores19.core.fetch.miscStallCycles      1524459                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores19.core.fetch.pendingTrapStallCycles     12096692                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores19.core.fetch.pendingQuiesceStallCycles       150265                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores19.core.fetch.icacheWaitRetryStallCycles       682553                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores19.core.fetch.cacheLines     48672220                       # Number of cache lines fetched (Count)
board.processor.cores19.core.fetch.icacheSquashes      2672622                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores19.core.fetch.tlbSquashes       168939                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores19.core.fetch.nisnDist::samples    804045744                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::mean     0.905974                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::stdev     2.349200                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::0    683159690     84.97%     84.97% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::1      8559601      1.06%     86.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::2      6809846      0.85%     86.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::3      6900423      0.86%     87.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::4     14282224      1.78%     89.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::5      9039738      1.12%     90.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::6      6397126      0.80%     91.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::7      6323471      0.79%     92.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::8     62573625      7.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.nisnDist::total    804045744                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores19.core.fetch.branchRate     0.052729                       # Number of branch fetches per cycle (Ratio)
board.processor.cores19.core.fetch.rate      0.261140                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores19.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores19.core.iew.squashCycles      5556038                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores19.core.iew.blockCycles    117831972                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores19.core.iew.unblockCycles     40692217                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores19.core.iew.dispatchedInsts    636875785                       # Number of instructions dispatched to IQ (Count)
board.processor.cores19.core.iew.dispSquashedInsts       531164                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores19.core.iew.dispLoadInsts     88155505                       # Number of dispatched load instructions (Count)
board.processor.cores19.core.iew.dispStoreInsts     55266533                       # Number of dispatched store instructions (Count)
board.processor.cores19.core.iew.dispNonSpecInsts       977800                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores19.core.iew.iqFullEvents       587523                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores19.core.iew.lsqFullEvents     39769721                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores19.core.iew.memOrderViolationEvents       238198                       # Number of memory order violations (Count)
board.processor.cores19.core.iew.predictedTakenIncorrect      1091327                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores19.core.iew.predictedNotTakenIncorrect      4508940                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores19.core.iew.branchMispredicts      5600267                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores19.core.iew.instsToCommit    594236067                       # Cumulative count of insts sent to commit (Count)
board.processor.cores19.core.iew.writebackCount    590003010                       # Cumulative count of insts written-back (Count)
board.processor.cores19.core.iew.producerInst    418193805                       # Number of instructions producing a value (Count)
board.processor.cores19.core.iew.consumerInst    699741665                       # Number of instructions consuming a value (Count)
board.processor.cores19.core.iew.wbRate      0.413805                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores19.core.iew.wbFanout     0.597640                       # Average fanout of values written-back ((Count/Count))
board.processor.cores19.core.lsq0.forwLoads     12548641                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores19.core.lsq0.squashedLoads     20311342                       # Number of loads squashed (Count)
board.processor.cores19.core.lsq0.ignoredResponses        60540                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores19.core.lsq0.memOrderViolation       238198                       # Number of memory ordering violations (Count)
board.processor.cores19.core.lsq0.squashedStores     14939025                       # Number of stores squashed (Count)
board.processor.cores19.core.lsq0.rescheduledLoads        50234                       # Number of loads that were rescheduled (Count)
board.processor.cores19.core.lsq0.blockedByCache        84175                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores19.core.lsq0.loadToUse::samples     67735631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::mean    19.330511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::stdev    90.257017                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::0-9     63441770     93.66%     93.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::10-19       521243      0.77%     94.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::20-29       236454      0.35%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::30-39        49303      0.07%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::40-49        30701      0.05%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::50-59        68435      0.10%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::60-69        28117      0.04%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::70-79        10679      0.02%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::80-89        10559      0.02%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::90-99        11931      0.02%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::100-109        12861      0.02%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::110-119        13967      0.02%     95.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::120-129        16483      0.02%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::130-139       125898      0.19%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::140-149       205216      0.30%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::150-159        71799      0.11%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::160-169        56370      0.08%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::170-179        44725      0.07%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::180-189        76641      0.11%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::190-199        59479      0.09%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::200-209        59629      0.09%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::210-219        73940      0.11%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::220-229       280266      0.41%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::230-239       254638      0.38%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::240-249       201004      0.30%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::250-259       146672      0.22%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::260-269       120485      0.18%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::270-279       103718      0.15%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::280-289        95266      0.14%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::290-299        86124      0.13%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::overflows      1221258      1.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::max_value        20922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.lsq0.loadToUse::total     67735631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores19.core.mmu.dtb.rdAccesses     83623707                       # TLB accesses on read requests (Count)
board.processor.cores19.core.mmu.dtb.wrAccesses     50605853                       # TLB accesses on write requests (Count)
board.processor.cores19.core.mmu.dtb.rdMisses      1461742                       # TLB misses on read requests (Count)
board.processor.cores19.core.mmu.dtb.wrMisses       558614                       # TLB misses on write requests (Count)
board.processor.cores19.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores19.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores19.core.mmu.itb.wrAccesses     50992969                       # TLB accesses on write requests (Count)
board.processor.cores19.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores19.core.mmu.itb.wrMisses      1561507                       # TLB misses on write requests (Count)
board.processor.cores19.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores19.core.power_state.numTransitions         5714                       # Number of power state transitions (Count)
board.processor.cores19.core.power_state.ticksClkGated::samples         2858                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores19.core.power_state.ticksClkGated::mean 651926206.480056                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores19.core.power_state.ticksClkGated::stdev 433236357.554334                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores19.core.power_state.ticksClkGated::1000-5e+10         2858    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores19.core.power_state.ticksClkGated::min_value       169498                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores19.core.power_state.ticksClkGated::max_value    998698302                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores19.core.power_state.ticksClkGated::total         2858                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores19.core.power_state.pwrStateResidencyTicks::ON 474790453993                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores19.core.power_state.pwrStateResidencyTicks::CLK_GATED 1863205098120                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores19.core.rename.squashCycles      5556038                       # Number of cycles rename is squashing (Cycle)
board.processor.cores19.core.rename.idleCycles    273163889                       # Number of cycles rename is idle (Cycle)
board.processor.cores19.core.rename.blockCycles    236712975                       # Number of cycles rename is blocking (Cycle)
board.processor.cores19.core.rename.serializeStallCycles     69694305                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores19.core.rename.runCycles     96526341                       # Number of cycles rename is running (Cycle)
board.processor.cores19.core.rename.unblockCycles    122392196                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores19.core.rename.renamedInsts    653247881                       # Number of instructions processed by rename (Count)
board.processor.cores19.core.rename.ROBFullEvents      4208448                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores19.core.rename.IQFullEvents     22492762                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores19.core.rename.LQFullEvents     16465880                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores19.core.rename.SQFullEvents     80850862                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores19.core.rename.fullRegistersEvents          254                       # Number of times there has been no free registers (Count)
board.processor.cores19.core.rename.renamedOperands    739526634                       # Number of destination operands rename has renamed (Count)
board.processor.cores19.core.rename.lookups   1618013879                       # Number of register rename lookups that rename has made (Count)
board.processor.cores19.core.rename.intLookups   1009440549                       # Number of integer rename lookups (Count)
board.processor.cores19.core.rename.fpLookups     29648684                       # Number of floating rename lookups (Count)
board.processor.cores19.core.rename.committedMaps    588920059                       # Number of HB maps that are committed (Count)
board.processor.cores19.core.rename.undoneMaps    150606575                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores19.core.rename.serializing       624960                       # count of serializing insts renamed (Count)
board.processor.cores19.core.rename.tempSerializing       623063                       # count of temporary serializing insts renamed (Count)
board.processor.cores19.core.rename.skidInsts     79057536                       # count of insts added to the skid buffer (Count)
board.processor.cores19.core.rob.reads     1387942711                       # The number of ROB reads (Count)
board.processor.cores19.core.rob.writes    1288429434                       # The number of ROB writes (Count)
board.processor.cores19.core.thread_0.numInsts    263440848                       # Number of Instructions committed (Count)
board.processor.cores19.core.thread_0.numOps    503854060                       # Number of Ops committed (Count)
board.processor.cores19.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores2.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores2.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores2.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores2.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores2.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores2.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores2.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores2.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores2.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores20.core.numCycles      725210413                       # Number of cpu cycles simulated (Cycle)
board.processor.cores20.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores20.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores20.core.instsAdded     300008714                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores20.core.nonSpecInstsAdded      1237195                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores20.core.instsIssued    286608218                       # Number of instructions issued (Count)
board.processor.cores20.core.squashedInstsIssued       584522                       # Number of squashed instructions issued (Count)
board.processor.cores20.core.squashedInstsExamined     57076316                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores20.core.squashedOperandsExamined     63267248                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores20.core.squashedNonSpecRemoved       358261                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores20.core.numIssuedDist::samples    471746926                       # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::mean     0.607547                       # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::stdev     1.518537                       # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::0    384859132     81.58%     81.58% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::1     18321641      3.88%     85.47% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::2     17288235      3.66%     89.13% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::3     15153901      3.21%     92.34% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::4     14525823      3.08%     95.42% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::5      8262556      1.75%     97.17% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::6      6714748      1.42%     98.60% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::7      4423276      0.94%     99.53% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::8      2197614      0.47%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores20.core.numIssuedDist::total    471746926                       # Number of insts issued each cycle (Count)
board.processor.cores20.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::IntAlu      2652036     54.06%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::IntMult            0      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::IntDiv            0      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatAdd            0      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatCmp            0      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatCvt            6      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatMult            0      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatMultAcc            0      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatDiv            0      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatMisc            0      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatSqrt            0      0.00%     54.06% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdAdd         7288      0.15%     54.20% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdAddAcc            0      0.00%     54.20% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdAlu       290390      5.92%     60.12% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdCmp           23      0.00%     60.12% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdCvt         9482      0.19%     60.32% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdMisc        73973      1.51%     61.83% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdMult            0      0.00%     61.83% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdMultAcc            0      0.00%     61.83% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdShift        17182      0.35%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdShiftAcc            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdDiv            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdSqrt            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatAdd          160      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatAlu            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatCmp            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatCvt            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatDiv            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatMisc            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatMult            6      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatMultAcc            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatSqrt            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdReduceAdd            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdReduceAlu            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdReduceCmp            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdAes            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdAesMix            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdSha1Hash            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdSha1Hash2            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdSha256Hash            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdSha256Hash2            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdShaSigma2            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdShaSigma3            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::SimdPredAlu            0      0.00%     62.18% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::MemRead       683036     13.92%     76.10% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::MemWrite       673835     13.73%     89.84% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatMemRead       385778      7.86%     97.70% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::FloatMemWrite       112892      2.30%    100.00% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores20.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores20.core.statIssuedInstType_0::No_OpClass      1629790      0.57%      0.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::IntAlu    214969052     75.00%     75.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::IntMult      1705642      0.60%     76.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::IntDiv       213509      0.07%     76.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatAdd        69994      0.02%     76.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatCvt         8321      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatMult            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdAdd        82550      0.03%     76.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdAlu      2297531      0.80%     77.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdCmp         6922      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdCvt       212525      0.07%     77.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdMisc       599664      0.21%     77.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdMult            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdShift        94049      0.03%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatAdd        20181      0.01%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatCmp          906      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatCvt        24458      0.01%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatDiv         1558      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatMult        10941      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatSqrt           71      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdAes            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::MemRead     36215240     12.64%     90.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::MemWrite     24381937      8.51%     98.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatMemRead      2410214      0.84%     99.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::FloatMemWrite      1653163      0.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.statIssuedInstType_0::total    286608218                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores20.core.issueRate       0.395207                       # Inst issue rate ((Count/Cycle))
board.processor.cores20.core.fuBusy           4906087                       # FU busy when requested (Count)
board.processor.cores20.core.fuBusyRate      0.017118                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores20.core.intInstQueueReads   1032286913                       # Number of integer instruction queue reads (Count)
board.processor.cores20.core.intInstQueueWrites    346409001                       # Number of integer instruction queue writes (Count)
board.processor.cores20.core.intInstQueueWakeupAccesses    272504473                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores20.core.fpInstQueueReads     18167058                       # Number of floating instruction queue reads (Count)
board.processor.cores20.core.fpInstQueueWrites     12019692                       # Number of floating instruction queue writes (Count)
board.processor.cores20.core.fpInstQueueWakeupAccesses      8344113                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores20.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores20.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores20.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores20.core.intAluAccesses    280368478                       # Number of integer alu accesses (Count)
board.processor.cores20.core.fpAluAccesses      9516037                       # Number of floating point alu accesses (Count)
board.processor.cores20.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores20.core.numInsts       283344284                       # Number of executed instructions (Count)
board.processor.cores20.core.numLoadInsts     37446155                       # Number of load instructions executed (Count)
board.processor.cores20.core.numSquashedInsts      2317858                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores20.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores20.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores20.core.numRefs         62869201                       # Number of memory reference insts executed (Count)
board.processor.cores20.core.numBranches     29665340                       # Number of branches executed (Count)
board.processor.cores20.core.numStoreInsts     25423046                       # Number of stores executed (Count)
board.processor.cores20.core.numRate         0.390706                       # Inst execution rate ((Count/Cycle))
board.processor.cores20.core.timesIdled       1355001                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores20.core.idleCycles     253463487                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores20.core.quiesceCycles   6295581559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores20.core.committedInsts    121790749                       # Number of Instructions Simulated (Count)
board.processor.cores20.core.committedOps    244169593                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores20.core.cpi             5.954561                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores20.core.totalCpi        5.954561                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores20.core.ipc             0.167939                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores20.core.totalIpc        0.167939                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores20.core.intRegfileReads    430519382                       # Number of integer regfile reads (Count)
board.processor.cores20.core.intRegfileWrites    219689392                       # Number of integer regfile writes (Count)
board.processor.cores20.core.fpRegfileReads     11150049                       # Number of floating regfile reads (Count)
board.processor.cores20.core.fpRegfileWrites      6615214                       # Number of floating regfile writes (Count)
board.processor.cores20.core.ccRegfileReads    135404564                       # number of cc regfile reads (Count)
board.processor.cores20.core.ccRegfileWrites     87345360                       # number of cc regfile writes (Count)
board.processor.cores20.core.miscRegfileReads    117235090                       # number of misc regfile reads (Count)
board.processor.cores20.core.miscRegfileWrites       273198                       # number of misc regfile writes (Count)
board.processor.cores20.core.MemDepUnit__0.insertedLoads     40038449                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores20.core.MemDepUnit__0.insertedStores     27752592                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores20.core.MemDepUnit__0.conflictingLoads      4809320                       # Number of conflicting loads. (Count)
board.processor.cores20.core.MemDepUnit__0.conflictingStores      5014625                       # Number of conflicting stores. (Count)
board.processor.cores20.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores20.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores20.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores20.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores20.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores20.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores20.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores20.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores20.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores20.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores20.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores20.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores20.core.branchPred.lookups     37592363                       # Number of BP lookups (Count)
board.processor.cores20.core.branchPred.condPredicted     24694666                       # Number of conditional branches predicted (Count)
board.processor.cores20.core.branchPred.condIncorrect      2409547                       # Number of conditional branches incorrect (Count)
board.processor.cores20.core.branchPred.BTBLookups     22604292                       # Number of BTB lookups (Count)
board.processor.cores20.core.branchPred.BTBHits     19953601                       # Number of BTB hits (Count)
board.processor.cores20.core.branchPred.BTBHitRatio     0.882735                       # BTB Hit Ratio (Ratio)
board.processor.cores20.core.branchPred.RASUsed      4022143                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores20.core.branchPred.RASIncorrect       104661                       # Number of incorrect RAS predictions. (Count)
board.processor.cores20.core.branchPred.indirectLookups       981147                       # Number of indirect predictor lookups. (Count)
board.processor.cores20.core.branchPred.indirectHits       406967                       # Number of indirect target hits. (Count)
board.processor.cores20.core.branchPred.indirectMisses       574180                       # Number of indirect misses. (Count)
board.processor.cores20.core.branchPred.indirectMispredicted       218211                       # Number of mispredicted indirect branches. (Count)
board.processor.cores20.core.commit.commitSquashedInsts     55707287                       # The number of squashed insts skipped by commit (Count)
board.processor.cores20.core.commit.commitNonSpecStalls       878934                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores20.core.commit.branchMispredicts      2099307                       # The number of times a branch was mispredicted (Count)
board.processor.cores20.core.commit.numCommittedDist::samples    462819530                       # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::mean     0.527570                       # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::stdev     1.616264                       # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::0    397668504     85.92%     85.92% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::1     15441654      3.34%     89.26% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::2     11475853      2.48%     91.74% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::3     10692439      2.31%     94.05% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::4      8000996      1.73%     95.78% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::5      2778939      0.60%     96.38% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::6      2199128      0.48%     96.85% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::7      1890667      0.41%     97.26% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::8     12671350      2.74%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.numCommittedDist::total    462819530                       # Number of insts commited each cycle (Count)
board.processor.cores20.core.commit.instsCommitted    121790749                       # Number of instructions committed (Count)
board.processor.cores20.core.commit.opsCommitted    244169593                       # Number of ops (including micro ops) committed (Count)
board.processor.cores20.core.commit.memRefs     53016734                       # Number of memory references committed (Count)
board.processor.cores20.core.commit.loads     31453189                       # Number of loads committed (Count)
board.processor.cores20.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores20.core.commit.membars       423317                       # Number of memory barriers committed (Count)
board.processor.cores20.core.commit.branches     26643317                       # Number of branches committed (Count)
board.processor.cores20.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores20.core.commit.floating      6183222                       # Number of committed floating point instructions. (Count)
board.processor.cores20.core.commit.integer    234989416                       # Number of committed integer instructions. (Count)
board.processor.cores20.core.commit.functionCalls      3014016                       # Number of function calls committed. (Count)
board.processor.cores20.core.commit.committedInstType_0::No_OpClass       205569      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::IntAlu    185765242     76.08%     76.16% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::IntMult      1693355      0.69%     76.86% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::IntDiv       201267      0.08%     76.94% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatAdd        49964      0.02%     76.96% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatCvt         7552      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdAdd        75658      0.03%     77.00% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.00% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdAlu      2245091      0.92%     77.91% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdCmp         6426      0.00%     77.92% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdCvt       188516      0.08%     77.99% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdMisc       576270      0.24%     78.23% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdMult            0      0.00%     78.23% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.23% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdShift        86442      0.04%     78.27% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.27% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.27% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.27% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatAdd        18249      0.01%     78.27% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.27% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatCmp          882      0.00%     78.27% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatCvt        21508      0.01%     78.28% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatDiv         1294      0.00%     78.28% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.28% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatMult         9518      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatSqrt           56      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdAes            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.29% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::MemRead     30236539     12.38%     90.67% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::MemWrite     20992897      8.60%     99.27% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatMemRead      1216650      0.50%     99.77% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::FloatMemWrite       570648      0.23%    100.00% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores20.core.commit.committedInstType_0::total    244169593                       # Class of committed instruction (Count)
board.processor.cores20.core.commit.commitEligibleSamples     12671350                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores20.core.decode.idleCycles    113803128                       # Number of cycles decode is idle (Cycle)
board.processor.cores20.core.decode.blockedCycles    306024200                       # Number of cycles decode is blocked (Cycle)
board.processor.cores20.core.decode.runCycles     41412517                       # Number of cycles decode is running (Cycle)
board.processor.cores20.core.decode.unblockCycles      8216813                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores20.core.decode.squashCycles      2290268                       # Number of cycles decode is squashing (Cycle)
board.processor.cores20.core.decode.branchResolved     18927733                       # Number of times decode resolved a branch (Count)
board.processor.cores20.core.decode.branchMispred       885658                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores20.core.decode.decodedInsts    314714897                       # Number of instructions handled by decode (Count)
board.processor.cores20.core.decode.squashedInsts      4325231                       # Number of squashed instructions handled by decode (Count)
board.processor.cores20.core.fetch.icacheStallCycles    107865785                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores20.core.fetch.insts    169026155                       # Number of instructions fetch has processed (Count)
board.processor.cores20.core.fetch.branches     37592363                       # Number of branches that fetch encountered (Count)
board.processor.cores20.core.fetch.predictedBranches     24382711                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores20.core.fetch.cycles    337545629                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores20.core.fetch.squashCycles      6331910                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores20.core.fetch.tlbCycles     16607635                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores20.core.fetch.miscStallCycles      1118512                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores20.core.fetch.pendingTrapStallCycles      4924010                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores20.core.fetch.pendingQuiesceStallCycles       146044                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores20.core.fetch.icacheWaitRetryStallCycles       373356                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores20.core.fetch.cacheLines     22576548                       # Number of cache lines fetched (Count)
board.processor.cores20.core.fetch.icacheSquashes      1073934                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores20.core.fetch.tlbSquashes        60035                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores20.core.fetch.nisnDist::samples    471746926                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::mean     0.724761                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::stdev     2.131387                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::0    414898492     87.95%     87.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::1      4240917      0.90%     88.85% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::2      3058735      0.65%     89.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::3      3345877      0.71%     90.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::4      6231681      1.32%     91.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::5      4663284      0.99%     92.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::6      3127538      0.66%     93.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::7      2944032      0.62%     93.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::8     29236370      6.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.nisnDist::total    471746926                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores20.core.fetch.branchRate     0.051836                       # Number of branch fetches per cycle (Ratio)
board.processor.cores20.core.fetch.rate      0.233072                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores20.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores20.core.iew.squashCycles      2290268                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores20.core.iew.blockCycles     56239722                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores20.core.iew.unblockCycles     51829972                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores20.core.iew.dispatchedInsts    301245909                       # Number of instructions dispatched to IQ (Count)
board.processor.cores20.core.iew.dispSquashedInsts       230118                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores20.core.iew.dispLoadInsts     40038449                       # Number of dispatched load instructions (Count)
board.processor.cores20.core.iew.dispStoreInsts     27752592                       # Number of dispatched store instructions (Count)
board.processor.cores20.core.iew.dispNonSpecInsts       586930                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores20.core.iew.iqFullEvents       266492                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores20.core.iew.lsqFullEvents     51413962                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores20.core.iew.memOrderViolationEvents       111968                       # Number of memory order violations (Count)
board.processor.cores20.core.iew.predictedTakenIncorrect       504239                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores20.core.iew.predictedNotTakenIncorrect      1778093                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores20.core.iew.branchMispredicts      2282332                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores20.core.iew.instsToCommit    282485774                       # Cumulative count of insts sent to commit (Count)
board.processor.cores20.core.iew.writebackCount    280848586                       # Cumulative count of insts written-back (Count)
board.processor.cores20.core.iew.producerInst    194121781                       # Number of instructions producing a value (Count)
board.processor.cores20.core.iew.consumerInst    324215795                       # Number of instructions consuming a value (Count)
board.processor.cores20.core.iew.wbRate      0.387265                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores20.core.iew.wbFanout     0.598743                       # Average fanout of values written-back ((Count/Count))
board.processor.cores20.core.lsq0.forwLoads      5733159                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores20.core.lsq0.squashedLoads      8585260                       # Number of loads squashed (Count)
board.processor.cores20.core.lsq0.ignoredResponses        30268                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores20.core.lsq0.memOrderViolation       111968                       # Number of memory ordering violations (Count)
board.processor.cores20.core.lsq0.squashedStores      6189047                       # Number of stores squashed (Count)
board.processor.cores20.core.lsq0.rescheduledLoads        25484                       # Number of loads that were rescheduled (Count)
board.processor.cores20.core.lsq0.blockedByCache        36076                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores20.core.lsq0.loadToUse::samples     31402879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::mean    21.154052                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::stdev   100.130494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::0-9     29209498     93.02%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::10-19       343766      1.09%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::20-29       130002      0.41%     94.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::30-39        29628      0.09%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::40-49        18598      0.06%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::50-59        36049      0.11%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::60-69        17055      0.05%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::70-79         7455      0.02%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::80-89         6976      0.02%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::90-99         8773      0.03%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::100-109         9178      0.03%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::110-119         9965      0.03%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::120-129        12258      0.04%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::130-139        12671      0.04%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::140-149        78231      0.25%     95.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::150-159        48127      0.15%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::160-169        43127      0.14%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::170-179        20503      0.07%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::180-189        33447      0.11%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::190-199        25494      0.08%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::200-209        25593      0.08%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::210-219        28740      0.09%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::220-229       114661      0.37%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::230-239       112305      0.36%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::240-249        93484      0.30%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::250-259        72533      0.23%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::260-269        57736      0.18%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::270-279        48366      0.15%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::280-289        46693      0.15%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::290-299        47995      0.15%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::overflows       653972      2.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::max_value        20083                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.lsq0.loadToUse::total     31402879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores20.core.mmu.dtb.rdAccesses     38089352                       # TLB accesses on read requests (Count)
board.processor.cores20.core.mmu.dtb.wrAccesses     25716589                       # TLB accesses on write requests (Count)
board.processor.cores20.core.mmu.dtb.rdMisses       653233                       # TLB misses on read requests (Count)
board.processor.cores20.core.mmu.dtb.wrMisses       297120                       # TLB misses on write requests (Count)
board.processor.cores20.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores20.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores20.core.mmu.itb.wrAccesses     23453255                       # TLB accesses on write requests (Count)
board.processor.cores20.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores20.core.mmu.itb.wrMisses       560061                       # TLB misses on write requests (Count)
board.processor.cores20.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores20.core.power_state.numTransitions         5032                       # Number of power state transitions (Count)
board.processor.cores20.core.power_state.ticksClkGated::samples         2517                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores20.core.power_state.ticksClkGated::mean 832937433.691696                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores20.core.power_state.ticksClkGated::stdev 333584839.902560                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores20.core.power_state.ticksClkGated::1000-5e+10         2517    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores20.core.power_state.ticksClkGated::min_value       283717                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores20.core.power_state.ticksClkGated::max_value    998848485                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores20.core.power_state.ticksClkGated::total         2517                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores20.core.power_state.pwrStateResidencyTicks::ON 241494359181                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores20.core.power_state.pwrStateResidencyTicks::CLK_GATED 2096503520602                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores20.core.rename.squashCycles      2290268                       # Number of cycles rename is squashing (Cycle)
board.processor.cores20.core.rename.idleCycles    117750615                       # Number of cycles rename is idle (Cycle)
board.processor.cores20.core.rename.blockCycles    144748009                       # Number of cycles rename is blocking (Cycle)
board.processor.cores20.core.rename.serializeStallCycles     47641618                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores20.core.rename.runCycles     45270503                       # Number of cycles rename is running (Cycle)
board.processor.cores20.core.rename.unblockCycles    114045913                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores20.core.rename.renamedInsts    308442984                       # Number of instructions processed by rename (Count)
board.processor.cores20.core.rename.ROBFullEvents      1819358                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores20.core.rename.IQFullEvents      9846328                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores20.core.rename.LQFullEvents      8590453                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores20.core.rename.SQFullEvents     94802206                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores20.core.rename.fullRegistersEvents           77                       # Number of times there has been no free registers (Count)
board.processor.cores20.core.rename.renamedOperands    342563459                       # Number of destination operands rename has renamed (Count)
board.processor.cores20.core.rename.lookups    770446938                       # Number of register rename lookups that rename has made (Count)
board.processor.cores20.core.rename.intLookups    475596368                       # Number of integer rename lookups (Count)
board.processor.cores20.core.rename.fpLookups     12030497                       # Number of floating rename lookups (Count)
board.processor.cores20.core.rename.committedMaps    277143050                       # Number of HB maps that are committed (Count)
board.processor.cores20.core.rename.undoneMaps     65420409                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores20.core.rename.serializing       393650                       # count of serializing insts renamed (Count)
board.processor.cores20.core.rename.tempSerializing       392862                       # count of temporary serializing insts renamed (Count)
board.processor.cores20.core.rename.skidInsts     39107983                       # count of insts added to the skid buffer (Count)
board.processor.cores20.core.rob.reads      749096286                       # The number of ROB reads (Count)
board.processor.cores20.core.rob.writes     608719994                       # The number of ROB writes (Count)
board.processor.cores20.core.thread_0.numInsts    121790749                       # Number of Instructions committed (Count)
board.processor.cores20.core.thread_0.numOps    244169593                       # Number of Ops committed (Count)
board.processor.cores20.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores21.core.numCycles     1334374438                       # Number of cpu cycles simulated (Cycle)
board.processor.cores21.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores21.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores21.core.instsAdded     549178455                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores21.core.nonSpecInstsAdded      2031309                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores21.core.instsIssued    522830073                       # Number of instructions issued (Count)
board.processor.cores21.core.squashedInstsIssued      1072845                       # Number of squashed instructions issued (Count)
board.processor.cores21.core.squashedInstsExamined    116419328                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores21.core.squashedOperandsExamined    122864584                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores21.core.squashedNonSpecRemoved       694860                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores21.core.numIssuedDist::samples    718366051                       # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::mean     0.727805                       # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::stdev     1.622398                       # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::0    556258932     77.43%     77.43% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::1     36451238      5.07%     82.51% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::2     33697865      4.69%     87.20% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::3     25875442      3.60%     90.80% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::4     27987383      3.90%     94.70% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::5     14552759      2.03%     96.72% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::6     12184258      1.70%     98.42% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::7      7327488      1.02%     99.44% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::8      4030686      0.56%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores21.core.numIssuedDist::total    718366051                       # Number of insts issued each cycle (Count)
board.processor.cores21.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::IntAlu      4027043     38.86%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::IntMult            4      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::IntDiv            0      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatAdd            0      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatCmp            0      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatCvt           33      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatMult            0      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatMultAcc            0      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatDiv            0      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatMisc            0      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatSqrt            0      0.00%     38.86% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdAdd         8804      0.08%     38.94% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdAddAcc            0      0.00%     38.94% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdAlu      2044958     19.73%     58.67% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdCmp           87      0.00%     58.68% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdCvt        31876      0.31%     58.98% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdMisc       550765      5.31%     64.30% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdMult            0      0.00%     64.30% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdMultAcc            0      0.00%     64.30% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdShift       149775      1.45%     65.74% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdShiftAcc            0      0.00%     65.74% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdDiv            0      0.00%     65.74% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdSqrt            0      0.00%     65.74% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatAdd          280      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatAlu            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatCmp            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatCvt            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatDiv            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatMisc            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatMult           20      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatMultAcc            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatSqrt            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdReduceAdd            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdReduceAlu            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdReduceCmp            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdAes            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdAesMix            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdSha1Hash            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdSha1Hash2            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdSha256Hash            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdSha256Hash2            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdShaSigma2            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdShaSigma3            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::SimdPredAlu            0      0.00%     65.75% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::MemRead      1075328     10.38%     76.12% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::MemWrite      1151844     11.11%     87.24% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatMemRead      1011613      9.76%     97.00% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::FloatMemWrite       311175      3.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores21.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores21.core.statIssuedInstType_0::No_OpClass      4062242      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::IntAlu    385766828     73.78%     74.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::IntMult      1944795      0.37%     74.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::IntDiv       449689      0.09%     75.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatAdd       140095      0.03%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatCvt        27578      0.01%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatMult            7      0.00%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdAdd       146141      0.03%     75.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdAlu     10363648      1.98%     77.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdCmp        31986      0.01%     77.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdCvt       495745      0.09%     77.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdMisc      1811201      0.35%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdMult            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdShift       405708      0.08%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatAdd        35880      0.01%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatCmp         1194      0.00%     77.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatCvt        81700      0.02%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatDiv         2589      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatMult        18544      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatSqrt           62      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdAes            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::MemRead     69642843     13.32%     90.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::MemWrite     37505500      7.17%     98.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatMemRead      5463954      1.05%     99.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::FloatMemWrite      4432144      0.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.statIssuedInstType_0::total    522830073                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores21.core.issueRate       0.391817                       # Inst issue rate ((Count/Cycle))
board.processor.cores21.core.fuBusy          10363605                       # FU busy when requested (Count)
board.processor.cores21.core.fuBusyRate      0.019822                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores21.core.intInstQueueReads   1716576206                       # Number of integer instruction queue reads (Count)
board.processor.cores21.core.intInstQueueWrites    631806531                       # Number of integer instruction queue writes (Count)
board.processor.cores21.core.intInstQueueWakeupAccesses    483660478                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores21.core.fpInstQueueReads     58886441                       # Number of floating instruction queue reads (Count)
board.processor.cores21.core.fpInstQueueWrites     36010696                       # Number of floating instruction queue writes (Count)
board.processor.cores21.core.fpInstQueueWakeupAccesses     26814948                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores21.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores21.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores21.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores21.core.intAluAccesses    497663142                       # Number of integer alu accesses (Count)
board.processor.cores21.core.fpAluAccesses     31468294                       # Number of floating point alu accesses (Count)
board.processor.cores21.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores21.core.numInsts       516437727                       # Number of executed instructions (Count)
board.processor.cores21.core.numLoadInsts     72815368                       # Number of load instructions executed (Count)
board.processor.cores21.core.numSquashedInsts      4608463                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores21.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores21.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores21.core.numRefs        113617004                       # Number of memory reference insts executed (Count)
board.processor.cores21.core.numBranches     47963037                       # Number of branches executed (Count)
board.processor.cores21.core.numStoreInsts     40801636                       # Number of stores executed (Count)
board.processor.cores21.core.numRate         0.387026                       # Inst execution rate ((Count/Cycle))
board.processor.cores21.core.timesIdled       3313312                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores21.core.idleCycles     616008387                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores21.core.quiesceCycles   5686368963                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores21.core.committedInsts    231827845                       # Number of Instructions Simulated (Count)
board.processor.cores21.core.committedOps    434790436                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores21.core.cpi             5.755885                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores21.core.totalCpi        5.755885                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores21.core.ipc             0.173735                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores21.core.totalIpc        0.173735                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores21.core.intRegfileReads    782884835                       # Number of integer regfile reads (Count)
board.processor.cores21.core.intRegfileWrites    399981073                       # Number of integer regfile writes (Count)
board.processor.cores21.core.fpRegfileReads     40819454                       # Number of floating regfile reads (Count)
board.processor.cores21.core.fpRegfileWrites     22251734                       # Number of floating regfile writes (Count)
board.processor.cores21.core.ccRegfileReads    223418536                       # number of cc regfile reads (Count)
board.processor.cores21.core.ccRegfileWrites    178887136                       # number of cc regfile writes (Count)
board.processor.cores21.core.miscRegfileReads    209520324                       # number of misc regfile reads (Count)
board.processor.cores21.core.miscRegfileWrites       417220                       # number of misc regfile writes (Count)
board.processor.cores21.core.MemDepUnit__0.insertedLoads     77937345                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores21.core.MemDepUnit__0.insertedStores     45443157                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores21.core.MemDepUnit__0.conflictingLoads      8331653                       # Number of conflicting loads. (Count)
board.processor.cores21.core.MemDepUnit__0.conflictingStores      9241782                       # Number of conflicting stores. (Count)
board.processor.cores21.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores21.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores21.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores21.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores21.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores21.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores21.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores21.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores21.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores21.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores21.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores21.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores21.core.branchPred.lookups     63356284                       # Number of BP lookups (Count)
board.processor.cores21.core.branchPred.condPredicted     40360836                       # Number of conditional branches predicted (Count)
board.processor.cores21.core.branchPred.condIncorrect      5143897                       # Number of conditional branches incorrect (Count)
board.processor.cores21.core.branchPred.BTBLookups     37212454                       # Number of BTB lookups (Count)
board.processor.cores21.core.branchPred.BTBHits     31247639                       # Number of BTB hits (Count)
board.processor.cores21.core.branchPred.BTBHitRatio     0.839709                       # BTB Hit Ratio (Ratio)
board.processor.cores21.core.branchPred.RASUsed      6718573                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores21.core.branchPred.RASIncorrect       229659                       # Number of incorrect RAS predictions. (Count)
board.processor.cores21.core.branchPred.indirectLookups      2241643                       # Number of indirect predictor lookups. (Count)
board.processor.cores21.core.branchPred.indirectHits       757009                       # Number of indirect target hits. (Count)
board.processor.cores21.core.branchPred.indirectMisses      1484634                       # Number of indirect misses. (Count)
board.processor.cores21.core.branchPred.indirectMispredicted       469013                       # Number of mispredicted indirect branches. (Count)
board.processor.cores21.core.commit.commitSquashedInsts    112902391                       # The number of squashed insts skipped by commit (Count)
board.processor.cores21.core.commit.commitNonSpecStalls      1336449                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores21.core.commit.branchMispredicts      4682349                       # The number of times a branch was mispredicted (Count)
board.processor.cores21.core.commit.numCommittedDist::samples    699835101                       # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::mean     0.621276                       # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::stdev     1.710640                       # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::0    577996189     82.59%     82.59% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::1     32416667      4.63%     87.22% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::2     22319857      3.19%     90.41% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::3     18467870      2.64%     93.05% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::4     14821887      2.12%     95.17% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::5      5555299      0.79%     95.96% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::6      3759637      0.54%     96.50% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::7      3272980      0.47%     96.97% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::8     21224715      3.03%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.numCommittedDist::total    699835101                       # Number of insts commited each cycle (Count)
board.processor.cores21.core.commit.instsCommitted    231827845                       # Number of instructions committed (Count)
board.processor.cores21.core.commit.opsCommitted    434790436                       # Number of ops (including micro ops) committed (Count)
board.processor.cores21.core.commit.memRefs     91759424                       # Number of memory references committed (Count)
board.processor.cores21.core.commit.loads     60038813                       # Number of loads committed (Count)
board.processor.cores21.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores21.core.commit.membars       628540                       # Number of memory barriers committed (Count)
board.processor.cores21.core.commit.branches     41822901                       # Number of branches committed (Count)
board.processor.cores21.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores21.core.commit.floating     20769068                       # Number of committed floating point instructions. (Count)
board.processor.cores21.core.commit.integer    413783436                       # Number of committed integer instructions. (Count)
board.processor.cores21.core.commit.functionCalls      4862349                       # Number of function calls committed. (Count)
board.processor.cores21.core.commit.committedInstType_0::No_OpClass       329368      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::IntAlu    327076374     75.23%     75.30% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::IntMult      1921189      0.44%     75.74% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::IntDiv       420102      0.10%     75.84% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatAdd        98166      0.02%     75.86% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.86% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatCvt        23536      0.01%     75.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatMult            0      0.00%     75.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdAdd       134528      0.03%     75.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdAlu     10263342      2.36%     78.26% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdCmp        30108      0.01%     78.27% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdCvt       454738      0.10%     78.37% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdMisc      1766932      0.41%     78.78% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdMult            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.78% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdShift       394106      0.09%     78.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatAdd        31777      0.01%     78.88% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.88% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatCmp         1145      0.00%     78.88% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatCvt        67150      0.02%     78.89% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatDiv         2175      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.89% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatMult        16231      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatSqrt           45      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdAes            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::MemRead     57782319     13.29%     92.19% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::MemWrite     30362417      6.98%     99.17% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatMemRead      2256494      0.52%     99.69% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::FloatMemWrite      1358194      0.31%    100.00% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores21.core.commit.committedInstType_0::total    434790436                       # Class of committed instruction (Count)
board.processor.cores21.core.commit.commitEligibleSamples     21224715                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores21.core.decode.idleCycles    244587998                       # Number of cycles decode is idle (Cycle)
board.processor.cores21.core.decode.blockedCycles    377384953                       # Number of cycles decode is blocked (Cycle)
board.processor.cores21.core.decode.runCycles     75589153                       # Number of cycles decode is running (Cycle)
board.processor.cores21.core.decode.unblockCycles     15730996                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores21.core.decode.squashCycles      5072951                       # Number of cycles decode is squashing (Cycle)
board.processor.cores21.core.decode.branchResolved     29777459                       # Number of times decode resolved a branch (Count)
board.processor.cores21.core.decode.branchMispred      1966609                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores21.core.decode.decodedInsts    577216220                       # Number of instructions handled by decode (Count)
board.processor.cores21.core.decode.squashedInsts      9742346                       # Number of squashed instructions handled by decode (Count)
board.processor.cores21.core.fetch.icacheStallCycles    229907502                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores21.core.fetch.insts    327159380                       # Number of instructions fetch has processed (Count)
board.processor.cores21.core.fetch.branches     63356284                       # Number of branches that fetch encountered (Count)
board.processor.cores21.core.fetch.predictedBranches     38723221                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores21.core.fetch.cycles    436919387                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores21.core.fetch.squashCycles     14036556                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores21.core.fetch.tlbCycles     30414912                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores21.core.fetch.miscStallCycles      1506957                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores21.core.fetch.pendingTrapStallCycles     11916200                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores21.core.fetch.pendingQuiesceStallCycles       131341                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores21.core.fetch.icacheWaitRetryStallCycles       551474                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores21.core.fetch.cacheLines     42218272                       # Number of cache lines fetched (Count)
board.processor.cores21.core.fetch.icacheSquashes      2418401                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores21.core.fetch.tlbSquashes       116314                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores21.core.fetch.nisnDist::samples    718366051                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::mean     0.878540                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::stdev     2.313912                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::0    613314565     85.38%     85.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::1      7119238      0.99%     86.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::2      6114504      0.85%     87.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::3      6142037      0.86%     88.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::4     12511580      1.74%     89.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::5      8367006      1.16%     90.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::6      5642264      0.79%     91.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::7      5634829      0.78%     92.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::8     53520028      7.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.nisnDist::total    718366051                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores21.core.fetch.branchRate     0.047480                       # Number of branch fetches per cycle (Ratio)
board.processor.cores21.core.fetch.rate      0.245178                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores21.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores21.core.iew.squashCycles      5072951                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores21.core.iew.blockCycles    117733604                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores21.core.iew.unblockCycles     31627309                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores21.core.iew.dispatchedInsts    551209764                       # Number of instructions dispatched to IQ (Count)
board.processor.cores21.core.iew.dispSquashedInsts       435451                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores21.core.iew.dispLoadInsts     77937345                       # Number of dispatched load instructions (Count)
board.processor.cores21.core.iew.dispStoreInsts     45443157                       # Number of dispatched store instructions (Count)
board.processor.cores21.core.iew.dispNonSpecInsts       966424                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores21.core.iew.iqFullEvents       480753                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores21.core.iew.lsqFullEvents     30841542                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores21.core.iew.memOrderViolationEvents       196244                       # Number of memory order violations (Count)
board.processor.cores21.core.iew.predictedTakenIncorrect       939381                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores21.core.iew.predictedNotTakenIncorrect      4137208                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores21.core.iew.branchMispredicts      5076589                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores21.core.iew.instsToCommit    514603200                       # Cumulative count of insts sent to commit (Count)
board.processor.cores21.core.iew.writebackCount    510475426                       # Cumulative count of insts written-back (Count)
board.processor.cores21.core.iew.producerInst    367641353                       # Number of instructions producing a value (Count)
board.processor.cores21.core.iew.consumerInst    622972785                       # Number of instructions consuming a value (Count)
board.processor.cores21.core.iew.wbRate      0.382558                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores21.core.iew.wbFanout     0.590140                       # Average fanout of values written-back ((Count/Count))
board.processor.cores21.core.lsq0.forwLoads      8819327                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores21.core.lsq0.squashedLoads     17898532                       # Number of loads squashed (Count)
board.processor.cores21.core.lsq0.ignoredResponses        47473                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores21.core.lsq0.memOrderViolation       196244                       # Number of memory ordering violations (Count)
board.processor.cores21.core.lsq0.squashedStores     13722546                       # Number of stores squashed (Count)
board.processor.cores21.core.lsq0.rescheduledLoads        90596                       # Number of loads that were rescheduled (Count)
board.processor.cores21.core.lsq0.blockedByCache        74960                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores21.core.lsq0.loadToUse::samples     59922763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::mean    20.203997                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::stdev    90.789965                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::0-9     55914371     93.31%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::10-19       497991      0.83%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::20-29       227176      0.38%     94.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::30-39        45120      0.08%     94.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::40-49        30459      0.05%     94.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::50-59        54443      0.09%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::60-69        24618      0.04%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::70-79        10875      0.02%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::80-89        11038      0.02%     94.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::90-99        12908      0.02%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::100-109        16008      0.03%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::110-119        16698      0.03%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::120-129        20248      0.03%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::130-139        54951      0.09%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::140-149       187151      0.31%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::150-159        71694      0.12%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::160-169        51312      0.09%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::170-179        37863      0.06%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::180-189        70544      0.12%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::190-199        53337      0.09%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::200-209        53650      0.09%     95.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::210-219        68498      0.11%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::220-229       270914      0.45%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::230-239       244679      0.41%     96.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::240-249       190545      0.32%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::250-259       140610      0.23%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::260-269       113281      0.19%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::270-279        95297      0.16%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::280-289        89070      0.15%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::290-299        81161      0.14%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::overflows      1166253      1.95%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::max_value        18605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.lsq0.loadToUse::total     59922763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores21.core.mmu.dtb.rdAccesses     74150752                       # TLB accesses on read requests (Count)
board.processor.cores21.core.mmu.dtb.wrAccesses     41312339                       # TLB accesses on write requests (Count)
board.processor.cores21.core.mmu.dtb.rdMisses      1284181                       # TLB misses on read requests (Count)
board.processor.cores21.core.mmu.dtb.wrMisses       509975                       # TLB misses on write requests (Count)
board.processor.cores21.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores21.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores21.core.mmu.itb.wrAccesses     44357784                       # TLB accesses on write requests (Count)
board.processor.cores21.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores21.core.mmu.itb.wrMisses      1372925                       # TLB misses on write requests (Count)
board.processor.cores21.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores21.core.power_state.numTransitions         5818                       # Number of power state transitions (Count)
board.processor.cores21.core.power_state.ticksClkGated::samples         2910                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores21.core.power_state.ticksClkGated::mean 650738628.188660                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores21.core.power_state.ticksClkGated::stdev 393562621.414771                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores21.core.power_state.ticksClkGated::1000-5e+10         2910    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores21.core.power_state.ticksClkGated::min_value        21979                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores21.core.power_state.ticksClkGated::max_value    998725275                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores21.core.power_state.ticksClkGated::total         2910                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores21.core.power_state.pwrStateResidencyTicks::ON 444346044517                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores21.core.power_state.pwrStateResidencyTicks::CLK_GATED 1893649408029                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores21.core.rename.squashCycles      5072951                       # Number of cycles rename is squashing (Cycle)
board.processor.cores21.core.rename.idleCycles    252502142                       # Number of cycles rename is idle (Cycle)
board.processor.cores21.core.rename.blockCycles    201847118                       # Number of cycles rename is blocking (Cycle)
board.processor.cores21.core.rename.serializeStallCycles     76147709                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores21.core.rename.runCycles     82512793                       # Number of cycles rename is running (Cycle)
board.processor.cores21.core.rename.unblockCycles    100283338                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores21.core.rename.renamedInsts    564886586                       # Number of instructions processed by rename (Count)
board.processor.cores21.core.rename.ROBFullEvents      2456849                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores21.core.rename.IQFullEvents     24523279                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores21.core.rename.LQFullEvents     10259167                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores21.core.rename.SQFullEvents     62881675                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores21.core.rename.fullRegistersEvents          205                       # Number of times there has been no free registers (Count)
board.processor.cores21.core.rename.renamedOperands    656912144                       # Number of destination operands rename has renamed (Count)
board.processor.cores21.core.rename.lookups   1403142768                       # Number of register rename lookups that rename has made (Count)
board.processor.cores21.core.rename.intLookups    870132755                       # Number of integer rename lookups (Count)
board.processor.cores21.core.rename.fpLookups     42665031                       # Number of floating rename lookups (Count)
board.processor.cores21.core.rename.committedMaps    526338952                       # Number of HB maps that are committed (Count)
board.processor.cores21.core.rename.undoneMaps    130573192                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores21.core.rename.serializing       672670                       # count of serializing insts renamed (Count)
board.processor.cores21.core.rename.tempSerializing       671317                       # count of temporary serializing insts renamed (Count)
board.processor.cores21.core.rename.skidInsts     78864618                       # count of insts added to the skid buffer (Count)
board.processor.cores21.core.rob.reads     1223949350                       # The number of ROB reads (Count)
board.processor.cores21.core.rob.writes    1113995874                       # The number of ROB writes (Count)
board.processor.cores21.core.thread_0.numInsts    231827845                       # Number of Instructions committed (Count)
board.processor.cores21.core.thread_0.numOps    434790436                       # Number of Ops committed (Count)
board.processor.cores21.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores22.core.numCycles     1923351130                       # Number of cpu cycles simulated (Cycle)
board.processor.cores22.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores22.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores22.core.instsAdded     883835975                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores22.core.nonSpecInstsAdded      2353223                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores22.core.instsIssued    834549788                       # Number of instructions issued (Count)
board.processor.cores22.core.squashedInstsIssued      2063059                       # Number of squashed instructions issued (Count)
board.processor.cores22.core.squashedInstsExamined    208870002                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores22.core.squashedOperandsExamined    226808214                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores22.core.squashedNonSpecRemoved       810727                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores22.core.numIssuedDist::samples   1088569932                       # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::mean     0.766648                       # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::stdev     1.710421                       # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::0    845358487     77.66%     77.66% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::1     50613611      4.65%     82.31% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::2     45683488      4.20%     86.50% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::3     36559052      3.36%     89.86% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::4     42387429      3.89%     93.76% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::5     24534688      2.25%     96.01% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::6     21370584      1.96%     97.97% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::7     14055359      1.29%     99.26% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::8      8007234      0.74%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores22.core.numIssuedDist::total   1088569932                       # Number of insts issued each cycle (Count)
board.processor.cores22.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::IntAlu      8501854     55.64%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::IntMult            0      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::IntDiv            0      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatAdd            0      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatCmp            0      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatCvt           98      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatMult            0      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatMultAcc            0      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatDiv            0      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatMisc            0      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatSqrt            0      0.00%     55.64% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdAdd         3355      0.02%     55.66% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdAddAcc            0      0.00%     55.66% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdAlu      1030286      6.74%     62.40% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdCmp          157      0.00%     62.40% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdCvt        19584      0.13%     62.53% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdMisc       272782      1.79%     64.32% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdMult            0      0.00%     64.32% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdMultAcc            0      0.00%     64.32% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdShift        62524      0.41%     64.72% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdShiftAcc            0      0.00%     64.72% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdDiv            0      0.00%     64.72% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdSqrt            0      0.00%     64.72% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatAdd          580      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatAlu            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatCmp            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatCvt            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatDiv            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatMisc            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatMult           38      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatMultAcc            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatSqrt            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdReduceAdd            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdReduceAlu            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdReduceCmp            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdAes            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdAesMix            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdSha1Hash            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdSha1Hash2            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdSha256Hash            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdSha256Hash2            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdShaSigma2            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdShaSigma3            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::SimdPredAlu            0      0.00%     64.73% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::MemRead      1654451     10.83%     75.56% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::MemWrite      1789022     11.71%     87.26% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatMemRead      1520661      9.95%     97.21% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::FloatMemWrite       425734      2.79%    100.00% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores22.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores22.core.statIssuedInstType_0::No_OpClass      5892768      0.71%      0.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::IntAlu    624971048     74.89%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::IntMult      2855651      0.34%     75.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::IntDiv       370644      0.04%     75.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatAdd       411089      0.05%     76.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatCvt        68107      0.01%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatMult            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdAdd       202594      0.02%     76.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdAlu      6729596      0.81%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdCmp        36816      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdCvt       737127      0.09%     76.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdMisc      1730339      0.21%     77.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdMult            0      0.00%     77.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdShift       239807      0.03%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatAdd        72592      0.01%     77.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatCmp         3134      0.00%     77.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatCvt        79270      0.01%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatDiv         5880      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatMult        41994      0.01%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatSqrt          144      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdAes            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::MemRead    108725052     13.03%     90.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::MemWrite     66092423      7.92%     98.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatMemRead      8215770      0.98%     99.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::FloatMemWrite      7067943      0.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.statIssuedInstType_0::total    834549788                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores22.core.issueRate       0.433904                       # Inst issue rate ((Count/Cycle))
board.processor.cores22.core.fuBusy          15281126                       # FU busy when requested (Count)
board.processor.cores22.core.fuBusyRate      0.018311                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores22.core.intInstQueueReads   2715739523                       # Number of integer instruction queue reads (Count)
board.processor.cores22.core.intInstQueueWrites   1053885633                       # Number of integer instruction queue writes (Count)
board.processor.cores22.core.intInstQueueWakeupAccesses    786294985                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores22.core.fpInstQueueReads     59274170                       # Number of floating instruction queue reads (Count)
board.processor.cores22.core.fpInstQueueWrites     41504698                       # Number of floating instruction queue writes (Count)
board.processor.cores22.core.fpInstQueueWakeupAccesses     26946066                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores22.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores22.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores22.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores22.core.intAluAccesses    812698153                       # Number of integer alu accesses (Count)
board.processor.cores22.core.fpAluAccesses     31239993                       # Number of floating point alu accesses (Count)
board.processor.cores22.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores22.core.numInsts       822581655                       # Number of executed instructions (Count)
board.processor.cores22.core.numLoadInsts    112464407                       # Number of load instructions executed (Count)
board.processor.cores22.core.numSquashedInsts      8681922                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores22.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores22.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores22.core.numRefs        183604740                       # Number of memory reference insts executed (Count)
board.processor.cores22.core.numBranches     84371292                       # Number of branches executed (Count)
board.processor.cores22.core.numStoreInsts     71140333                       # Number of stores executed (Count)
board.processor.cores22.core.numRate         0.427681                       # Inst execution rate ((Count/Cycle))
board.processor.cores22.core.timesIdled       4625990                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores22.core.idleCycles     834781198                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores22.core.quiesceCycles   5097384875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores22.core.committedInsts    349439739                       # Number of Instructions Simulated (Count)
board.processor.cores22.core.committedOps    677319196                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores22.core.cpi             5.504100                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores22.core.totalCpi        5.504100                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores22.core.ipc             0.181683                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores22.core.totalIpc        0.181683                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores22.core.intRegfileReads   1223870891                       # Number of integer regfile reads (Count)
board.processor.cores22.core.intRegfileWrites    639403320                       # Number of integer regfile writes (Count)
board.processor.cores22.core.fpRegfileReads     32642042                       # Number of floating regfile reads (Count)
board.processor.cores22.core.fpRegfileWrites     19587793                       # Number of floating regfile writes (Count)
board.processor.cores22.core.ccRegfileReads    390619056                       # number of cc regfile reads (Count)
board.processor.cores22.core.ccRegfileWrites    247755346                       # number of cc regfile writes (Count)
board.processor.cores22.core.miscRegfileReads    356889502                       # number of misc regfile reads (Count)
board.processor.cores22.core.miscRegfileWrites       489397                       # number of misc regfile writes (Count)
board.processor.cores22.core.MemDepUnit__0.insertedLoads    122220803                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores22.core.MemDepUnit__0.insertedStores     78976857                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores22.core.MemDepUnit__0.conflictingLoads     12303530                       # Number of conflicting loads. (Count)
board.processor.cores22.core.MemDepUnit__0.conflictingStores     15394717                       # Number of conflicting stores. (Count)
board.processor.cores22.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores22.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores22.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores22.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores22.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores22.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores22.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores22.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores22.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores22.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores22.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores22.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores22.core.branchPred.lookups    110781363                       # Number of BP lookups (Count)
board.processor.cores22.core.branchPred.condPredicted     77169604                       # Number of conditional branches predicted (Count)
board.processor.cores22.core.branchPred.condIncorrect      8217054                       # Number of conditional branches incorrect (Count)
board.processor.cores22.core.branchPred.BTBLookups     55270803                       # Number of BTB lookups (Count)
board.processor.cores22.core.branchPred.BTBHits     46654408                       # Number of BTB hits (Count)
board.processor.cores22.core.branchPred.BTBHitRatio     0.844106                       # BTB Hit Ratio (Ratio)
board.processor.cores22.core.branchPred.RASUsed     10536477                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores22.core.branchPred.RASIncorrect       289693                       # Number of incorrect RAS predictions. (Count)
board.processor.cores22.core.branchPred.indirectLookups      4565994                       # Number of indirect predictor lookups. (Count)
board.processor.cores22.core.branchPred.indirectHits      1991785                       # Number of indirect target hits. (Count)
board.processor.cores22.core.branchPred.indirectMisses      2574209                       # Number of indirect misses. (Count)
board.processor.cores22.core.branchPred.indirectMispredicted      1091460                       # Number of mispredicted indirect branches. (Count)
board.processor.cores22.core.commit.commitSquashedInsts    204163686                       # The number of squashed insts skipped by commit (Count)
board.processor.cores22.core.commit.commitNonSpecStalls      1542496                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores22.core.commit.branchMispredicts      7478705                       # The number of times a branch was mispredicted (Count)
board.processor.cores22.core.commit.numCommittedDist::samples   1055775940                       # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::mean     0.641537                       # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::stdev     1.787838                       # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::0    881700204     83.51%     83.51% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::1     40473579      3.83%     87.35% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::2     26765059      2.54%     89.88% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::3     28189088      2.67%     92.55% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::4     22701559      2.15%     94.70% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::5      7939229      0.75%     95.45% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::6      5472342      0.52%     95.97% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::7      4867238      0.46%     96.43% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::8     37667642      3.57%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.numCommittedDist::total   1055775940                       # Number of insts commited each cycle (Count)
board.processor.cores22.core.commit.instsCommitted    349439739                       # Number of instructions committed (Count)
board.processor.cores22.core.commit.opsCommitted    677319196                       # Number of ops (including micro ops) committed (Count)
board.processor.cores22.core.commit.memRefs    146003732                       # Number of memory references committed (Count)
board.processor.cores22.core.commit.loads     89740713                       # Number of loads committed (Count)
board.processor.cores22.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores22.core.commit.membars       729815                       # Number of memory barriers committed (Count)
board.processor.cores22.core.commit.branches     73708468                       # Number of branches committed (Count)
board.processor.cores22.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores22.core.commit.floating     17528080                       # Number of committed floating point instructions. (Count)
board.processor.cores22.core.commit.integer    660734689                       # Number of committed integer instructions. (Count)
board.processor.cores22.core.commit.functionCalls      7426012                       # Number of function calls committed. (Count)
board.processor.cores22.core.commit.committedInstType_0::No_OpClass       503741      0.07%      0.07% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::IntAlu    518007574     76.48%     76.55% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::IntMult      2823077      0.42%     76.97% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::IntDiv       340643      0.05%     77.02% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatAdd       304436      0.04%     77.07% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.07% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatCvt        21392      0.00%     77.07% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatMult            0      0.00%     77.07% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.07% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.07% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.07% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.07% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdAdd       182048      0.03%     77.10% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.10% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdAlu      6427633      0.95%     78.04% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdCmp        34704      0.01%     78.05% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdCvt       655604      0.10%     78.15% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdMisc      1621840      0.24%     78.39% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdMult            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdShift       214377      0.03%     78.42% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.42% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.42% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.42% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatAdd        64989      0.01%     78.43% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.43% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatCmp         3061      0.00%     78.43% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatCvt        68940      0.01%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatDiv         4813      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatMult        36486      0.01%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatSqrt          106      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdAes            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.44% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::MemRead     86462545     12.77%     91.21% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::MemWrite     53862681      7.95%     99.16% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatMemRead      3278168      0.48%     99.65% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::FloatMemWrite      2400338      0.35%    100.00% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores22.core.commit.committedInstType_0::total    677319196                       # Class of committed instruction (Count)
board.processor.cores22.core.commit.commitEligibleSamples     37667642                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores22.core.decode.idleCycles    363191738                       # Number of cycles decode is idle (Cycle)
board.processor.cores22.core.decode.blockedCycles    570055398                       # Number of cycles decode is blocked (Cycle)
board.processor.cores22.core.decode.runCycles    128992971                       # Number of cycles decode is running (Cycle)
board.processor.cores22.core.decode.unblockCycles     18260707                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores22.core.decode.squashCycles      8069118                       # Number of cycles decode is squashing (Cycle)
board.processor.cores22.core.decode.branchResolved     45030957                       # Number of times decode resolved a branch (Count)
board.processor.cores22.core.decode.branchMispred      2755363                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores22.core.decode.decodedInsts    934017219                       # Number of instructions handled by decode (Count)
board.processor.cores22.core.decode.squashedInsts     13737454                       # Number of squashed instructions handled by decode (Count)
board.processor.cores22.core.fetch.icacheStallCycles    341919936                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores22.core.fetch.insts    516230893                       # Number of instructions fetch has processed (Count)
board.processor.cores22.core.fetch.branches    110781363                       # Number of branches that fetch encountered (Count)
board.processor.cores22.core.fetch.predictedBranches     59182670                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores22.core.fetch.cycles    668213875                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores22.core.fetch.squashCycles     21584208                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores22.core.fetch.tlbCycles     48785593                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores22.core.fetch.miscStallCycles      1684234                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores22.core.fetch.pendingTrapStallCycles     16071742                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores22.core.fetch.pendingQuiesceStallCycles       105886                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores22.core.fetch.icacheWaitRetryStallCycles       996562                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores22.core.fetch.cacheLines     67062038                       # Number of cache lines fetched (Count)
board.processor.cores22.core.fetch.icacheSquashes      3738743                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores22.core.fetch.tlbSquashes       245851                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores22.core.fetch.nisnDist::samples   1088569932                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::mean     0.935819                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::stdev     2.387971                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::0    921367280     84.64%     84.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::1     10726377      0.99%     85.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::2      8858461      0.81%     86.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::3      9807304      0.90%     87.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::4     20499557      1.88%     89.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::5     11301783      1.04%     90.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::6      8680684      0.80%     91.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::7      8379976      0.77%     91.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::8     88948510      8.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.nisnDist::total   1088569932                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores22.core.fetch.branchRate     0.057598                       # Number of branch fetches per cycle (Ratio)
board.processor.cores22.core.fetch.rate      0.268402                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores22.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores22.core.iew.squashCycles      8069118                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores22.core.iew.blockCycles    158817554                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores22.core.iew.unblockCycles     58864253                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores22.core.iew.dispatchedInsts    886189198                       # Number of instructions dispatched to IQ (Count)
board.processor.cores22.core.iew.dispSquashedInsts       763287                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores22.core.iew.dispLoadInsts    122220803                       # Number of dispatched load instructions (Count)
board.processor.cores22.core.iew.dispStoreInsts     78976857                       # Number of dispatched store instructions (Count)
board.processor.cores22.core.iew.dispNonSpecInsts      1133480                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores22.core.iew.iqFullEvents       786975                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores22.core.iew.lsqFullEvents     57627582                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores22.core.iew.memOrderViolationEvents       343166                       # Number of memory order violations (Count)
board.processor.cores22.core.iew.predictedTakenIncorrect      1644933                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores22.core.iew.predictedNotTakenIncorrect      6489459                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores22.core.iew.branchMispredicts      8134392                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores22.core.iew.instsToCommit    819416822                       # Cumulative count of insts sent to commit (Count)
board.processor.cores22.core.iew.writebackCount    813241051                       # Cumulative count of insts written-back (Count)
board.processor.cores22.core.iew.producerInst    571217365                       # Number of instructions producing a value (Count)
board.processor.cores22.core.iew.consumerInst    947273870                       # Number of instructions consuming a value (Count)
board.processor.cores22.core.iew.wbRate      0.422825                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores22.core.iew.wbFanout     0.603012                       # Average fanout of values written-back ((Count/Count))
board.processor.cores22.core.lsq0.forwLoads     15747150                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores22.core.lsq0.squashedLoads     32480090                       # Number of loads squashed (Count)
board.processor.cores22.core.lsq0.ignoredResponses        77707                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores22.core.lsq0.memOrderViolation       343166                       # Number of memory ordering violations (Count)
board.processor.cores22.core.lsq0.squashedStores     22713838                       # Number of stores squashed (Count)
board.processor.cores22.core.lsq0.rescheduledLoads        67557                       # Number of loads that were rescheduled (Count)
board.processor.cores22.core.lsq0.blockedByCache       141121                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores22.core.lsq0.loadToUse::samples     89590386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::mean    20.098733                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::stdev    87.497282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::0-9     83144676     92.81%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::10-19       956795      1.07%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::20-29       415972      0.46%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::30-39        91979      0.10%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::40-49        62250      0.07%     94.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::50-59       100797      0.11%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::60-69        44506      0.05%     94.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::70-79        17512      0.02%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::80-89        17375      0.02%     94.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::90-99        19850      0.02%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::100-109        22053      0.02%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::110-119        24540      0.03%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::120-129        29928      0.03%     94.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::130-139        67876      0.08%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::140-149       290935      0.32%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::150-159       124538      0.14%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::160-169        83422      0.09%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::170-179        63134      0.07%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::180-189       120043      0.13%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::190-199        98840      0.11%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::200-209        92078      0.10%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::210-219       107656      0.12%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::220-229       429240      0.48%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::230-239       435915      0.49%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::240-249       302265      0.34%     97.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::250-259       216316      0.24%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::260-269       168727      0.19%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::270-279       144661      0.16%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::280-289       132086      0.15%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::290-299       119418      0.13%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::overflows      1645003      1.84%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::max_value        18707                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.lsq0.loadToUse::total     89590386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores22.core.mmu.dtb.rdAccesses    115037207                       # TLB accesses on read requests (Count)
board.processor.cores22.core.mmu.dtb.wrAccesses     71946228                       # TLB accesses on write requests (Count)
board.processor.cores22.core.mmu.dtb.rdMisses      2473432                       # TLB misses on read requests (Count)
board.processor.cores22.core.mmu.dtb.wrMisses       830239                       # TLB misses on write requests (Count)
board.processor.cores22.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores22.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores22.core.mmu.itb.wrAccesses     70166341                       # TLB accesses on write requests (Count)
board.processor.cores22.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores22.core.mmu.itb.wrMisses      2248366                       # TLB misses on write requests (Count)
board.processor.cores22.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores22.core.power_state.numTransitions         5406                       # Number of power state transitions (Count)
board.processor.cores22.core.power_state.ticksClkGated::samples         2704                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores22.core.power_state.ticksClkGated::mean 627780191.369453                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores22.core.power_state.ticksClkGated::stdev 444441569.898241                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores22.core.power_state.ticksClkGated::1000-5e+10         2704    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores22.core.power_state.ticksClkGated::min_value        38962                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores22.core.power_state.ticksClkGated::max_value    998950716                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores22.core.power_state.ticksClkGated::total         2704                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores22.core.power_state.pwrStateResidencyTicks::ON 640475352215                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores22.core.power_state.pwrStateResidencyTicks::CLK_GATED 1697517637463                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores22.core.rename.squashCycles      8069118                       # Number of cycles rename is squashing (Cycle)
board.processor.cores22.core.rename.idleCycles    373193895                       # Number of cycles rename is idle (Cycle)
board.processor.cores22.core.rename.blockCycles    332998446                       # Number of cycles rename is blocking (Cycle)
board.processor.cores22.core.rename.serializeStallCycles     79143089                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores22.core.rename.runCycles    135898240                       # Number of cycles rename is running (Cycle)
board.processor.cores22.core.rename.unblockCycles    159267144                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores22.core.rename.renamedInsts    912779351                       # Number of instructions processed by rename (Count)
board.processor.cores22.core.rename.ROBFullEvents      6424559                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores22.core.rename.IQFullEvents     24294190                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores22.core.rename.LQFullEvents     20372257                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores22.core.rename.SQFullEvents    111713491                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores22.core.rename.fullRegistersEvents          727                       # Number of times there has been no free registers (Count)
board.processor.cores22.core.rename.renamedOperands   1010890753                       # Number of destination operands rename has renamed (Count)
board.processor.cores22.core.rename.lookups   2278810914                       # Number of register rename lookups that rename has made (Count)
board.processor.cores22.core.rename.intLookups   1385094272                       # Number of integer rename lookups (Count)
board.processor.cores22.core.rename.fpLookups     35650213                       # Number of floating rename lookups (Count)
board.processor.cores22.core.rename.committedMaps    769405232                       # Number of HB maps that are committed (Count)
board.processor.cores22.core.rename.undoneMaps    241485521                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores22.core.rename.serializing       751599                       # count of serializing insts renamed (Count)
board.processor.cores22.core.rename.tempSerializing       750275                       # count of temporary serializing insts renamed (Count)
board.processor.cores22.core.rename.skidInsts     90890067                       # count of insts added to the skid buffer (Count)
board.processor.cores22.core.rob.reads     1896318187                       # The number of ROB reads (Count)
board.processor.cores22.core.rob.writes    1795940569                       # The number of ROB writes (Count)
board.processor.cores22.core.thread_0.numInsts    349439739                       # Number of Instructions committed (Count)
board.processor.cores22.core.thread_0.numOps    677319196                       # Number of Ops committed (Count)
board.processor.cores22.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores23.core.numCycles      867145358                       # Number of cpu cycles simulated (Cycle)
board.processor.cores23.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores23.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores23.core.instsAdded     365655882                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores23.core.nonSpecInstsAdded      1479060                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores23.core.instsIssued    349192965                       # Number of instructions issued (Count)
board.processor.cores23.core.squashedInstsIssued       656643                       # Number of squashed instructions issued (Count)
board.processor.cores23.core.squashedInstsExamined     67777857                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores23.core.squashedOperandsExamined     77005137                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores23.core.squashedNonSpecRemoved       457877                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores23.core.numIssuedDist::samples    491370281                       # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::mean     0.710651                       # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::stdev     1.599046                       # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::0    382320016     77.81%     77.81% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::1     24561618      5.00%     82.81% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::2     22853687      4.65%     87.46% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::3     18081223      3.68%     91.14% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::4     18259049      3.72%     94.85% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::5      9906868      2.02%     96.87% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::6      8054840      1.64%     98.51% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::7      4883112      0.99%     99.50% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::8      2449868      0.50%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores23.core.numIssuedDist::total    491370281                       # Number of insts issued each cycle (Count)
board.processor.cores23.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::IntAlu      2748615     43.44%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::IntMult            3      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::IntDiv            0      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatAdd            0      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatCmp            0      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatCvt           21      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatMult            0      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatMultAcc            0      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatDiv            0      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatMisc            0      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatSqrt            0      0.00%     43.44% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdAdd         8028      0.13%     43.57% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdAddAcc            0      0.00%     43.57% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdAlu      1343305     21.23%     64.80% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdCmp           45      0.00%     64.80% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdCvt        21072      0.33%     65.13% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdMisc       361435      5.71%     70.84% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdMult            0      0.00%     70.84% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdMultAcc            0      0.00%     70.84% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdShift        95209      1.50%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdShiftAcc            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdDiv            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdSqrt            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatAdd          115      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatAlu            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatCmp            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatCvt            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatDiv            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatMisc            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatMult            6      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatMultAcc            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatSqrt            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdReduceAdd            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdReduceAlu            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdReduceCmp            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdAes            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdAesMix            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdSha1Hash            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdSha1Hash2            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdSha256Hash            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdSha256Hash2            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdShaSigma2            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdShaSigma3            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::SimdPredAlu            0      0.00%     72.35% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::MemRead       748280     11.83%     84.17% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::MemWrite       615473      9.73%     93.90% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatMemRead       277634      4.39%     98.29% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::FloatMemWrite       108359      1.71%    100.00% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores23.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores23.core.statIssuedInstType_0::No_OpClass      1902218      0.54%      0.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::IntAlu    258902056     74.14%     74.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::IntMult       565157      0.16%     74.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::IntDiv       302893      0.09%     74.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatAdd        67618      0.02%     74.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatCmp            0      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatCvt        17421      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatMult            2      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatDiv            0      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatMisc            0      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatSqrt            0      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdAdd        82965      0.02%     74.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdAlu      6529700      1.87%     76.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdCmp        20475      0.01%     76.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdCvt       290771      0.08%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdMisc      1186138      0.34%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdMult            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdShift       272133      0.08%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatAdd        16025      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatCmp          439      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatCvt        48313      0.01%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatDiv         1042      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatMult         7549      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatSqrt           45      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdAes            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::MemRead     50944688     14.59%     91.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::MemWrite     24436200      7.00%     98.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatMemRead      2002932      0.57%     99.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::FloatMemWrite      1596185      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.statIssuedInstType_0::total    349192965                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores23.core.issueRate       0.402693                       # Inst issue rate ((Count/Cycle))
board.processor.cores23.core.fuBusy           6327600                       # FU busy when requested (Count)
board.processor.cores23.core.fuBusyRate      0.018121                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores23.core.intInstQueueReads   1164789107                       # Number of integer instruction queue reads (Count)
board.processor.cores23.core.intInstQueueWrites    417095895                       # Number of integer instruction queue writes (Count)
board.processor.cores23.core.intInstQueueWakeupAccesses    327761827                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores23.core.fpInstQueueReads     31951347                       # Number of floating instruction queue reads (Count)
board.processor.cores23.core.fpInstQueueWrites     17939811                       # Number of floating instruction queue writes (Count)
board.processor.cores23.core.fpInstQueueWakeupAccesses     14553948                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores23.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores23.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores23.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores23.core.intAluAccesses    336551597                       # Number of integer alu accesses (Count)
board.processor.cores23.core.fpAluAccesses     17066750                       # Number of floating point alu accesses (Count)
board.processor.cores23.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores23.core.numInsts       345369466                       # Number of executed instructions (Count)
board.processor.cores23.core.numLoadInsts     51549896                       # Number of load instructions executed (Count)
board.processor.cores23.core.numSquashedInsts      2722378                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores23.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores23.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores23.core.numRefs         76915202                       # Number of memory reference insts executed (Count)
board.processor.cores23.core.numBranches     31213694                       # Number of branches executed (Count)
board.processor.cores23.core.numStoreInsts     25365306                       # Number of stores executed (Count)
board.processor.cores23.core.numRate         0.398283                       # Inst execution rate ((Count/Cycle))
board.processor.cores23.core.timesIdled       2020195                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores23.core.idleCycles     375775077                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores23.core.quiesceCycles   6153592532                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores23.core.committedInsts    162294107                       # Number of Instructions Simulated (Count)
board.processor.cores23.core.committedOps    299357085                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores23.core.cpi             5.343049                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores23.core.totalCpi        5.343049                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores23.core.ipc             0.187159                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores23.core.totalIpc        0.187159                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores23.core.intRegfileReads    533938158                       # Number of integer regfile reads (Count)
board.processor.cores23.core.intRegfileWrites    272325096                       # Number of integer regfile writes (Count)
board.processor.cores23.core.fpRegfileReads     25137340                       # Number of floating regfile reads (Count)
board.processor.cores23.core.fpRegfileWrites     12881956                       # Number of floating regfile writes (Count)
board.processor.cores23.core.ccRegfileReads    140697808                       # number of cc regfile reads (Count)
board.processor.cores23.core.ccRegfileWrites    127178813                       # number of cc regfile writes (Count)
board.processor.cores23.core.miscRegfileReads    139271436                       # number of misc regfile reads (Count)
board.processor.cores23.core.miscRegfileWrites       298640                       # number of misc regfile writes (Count)
board.processor.cores23.core.MemDepUnit__0.insertedLoads     54759631                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores23.core.MemDepUnit__0.insertedStores     28187039                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores23.core.MemDepUnit__0.conflictingLoads      6703350                       # Number of conflicting loads. (Count)
board.processor.cores23.core.MemDepUnit__0.conflictingStores      6281657                       # Number of conflicting stores. (Count)
board.processor.cores23.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores23.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores23.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores23.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores23.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores23.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores23.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores23.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores23.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores23.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores23.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores23.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores23.core.branchPred.lookups     40767725                       # Number of BP lookups (Count)
board.processor.cores23.core.branchPred.condPredicted     25268247                       # Number of conditional branches predicted (Count)
board.processor.cores23.core.branchPred.condIncorrect      3017604                       # Number of conditional branches incorrect (Count)
board.processor.cores23.core.branchPred.BTBLookups     23318433                       # Number of BTB lookups (Count)
board.processor.cores23.core.branchPred.BTBHits     19947641                       # Number of BTB hits (Count)
board.processor.cores23.core.branchPred.BTBHitRatio     0.855445                       # BTB Hit Ratio (Ratio)
board.processor.cores23.core.branchPred.RASUsed      4605352                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores23.core.branchPred.RASIncorrect       148118                       # Number of incorrect RAS predictions. (Count)
board.processor.cores23.core.branchPred.indirectLookups      1303001                       # Number of indirect predictor lookups. (Count)
board.processor.cores23.core.branchPred.indirectHits       521920                       # Number of indirect target hits. (Count)
board.processor.cores23.core.branchPred.indirectMisses       781081                       # Number of indirect misses. (Count)
board.processor.cores23.core.branchPred.indirectMispredicted       248587                       # Number of mispredicted indirect branches. (Count)
board.processor.cores23.core.commit.commitSquashedInsts     66489085                       # The number of squashed insts skipped by commit (Count)
board.processor.cores23.core.commit.commitNonSpecStalls      1021183                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores23.core.commit.branchMispredicts      2812891                       # The number of times a branch was mispredicted (Count)
board.processor.cores23.core.commit.numCommittedDist::samples    480457869                       # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::mean     0.623066                       # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::stdev     1.740445                       # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::0    397718812     82.78%     82.78% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::1     23020938      4.79%     87.57% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::2     15110049      3.14%     90.72% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::3     11976011      2.49%     93.21% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::4      8187084      1.70%     94.91% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::5      3634207      0.76%     95.67% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::6      2588251      0.54%     96.21% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::7      2040997      0.42%     96.63% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::8     16181520      3.37%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.numCommittedDist::total    480457869                       # Number of insts commited each cycle (Count)
board.processor.cores23.core.commit.instsCommitted    162294107                       # Number of instructions committed (Count)
board.processor.cores23.core.commit.opsCommitted    299357085                       # Number of ops (including micro ops) committed (Count)
board.processor.cores23.core.commit.memRefs     66283574                       # Number of memory references committed (Count)
board.processor.cores23.core.commit.loads     44909899                       # Number of loads committed (Count)
board.processor.cores23.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores23.core.commit.membars       495189                       # Number of memory barriers committed (Count)
board.processor.cores23.core.commit.branches     27498440                       # Number of branches committed (Count)
board.processor.cores23.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores23.core.commit.floating     12898017                       # Number of committed floating point instructions. (Count)
board.processor.cores23.core.commit.integer    285716822                       # Number of committed integer instructions. (Count)
board.processor.cores23.core.commit.functionCalls      3438354                       # Number of function calls committed. (Count)
board.processor.cores23.core.commit.committedInstType_0::No_OpClass       207323      0.07%      0.07% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::IntAlu    223644023     74.71%     74.78% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::IntMult       548902      0.18%     74.96% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::IntDiv       286023      0.10%     75.06% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatAdd        46273      0.02%     75.07% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.07% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatCvt        14896      0.00%     75.08% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatMult            0      0.00%     75.08% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.08% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.08% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.08% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdAdd        76122      0.03%     75.10% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.10% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdAlu      6478426      2.16%     77.27% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdCmp        19050      0.01%     77.27% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdCvt       266870      0.09%     77.36% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdMisc      1158459      0.39%     77.75% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdMult            0      0.00%     77.75% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.75% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdShift       264915      0.09%     77.84% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdDiv            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdSqrt            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatAdd        14252      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatCmp          429      0.00%     77.84% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatCvt        40019      0.01%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatDiv          883      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatMult         6613      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatSqrt           33      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdAes            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdAesMix            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.86% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::MemRead     43844910     14.65%     92.50% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::MemWrite     20621624      6.89%     99.39% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatMemRead      1064989      0.36%     99.75% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::FloatMemWrite       752051      0.25%    100.00% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores23.core.commit.committedInstType_0::total    299357085                       # Class of committed instruction (Count)
board.processor.cores23.core.commit.commitEligibleSamples     16181520                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores23.core.decode.idleCycles    155188186                       # Number of cycles decode is idle (Cycle)
board.processor.cores23.core.decode.blockedCycles    273462891                       # Number of cycles decode is blocked (Cycle)
board.processor.cores23.core.decode.runCycles     48392682                       # Number of cycles decode is running (Cycle)
board.processor.cores23.core.decode.unblockCycles     11312545                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores23.core.decode.squashCycles      3013977                       # Number of cycles decode is squashing (Cycle)
board.processor.cores23.core.decode.branchResolved     18821840                       # Number of times decode resolved a branch (Count)
board.processor.cores23.core.decode.branchMispred      1117339                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores23.core.decode.decodedInsts    382511117                       # Number of instructions handled by decode (Count)
board.processor.cores23.core.decode.squashedInsts      5469586                       # Number of squashed instructions handled by decode (Count)
board.processor.cores23.core.fetch.icacheStallCycles    145660907                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores23.core.fetch.insts    218646353                       # Number of instructions fetch has processed (Count)
board.processor.cores23.core.fetch.branches     40767725                       # Number of branches that fetch encountered (Count)
board.processor.cores23.core.fetch.predictedBranches     25074913                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores23.core.fetch.cycles    310873539                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores23.core.fetch.squashCycles      8238792                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores23.core.fetch.tlbCycles     21475781                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores23.core.fetch.miscStallCycles      1261840                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores23.core.fetch.pendingTrapStallCycles      7542169                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores23.core.fetch.pendingQuiesceStallCycles        95626                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores23.core.fetch.icacheWaitRetryStallCycles       341023                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores23.core.fetch.cacheLines     28459009                       # Number of cache lines fetched (Count)
board.processor.cores23.core.fetch.icacheSquashes      1413820                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores23.core.fetch.tlbSquashes        63173                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores23.core.fetch.nisnDist::samples    491370281                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::mean     0.842256                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::stdev     2.270996                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::0    422309127     85.95%     85.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::1      4698742      0.96%     86.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::2      4328498      0.88%     87.78% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::3      4454627      0.91%     88.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::4      6743802      1.37%     90.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::5      6236065      1.27%     91.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::6      3836722      0.78%     92.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::7      4137471      0.84%     92.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::8     34625227      7.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.nisnDist::total    491370281                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores23.core.fetch.branchRate     0.047014                       # Number of branch fetches per cycle (Ratio)
board.processor.cores23.core.fetch.rate      0.252145                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores23.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores23.core.iew.squashCycles      3013977                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores23.core.iew.blockCycles     83195188                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores23.core.iew.unblockCycles     22839831                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores23.core.iew.dispatchedInsts    367134942                       # Number of instructions dispatched to IQ (Count)
board.processor.cores23.core.iew.dispSquashedInsts       249798                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores23.core.iew.dispLoadInsts     54759631                       # Number of dispatched load instructions (Count)
board.processor.cores23.core.iew.dispStoreInsts     28187039                       # Number of dispatched store instructions (Count)
board.processor.cores23.core.iew.dispNonSpecInsts       693365                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores23.core.iew.iqFullEvents       428519                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores23.core.iew.lsqFullEvents     22129737                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores23.core.iew.memOrderViolationEvents       128824                       # Number of memory order violations (Count)
board.processor.cores23.core.iew.predictedTakenIncorrect       593824                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores23.core.iew.predictedNotTakenIncorrect      2444270                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores23.core.iew.branchMispredicts      3038094                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores23.core.iew.instsToCommit    344261550                       # Cumulative count of insts sent to commit (Count)
board.processor.cores23.core.iew.writebackCount    342315775                       # Cumulative count of insts written-back (Count)
board.processor.cores23.core.iew.producerInst    251153816                       # Number of instructions producing a value (Count)
board.processor.cores23.core.iew.consumerInst    422089504                       # Number of instructions consuming a value (Count)
board.processor.cores23.core.iew.wbRate      0.394762                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores23.core.iew.wbFanout     0.595025                       # Average fanout of values written-back ((Count/Count))
board.processor.cores23.core.lsq0.forwLoads      6776679                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores23.core.lsq0.squashedLoads      9849732                       # Number of loads squashed (Count)
board.processor.cores23.core.lsq0.ignoredResponses        30897                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores23.core.lsq0.memOrderViolation       128824                       # Number of memory ordering violations (Count)
board.processor.cores23.core.lsq0.squashedStores      6813364                       # Number of stores squashed (Count)
board.processor.cores23.core.lsq0.rescheduledLoads        65151                       # Number of loads that were rescheduled (Count)
board.processor.cores23.core.lsq0.blockedByCache        36651                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores23.core.lsq0.loadToUse::samples     44857471                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::mean    19.524081                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::stdev    88.577648                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::0-9     41847130     93.29%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::10-19       323785      0.72%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::20-29       162947      0.36%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::30-39        30583      0.07%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::40-49        18558      0.04%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::50-59        36084      0.08%     94.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::60-69        17381      0.04%     94.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::70-79         7899      0.02%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::80-89         8246      0.02%     94.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::90-99         7740      0.02%     94.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::100-109         7499      0.02%     94.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::110-119         8185      0.02%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::120-129        11598      0.03%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::130-139       285349      0.64%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::140-149       204793      0.46%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::150-159        42994      0.10%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::160-169        36636      0.08%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::170-179        35852      0.08%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::180-189        58232      0.13%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::190-199        37025      0.08%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::200-209        38364      0.09%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::210-219        53435      0.12%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::220-229       179142      0.40%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::230-239       149301      0.33%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::240-249       125652      0.28%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::250-259        91317      0.20%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::260-269        75916      0.17%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::270-279        63037      0.14%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::280-289        60376      0.13%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::290-299        55915      0.12%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::overflows       776500      1.73%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::max_value        19776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.lsq0.loadToUse::total     44857471                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores23.core.mmu.dtb.rdAccesses     52296641                       # TLB accesses on read requests (Count)
board.processor.cores23.core.mmu.dtb.wrAccesses     25676427                       # TLB accesses on write requests (Count)
board.processor.cores23.core.mmu.dtb.rdMisses       803330                       # TLB misses on read requests (Count)
board.processor.cores23.core.mmu.dtb.wrMisses       303405                       # TLB misses on write requests (Count)
board.processor.cores23.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores23.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores23.core.mmu.itb.wrAccesses     29745013                       # TLB accesses on write requests (Count)
board.processor.cores23.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores23.core.mmu.itb.wrMisses       790561                       # TLB misses on write requests (Count)
board.processor.cores23.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores23.core.power_state.numTransitions         5618                       # Number of power state transitions (Count)
board.processor.cores23.core.power_state.ticksClkGated::samples         2810                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores23.core.power_state.ticksClkGated::mean 729264215.186833                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores23.core.power_state.ticksClkGated::stdev 353551359.068995                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores23.core.power_state.ticksClkGated::1000-5e+10         2810    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores23.core.power_state.ticksClkGated::min_value       144523                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores23.core.power_state.ticksClkGated::max_value    998715951                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores23.core.power_state.ticksClkGated::total         2810                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores23.core.power_state.pwrStateResidencyTicks::ON 288758712837                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores23.core.power_state.pwrStateResidencyTicks::CLK_GATED 2049232444675                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores23.core.rename.squashCycles      3013977                       # Number of cycles rename is squashing (Cycle)
board.processor.cores23.core.rename.idleCycles    160884675                       # Number of cycles rename is idle (Cycle)
board.processor.cores23.core.rename.blockCycles    146749269                       # Number of cycles rename is blocking (Cycle)
board.processor.cores23.core.rename.serializeStallCycles     56740008                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores23.core.rename.runCycles     53446201                       # Number of cycles rename is running (Cycle)
board.processor.cores23.core.rename.unblockCycles     70536151                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores23.core.rename.renamedInsts    375390487                       # Number of instructions processed by rename (Count)
board.processor.cores23.core.rename.ROBFullEvents      1885166                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores23.core.rename.IQFullEvents     18293730                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores23.core.rename.LQFullEvents     10307850                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores23.core.rename.SQFullEvents     39911432                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores23.core.rename.fullRegistersEvents          167                       # Number of times there has been no free registers (Count)
board.processor.cores23.core.rename.renamedOperands    447374421                       # Number of destination operands rename has renamed (Count)
board.processor.cores23.core.rename.lookups    930283228                       # Number of register rename lookups that rename has made (Count)
board.processor.cores23.core.rename.intLookups    588434441                       # Number of integer rename lookups (Count)
board.processor.cores23.core.rename.fpLookups     26157920                       # Number of floating rename lookups (Count)
board.processor.cores23.core.rename.committedMaps    369261272                       # Number of HB maps that are committed (Count)
board.processor.cores23.core.rename.undoneMaps     78113149                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores23.core.rename.serializing       468447                       # count of serializing insts renamed (Count)
board.processor.cores23.core.rename.tempSerializing       467834                       # count of temporary serializing insts renamed (Count)
board.processor.cores23.core.rename.skidInsts     58610985                       # count of insts added to the skid buffer (Count)
board.processor.cores23.core.rob.reads      829304326                       # The number of ROB reads (Count)
board.processor.cores23.core.rob.writes     742646672                       # The number of ROB writes (Count)
board.processor.cores23.core.thread_0.numInsts    162294107                       # Number of Instructions committed (Count)
board.processor.cores23.core.thread_0.numOps    299357085                       # Number of Ops committed (Count)
board.processor.cores23.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores24.core.numCycles     1083193122                       # Number of cpu cycles simulated (Cycle)
board.processor.cores24.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores24.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores24.core.instsAdded     544593690                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores24.core.nonSpecInstsAdded      1291939                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores24.core.instsIssued    513299208                       # Number of instructions issued (Count)
board.processor.cores24.core.squashedInstsIssued      1211757                       # Number of squashed instructions issued (Count)
board.processor.cores24.core.squashedInstsExamined    130107847                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores24.core.squashedOperandsExamined    144166759                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores24.core.squashedNonSpecRemoved       434120                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores24.core.numIssuedDist::samples    623482341                       # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::mean     0.823278                       # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::stdev     1.778660                       # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::0    476105018     76.36%     76.36% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::1     30600908      4.91%     81.27% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::2     27313700      4.38%     85.65% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::3     22273997      3.57%     89.22% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::4     23109773      3.71%     92.93% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::5     15537423      2.49%     95.42% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::6     14013632      2.25%     97.67% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::7      9182210      1.47%     99.14% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::8      5345680      0.86%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores24.core.numIssuedDist::total    623482341                       # Number of insts issued each cycle (Count)
board.processor.cores24.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::IntAlu      5487352     55.53%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::IntMult            0      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::IntDiv            0      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatAdd            0      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatCmp            0      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatCvt           68      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatMult            0      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatMultAcc            0      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatDiv            0      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatMisc            0      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatSqrt            0      0.00%     55.53% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdAdd         8913      0.09%     55.62% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdAddAcc            0      0.00%     55.62% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdAlu      1002226     10.14%     65.76% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdCmp           93      0.00%     65.76% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdCvt        19167      0.19%     65.96% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdMisc       262785      2.66%     68.62% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdMult            0      0.00%     68.62% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdMultAcc            0      0.00%     68.62% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdShift        69512      0.70%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdShiftAcc            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdDiv            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdSqrt            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatAdd          110      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatAlu            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatCmp            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatCvt            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatDiv            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatMisc            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatMult            9      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatMultAcc            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatSqrt            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdReduceAdd            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdReduceAlu            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdReduceCmp            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdAes            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdAesMix            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdSha1Hash            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdSha1Hash2            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdSha256Hash            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdSha256Hash2            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdShaSigma2            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdShaSigma3            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::SimdPredAlu            0      0.00%     69.32% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::MemRead       989690     10.02%     79.34% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::MemWrite       968536      9.80%     89.14% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatMemRead       809999      8.20%     97.34% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::FloatMemWrite       263324      2.66%    100.00% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores24.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores24.core.statIssuedInstType_0::No_OpClass      3228122      0.63%      0.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::IntAlu    384098745     74.83%     75.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::IntMult      1896338      0.37%     75.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::IntDiv       278558      0.05%     75.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatAdd       283588      0.06%     75.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatCvt        55148      0.01%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatMult            1      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdAdd       102408      0.02%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdAlu      5967519      1.16%     77.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdCmp        24896      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdCvt       380603      0.07%     77.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdMisc      1487740      0.29%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdMult            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdShift       226769      0.04%     77.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatAdd        15952      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatCmp          481      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatCvt        39992      0.01%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatDiv         1139      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatMult         8876      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatSqrt            4      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdAes            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::MemRead     68317115     13.31%     90.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::MemWrite     37925121      7.39%     98.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatMemRead      4536912      0.88%     99.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::FloatMemWrite      4423181      0.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.statIssuedInstType_0::total    513299208                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores24.core.issueRate       0.473876                       # Inst issue rate ((Count/Cycle))
board.processor.cores24.core.fuBusy           9881784                       # FU busy when requested (Count)
board.processor.cores24.core.fuBusyRate      0.019252                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores24.core.intInstQueueReads   1618873771                       # Number of integer instruction queue reads (Count)
board.processor.cores24.core.intInstQueueWrites    648902273                       # Number of integer instruction queue writes (Count)
board.processor.cores24.core.intInstQueueWakeupAccesses    480819382                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores24.core.fpInstQueueReads     42300527                       # Number of floating instruction queue reads (Count)
board.processor.cores24.core.fpInstQueueWrites     27272783                       # Number of floating instruction queue writes (Count)
board.processor.cores24.core.fpInstQueueWakeupAccesses     19335673                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores24.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores24.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores24.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores24.core.intAluAccesses    497621695                       # Number of integer alu accesses (Count)
board.processor.cores24.core.fpAluAccesses     22331175                       # Number of floating point alu accesses (Count)
board.processor.cores24.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores24.core.numInsts       505734086                       # Number of executed instructions (Count)
board.processor.cores24.core.numLoadInsts     69969702                       # Number of load instructions executed (Count)
board.processor.cores24.core.numSquashedInsts      5420591                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores24.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores24.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores24.core.numRefs        111092721                       # Number of memory reference insts executed (Count)
board.processor.cores24.core.numBranches     51369979                       # Number of branches executed (Count)
board.processor.cores24.core.numStoreInsts     41123019                       # Number of stores executed (Count)
board.processor.cores24.core.numRate         0.466892                       # Inst execution rate ((Count/Cycle))
board.processor.cores24.core.timesIdled       2585611                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores24.core.idleCycles     459710781                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores24.core.quiesceCycles   5937594079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores24.core.committedInsts    217368854                       # Number of Instructions Simulated (Count)
board.processor.cores24.core.committedOps    415777782                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores24.core.cpi             4.983203                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores24.core.totalCpi        4.983203                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores24.core.ipc             0.200674                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores24.core.totalIpc        0.200674                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores24.core.intRegfileReads    743845192                       # Number of integer regfile reads (Count)
board.processor.cores24.core.intRegfileWrites    393853027                       # Number of integer regfile writes (Count)
board.processor.cores24.core.fpRegfileReads     26660593                       # Number of floating regfile reads (Count)
board.processor.cores24.core.fpRegfileWrites     14812157                       # Number of floating regfile writes (Count)
board.processor.cores24.core.ccRegfileReads    241006029                       # number of cc regfile reads (Count)
board.processor.cores24.core.ccRegfileWrites    156627183                       # number of cc regfile writes (Count)
board.processor.cores24.core.miscRegfileReads    218622385                       # number of misc regfile reads (Count)
board.processor.cores24.core.miscRegfileWrites       318591                       # number of misc regfile writes (Count)
board.processor.cores24.core.MemDepUnit__0.insertedLoads     76365353                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores24.core.MemDepUnit__0.insertedStores     45975072                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores24.core.MemDepUnit__0.conflictingLoads      6937851                       # Number of conflicting loads. (Count)
board.processor.cores24.core.MemDepUnit__0.conflictingStores      8842759                       # Number of conflicting stores. (Count)
board.processor.cores24.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores24.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores24.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores24.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores24.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores24.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores24.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores24.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores24.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores24.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores24.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores24.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores24.core.branchPred.lookups     67869296                       # Number of BP lookups (Count)
board.processor.cores24.core.branchPred.condPredicted     48314083                       # Number of conditional branches predicted (Count)
board.processor.cores24.core.branchPred.condIncorrect      4517986                       # Number of conditional branches incorrect (Count)
board.processor.cores24.core.branchPred.BTBLookups     28783172                       # Number of BTB lookups (Count)
board.processor.cores24.core.branchPred.BTBHits     24811207                       # Number of BTB hits (Count)
board.processor.cores24.core.branchPred.BTBHitRatio     0.862004                       # BTB Hit Ratio (Ratio)
board.processor.cores24.core.branchPred.RASUsed      5840561                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores24.core.branchPred.RASIncorrect       166153                       # Number of incorrect RAS predictions. (Count)
board.processor.cores24.core.branchPred.indirectLookups      3137025                       # Number of indirect predictor lookups. (Count)
board.processor.cores24.core.branchPred.indirectHits      1517572                       # Number of indirect target hits. (Count)
board.processor.cores24.core.branchPred.indirectMisses      1619453                       # Number of indirect misses. (Count)
board.processor.cores24.core.branchPred.indirectMispredicted       674680                       # Number of mispredicted indirect branches. (Count)
board.processor.cores24.core.commit.commitSquashedInsts    127514836                       # The number of squashed insts skipped by commit (Count)
board.processor.cores24.core.commit.commitNonSpecStalls       857819                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores24.core.commit.branchMispredicts      4429772                       # The number of times a branch was mispredicted (Count)
board.processor.cores24.core.commit.numCommittedDist::samples    603280959                       # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::mean     0.689194                       # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::stdev     1.862283                       # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::0    497395918     82.45%     82.45% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::1     25088666      4.16%     86.61% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::2     16614549      2.75%     89.36% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::3     17662402      2.93%     92.29% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::4     10924164      1.81%     94.10% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::5      4718315      0.78%     94.88% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::6      3437723      0.57%     95.45% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::7      2955533      0.49%     95.94% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::8     24483689      4.06%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.numCommittedDist::total    603280959                       # Number of insts commited each cycle (Count)
board.processor.cores24.core.commit.instsCommitted    217368854                       # Number of instructions committed (Count)
board.processor.cores24.core.commit.opsCommitted    415777782                       # Number of ops (including micro ops) committed (Count)
board.processor.cores24.core.commit.memRefs     88739316                       # Number of memory references committed (Count)
board.processor.cores24.core.commit.loads     56097459                       # Number of loads committed (Count)
board.processor.cores24.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores24.core.commit.membars       378997                       # Number of memory barriers committed (Count)
board.processor.cores24.core.commit.branches     44649789                       # Number of branches committed (Count)
board.processor.cores24.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores24.core.commit.floating     14293577                       # Number of committed floating point instructions. (Count)
board.processor.cores24.core.commit.integer    402695831                       # Number of committed integer instructions. (Count)
board.processor.cores24.core.commit.functionCalls      4081425                       # Number of function calls committed. (Count)
board.processor.cores24.core.commit.committedInstType_0::No_OpClass       269043      0.06%      0.06% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::IntAlu    316485070     76.12%     76.18% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::IntMult      1877361      0.45%     76.64% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::IntDiv       260511      0.06%     76.70% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatAdd       220317      0.05%     76.75% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatCvt        12224      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatMult            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.75% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdAdd        93024      0.02%     76.78% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdAlu      5765495      1.39%     78.16% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdCmp        22908      0.01%     78.17% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdCvt       345038      0.08%     78.25% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdMisc      1417025      0.34%     78.59% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdMult            0      0.00%     78.59% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.59% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdShift       213666      0.05%     78.64% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.64% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatAdd        14200      0.00%     78.65% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.65% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatCmp          480      0.00%     78.65% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatCvt        33299      0.01%     78.65% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatDiv          951      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatMult         7852      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdAes            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.66% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::MemRead     54114179     13.02%     91.67% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::MemWrite     30789298      7.41%     99.08% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatMemRead      1983280      0.48%     99.55% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::FloatMemWrite      1852559      0.45%    100.00% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores24.core.commit.committedInstType_0::total    415777782                       # Class of committed instruction (Count)
board.processor.cores24.core.commit.commitEligibleSamples     24483689                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores24.core.decode.idleCycles    199630021                       # Number of cycles decode is idle (Cycle)
board.processor.cores24.core.decode.blockedCycles    329942149                       # Number of cycles decode is blocked (Cycle)
board.processor.cores24.core.decode.runCycles     77908142                       # Number of cycles decode is running (Cycle)
board.processor.cores24.core.decode.unblockCycles     11246273                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores24.core.decode.squashCycles      4755756                       # Number of cycles decode is squashing (Cycle)
board.processor.cores24.core.decode.branchResolved     23545218                       # Number of times decode resolved a branch (Count)
board.processor.cores24.core.decode.branchMispred      1261255                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores24.core.decode.decodedInsts    575808759                       # Number of instructions handled by decode (Count)
board.processor.cores24.core.decode.squashedInsts      6180053                       # Number of squashed instructions handled by decode (Count)
board.processor.cores24.core.fetch.icacheStallCycles    190952781                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores24.core.fetch.insts    319397024                       # Number of instructions fetch has processed (Count)
board.processor.cores24.core.fetch.branches     67869296                       # Number of branches that fetch encountered (Count)
board.processor.cores24.core.fetch.predictedBranches     32169340                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores24.core.fetch.cycles    391588809                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores24.core.fetch.squashCycles     12004592                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores24.core.fetch.tlbCycles     23618364                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores24.core.fetch.miscStallCycles      1291288                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores24.core.fetch.pendingTrapStallCycles      9405819                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores24.core.fetch.pendingQuiesceStallCycles        86531                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores24.core.fetch.icacheWaitRetryStallCycles       536453                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores24.core.fetch.cacheLines     40830398                       # Number of cache lines fetched (Count)
board.processor.cores24.core.fetch.icacheSquashes      2015418                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores24.core.fetch.tlbSquashes       115943                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores24.core.fetch.nisnDist::samples    623482341                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::mean     0.997883                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::stdev     2.462391                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::0    522200647     83.76%     83.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::1      6489897      1.04%     84.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::2      5566285      0.89%     85.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::3      6461699      1.04%     86.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::4      9831550      1.58%     88.30% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::5      7106057      1.14%     89.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::6      5589307      0.90%     90.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::7      5132878      0.82%     91.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::8     55104021      8.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.nisnDist::total    623482341                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores24.core.fetch.branchRate     0.062657                       # Number of branch fetches per cycle (Ratio)
board.processor.cores24.core.fetch.rate      0.294866                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores24.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores24.core.iew.squashCycles      4755756                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores24.core.iew.blockCycles     93749270                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores24.core.iew.unblockCycles     34349615                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores24.core.iew.dispatchedInsts    545885629                       # Number of instructions dispatched to IQ (Count)
board.processor.cores24.core.iew.dispSquashedInsts       400963                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores24.core.iew.dispLoadInsts     76365353                       # Number of dispatched load instructions (Count)
board.processor.cores24.core.iew.dispStoreInsts     45975072                       # Number of dispatched store instructions (Count)
board.processor.cores24.core.iew.dispNonSpecInsts       644704                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores24.core.iew.iqFullEvents       480869                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores24.core.iew.lsqFullEvents     33588697                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores24.core.iew.memOrderViolationEvents       189135                       # Number of memory order violations (Count)
board.processor.cores24.core.iew.predictedTakenIncorrect      1034883                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores24.core.iew.predictedNotTakenIncorrect      3766086                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores24.core.iew.branchMispredicts      4800969                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores24.core.iew.instsToCommit    503679975                       # Cumulative count of insts sent to commit (Count)
board.processor.cores24.core.iew.writebackCount    500155055                       # Cumulative count of insts written-back (Count)
board.processor.cores24.core.iew.producerInst    356624423                       # Number of instructions producing a value (Count)
board.processor.cores24.core.iew.consumerInst    586481501                       # Number of instructions consuming a value (Count)
board.processor.cores24.core.iew.wbRate      0.461741                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores24.core.iew.wbFanout     0.608074                       # Average fanout of values written-back ((Count/Count))
board.processor.cores24.core.lsq0.forwLoads      7866994                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores24.core.lsq0.squashedLoads     20267894                       # Number of loads squashed (Count)
board.processor.cores24.core.lsq0.ignoredResponses        43278                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores24.core.lsq0.memOrderViolation       189135                       # Number of memory ordering violations (Count)
board.processor.cores24.core.lsq0.squashedStores     13333215                       # Number of stores squashed (Count)
board.processor.cores24.core.lsq0.rescheduledLoads        71791                       # Number of loads that were rescheduled (Count)
board.processor.cores24.core.lsq0.blockedByCache        69877                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores24.core.lsq0.loadToUse::samples     56004301                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::mean    18.396478                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::stdev    81.389904                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::0-9     51869472     92.62%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::10-19       787534      1.41%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::20-29       361403      0.65%     94.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::30-39        79700      0.14%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::40-49        60314      0.11%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::50-59        60754      0.11%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::60-69        30051      0.05%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::70-79        14016      0.03%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::80-89        13362      0.02%     95.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::90-99        13018      0.02%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::100-109        13267      0.02%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::110-119        15283      0.03%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::120-129        18138      0.03%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::130-139        37710      0.07%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::140-149       172816      0.31%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::150-159        75354      0.13%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::160-169        50536      0.09%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::170-179        38170      0.07%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::180-189        79358      0.14%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::190-199        65563      0.12%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::200-209        57773      0.10%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::210-219        65734      0.12%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::220-229       264152      0.47%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::230-239       286845      0.51%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::240-249       181677      0.32%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::250-259       128769      0.23%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::260-269        92308      0.16%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::270-279        75942      0.14%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::280-289        70418      0.13%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::290-299        63005      0.11%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::overflows       861859      1.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::max_value        18048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.lsq0.loadToUse::total     56004301                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores24.core.mmu.dtb.rdAccesses     71696838                       # TLB accesses on read requests (Count)
board.processor.cores24.core.mmu.dtb.wrAccesses     41639240                       # TLB accesses on write requests (Count)
board.processor.cores24.core.mmu.dtb.rdMisses      1640533                       # TLB misses on read requests (Count)
board.processor.cores24.core.mmu.dtb.wrMisses       512931                       # TLB misses on write requests (Count)
board.processor.cores24.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores24.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores24.core.mmu.itb.wrAccesses     42552580                       # TLB accesses on write requests (Count)
board.processor.cores24.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores24.core.mmu.itb.wrMisses      1232455                       # TLB misses on write requests (Count)
board.processor.cores24.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores24.core.power_state.numTransitions         5160                       # Number of power state transitions (Count)
board.processor.cores24.core.power_state.ticksClkGated::samples         2581                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores24.core.power_state.ticksClkGated::mean 766092951.986439                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores24.core.power_state.ticksClkGated::stdev 354089994.552360                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores24.core.power_state.ticksClkGated::1000-5e+10         2581    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores24.core.power_state.ticksClkGated::min_value       212122                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores24.core.power_state.ticksClkGated::max_value    998810190                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores24.core.power_state.ticksClkGated::total         2581                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores24.core.power_state.pwrStateResidencyTicks::ON 360702644042                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores24.core.power_state.pwrStateResidencyTicks::CLK_GATED 1977285909077                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores24.core.rename.squashCycles      4755756                       # Number of cycles rename is squashing (Cycle)
board.processor.cores24.core.rename.idleCycles    205547778                       # Number of cycles rename is idle (Cycle)
board.processor.cores24.core.rename.blockCycles    186694570                       # Number of cycles rename is blocking (Cycle)
board.processor.cores24.core.rename.serializeStallCycles     54529627                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores24.core.rename.runCycles     82466855                       # Number of cycles rename is running (Cycle)
board.processor.cores24.core.rename.unblockCycles     89487755                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores24.core.rename.renamedInsts    562811347                       # Number of instructions processed by rename (Count)
board.processor.cores24.core.rename.ROBFullEvents      3588207                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores24.core.rename.IQFullEvents     15584015                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores24.core.rename.LQFullEvents     12016820                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores24.core.rename.SQFullEvents     60365191                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores24.core.rename.fullRegistersEvents          466                       # Number of times there has been no free registers (Count)
board.processor.cores24.core.rename.renamedOperands    632098992                       # Number of destination operands rename has renamed (Count)
board.processor.cores24.core.rename.lookups   1404323947                       # Number of register rename lookups that rename has made (Count)
board.processor.cores24.core.rename.intLookups    845488109                       # Number of integer rename lookups (Count)
board.processor.cores24.core.rename.fpLookups     28293451                       # Number of floating rename lookups (Count)
board.processor.cores24.core.rename.committedMaps    478639637                       # Number of HB maps that are committed (Count)
board.processor.cores24.core.rename.undoneMaps    153459355                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores24.core.rename.serializing       474881                       # count of serializing insts renamed (Count)
board.processor.cores24.core.rename.tempSerializing       474566                       # count of temporary serializing insts renamed (Count)
board.processor.cores24.core.rename.skidInsts     55084148                       # count of insts added to the skid buffer (Count)
board.processor.cores24.core.rob.reads     1120326592                       # The number of ROB reads (Count)
board.processor.cores24.core.rob.writes    1106891969                       # The number of ROB writes (Count)
board.processor.cores24.core.thread_0.numInsts    217368854                       # Number of Instructions committed (Count)
board.processor.cores24.core.thread_0.numOps    415777782                       # Number of Ops committed (Count)
board.processor.cores24.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores25.core.numCycles     1771487669                       # Number of cpu cycles simulated (Cycle)
board.processor.cores25.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores25.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores25.core.instsAdded     765250677                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores25.core.nonSpecInstsAdded      2635782                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores25.core.instsIssued    725372811                       # Number of instructions issued (Count)
board.processor.cores25.core.squashedInstsIssued      1733091                       # Number of squashed instructions issued (Count)
board.processor.cores25.core.squashedInstsExamined    177947385                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores25.core.squashedOperandsExamined    184694989                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores25.core.squashedNonSpecRemoved       947472                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores25.core.numIssuedDist::samples    959006742                       # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::mean     0.756379                       # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::stdev     1.666718                       # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::0    740198843     77.18%     77.18% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::1     47086349      4.91%     82.09% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::2     43209177      4.51%     86.60% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::3     32748723      3.41%     90.01% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::4     41852155      4.36%     94.38% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::5     20120352      2.10%     96.48% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::6     16777536      1.75%     98.23% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::7     11162513      1.16%     99.39% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::8      5851094      0.61%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores25.core.numIssuedDist::total    959006742                       # Number of insts issued each cycle (Count)
board.processor.cores25.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::IntAlu      6634878     47.08%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::IntMult            0      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::IntDiv            0      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatAdd            0      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatCmp            0      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatCvt           18      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatMult            0      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatMultAcc            0      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatDiv            0      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatMisc            0      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatSqrt            0      0.00%     47.08% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdAdd         9901      0.07%     47.15% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdAddAcc            0      0.00%     47.15% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdAlu      1490852     10.58%     57.73% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdCmp          138      0.00%     57.73% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdCvt        27895      0.20%     57.93% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdMisc       399790      2.84%     60.77% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdMult            0      0.00%     60.77% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdMultAcc            0      0.00%     60.77% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdShift        97492      0.69%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdShiftAcc            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdDiv            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdSqrt            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatAdd          578      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatAlu            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatCmp            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatCvt            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatDiv            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatMisc            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatMult           29      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatMultAcc            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatSqrt            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdReduceAdd            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdReduceAlu            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdReduceCmp            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdAes            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdAesMix            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdSha1Hash            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdSha1Hash2            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdSha256Hash            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdSha256Hash2            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdShaSigma2            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdShaSigma3            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::SimdPredAlu            0      0.00%     61.46% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::MemRead      1461089     10.37%     71.83% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::MemWrite      1755689     12.46%     84.29% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatMemRead      1709608     12.13%     96.42% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::FloatMemWrite       504442      3.58%    100.00% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores25.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores25.core.statIssuedInstType_0::No_OpClass      6278166      0.87%      0.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::IntAlu    542966828     74.85%     75.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::IntMult      2039871      0.28%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::IntDiv       469342      0.06%     76.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatAdd       243343      0.03%     76.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatCvt        29306      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatMult            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdAdd       238002      0.03%     76.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdAlu      8298723      1.14%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdCmp        36336      0.01%     77.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdCvt       762197      0.11%     77.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdMisc      1793569      0.25%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdMult            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdShift       350626      0.05%     77.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatAdd        75753      0.01%     77.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatCmp         3011      0.00%     77.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatCvt        93677      0.01%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatDiv         6361      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatMult        44504      0.01%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatSqrt           53      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdAes            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::MemRead     89816322     12.38%     90.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::MemWrite     56348988      7.77%     97.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatMemRead      8474797      1.17%     99.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::FloatMemWrite      7003036      0.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.statIssuedInstType_0::total    725372811                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores25.core.issueRate       0.409471                       # Inst issue rate ((Count/Cycle))
board.processor.cores25.core.fuBusy          14092399                       # FU busy when requested (Count)
board.processor.cores25.core.fuBusyRate      0.019428                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores25.core.intInstQueueReads   2359646921                       # Number of integer instruction queue reads (Count)
board.processor.cores25.core.intInstQueueWrites    900669758                       # Number of integer instruction queue writes (Count)
board.processor.cores25.core.intInstQueueWakeupAccesses    676710803                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores25.core.fpInstQueueReads     65930933                       # Number of floating instruction queue reads (Count)
board.processor.cores25.core.fpInstQueueWrites     45452994                       # Number of floating instruction queue writes (Count)
board.processor.cores25.core.fpInstQueueWakeupAccesses     29921042                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores25.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores25.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores25.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores25.core.intAluAccesses    698152999                       # Number of integer alu accesses (Count)
board.processor.cores25.core.fpAluAccesses     35034045                       # Number of floating point alu accesses (Count)
board.processor.cores25.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores25.core.numInsts       715598041                       # Number of executed instructions (Count)
board.processor.cores25.core.numLoadInsts     94806126                       # Number of load instructions executed (Count)
board.processor.cores25.core.numSquashedInsts      7179936                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores25.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores25.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores25.core.numRefs        156395265                       # Number of memory reference insts executed (Count)
board.processor.cores25.core.numBranches     75314645                       # Number of branches executed (Count)
board.processor.cores25.core.numStoreInsts     61589139                       # Number of stores executed (Count)
board.processor.cores25.core.numRate         0.403953                       # Inst execution rate ((Count/Cycle))
board.processor.cores25.core.timesIdled       4489467                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores25.core.idleCycles     812480927                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores25.core.quiesceCycles   5248948449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores25.core.committedInsts    302417356                       # Number of Instructions Simulated (Count)
board.processor.cores25.core.committedOps    589939105                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores25.core.cpi             5.857758                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores25.core.totalCpi        5.857758                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores25.core.ipc             0.170714                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores25.core.totalIpc        0.170714                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores25.core.intRegfileReads   1054995141                       # Number of integer regfile reads (Count)
board.processor.cores25.core.intRegfileWrites    546603789                       # Number of integer regfile writes (Count)
board.processor.cores25.core.fpRegfileReads     38856458                       # Number of floating regfile reads (Count)
board.processor.cores25.core.fpRegfileWrites     22681238                       # Number of floating regfile writes (Count)
board.processor.cores25.core.ccRegfileReads    349344815                       # number of cc regfile reads (Count)
board.processor.cores25.core.ccRegfileWrites    215672942                       # number of cc regfile writes (Count)
board.processor.cores25.core.miscRegfileReads    307370524                       # number of misc regfile reads (Count)
board.processor.cores25.core.miscRegfileWrites       534742                       # number of misc regfile writes (Count)
board.processor.cores25.core.MemDepUnit__0.insertedLoads    102480327                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores25.core.MemDepUnit__0.insertedStores     68520119                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores25.core.MemDepUnit__0.conflictingLoads     10500044                       # Number of conflicting loads. (Count)
board.processor.cores25.core.MemDepUnit__0.conflictingStores     13194109                       # Number of conflicting stores. (Count)
board.processor.cores25.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores25.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores25.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores25.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores25.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores25.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores25.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores25.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores25.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores25.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores25.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores25.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores25.core.branchPred.lookups     98115645                       # Number of BP lookups (Count)
board.processor.cores25.core.branchPred.condPredicted     64923252                       # Number of conditional branches predicted (Count)
board.processor.cores25.core.branchPred.condIncorrect      7870259                       # Number of conditional branches incorrect (Count)
board.processor.cores25.core.branchPred.BTBLookups     59182815                       # Number of BTB lookups (Count)
board.processor.cores25.core.branchPred.BTBHits     49779911                       # Number of BTB hits (Count)
board.processor.cores25.core.branchPred.BTBHitRatio     0.841121                       # BTB Hit Ratio (Ratio)
board.processor.cores25.core.branchPred.RASUsed     10052081                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores25.core.branchPred.RASIncorrect       312951                       # Number of incorrect RAS predictions. (Count)
board.processor.cores25.core.branchPred.indirectLookups      3330580                       # Number of indirect predictor lookups. (Count)
board.processor.cores25.core.branchPred.indirectHits      1112216                       # Number of indirect target hits. (Count)
board.processor.cores25.core.branchPred.indirectMisses      2218364                       # Number of indirect misses. (Count)
board.processor.cores25.core.branchPred.indirectMispredicted       811759                       # Number of mispredicted indirect branches. (Count)
board.processor.cores25.core.commit.commitSquashedInsts    172192831                       # The number of squashed insts skipped by commit (Count)
board.processor.cores25.core.commit.commitNonSpecStalls      1688310                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores25.core.commit.branchMispredicts      6847932                       # The number of times a branch was mispredicted (Count)
board.processor.cores25.core.commit.numCommittedDist::samples    930901748                       # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::mean     0.633729                       # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::stdev     1.728537                       # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::0    770912172     82.81%     82.81% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::1     39058250      4.20%     87.01% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::2     25166899      2.70%     89.71% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::3     25407792      2.73%     92.44% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::4     25755109      2.77%     95.21% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::5      7081160      0.76%     95.97% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::6      5210107      0.56%     96.53% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::7      3845269      0.41%     96.94% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::8     28464990      3.06%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.numCommittedDist::total    930901748                       # Number of insts commited each cycle (Count)
board.processor.cores25.core.commit.instsCommitted    302417356                       # Number of instructions committed (Count)
board.processor.cores25.core.commit.opsCommitted    589939105                       # Number of ops (including micro ops) committed (Count)
board.processor.cores25.core.commit.memRefs    121461429                       # Number of memory references committed (Count)
board.processor.cores25.core.commit.loads     74680212                       # Number of loads committed (Count)
board.processor.cores25.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores25.core.commit.membars       788662                       # Number of memory barriers committed (Count)
board.processor.cores25.core.commit.branches     66180448                       # Number of branches committed (Count)
board.processor.cores25.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores25.core.commit.floating     19413246                       # Number of committed floating point instructions. (Count)
board.processor.cores25.core.commit.integer    569487574                       # Number of committed integer instructions. (Count)
board.processor.cores25.core.commit.functionCalls      7149749                       # Number of function calls committed. (Count)
board.processor.cores25.core.commit.committedInstType_0::No_OpClass       498613      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::IntAlu    454088332     76.97%     77.06% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::IntMult      2006856      0.34%     77.40% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::IntDiv       433949      0.07%     77.47% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatAdd       164391      0.03%     77.50% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.50% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatCvt        27136      0.00%     77.50% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatMult            0      0.00%     77.50% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.50% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.50% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.50% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.50% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdAdd       212840      0.04%     77.54% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdAlu      8109698      1.37%     78.91% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdCmp        34380      0.01%     78.92% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdCvt       669742      0.11%     79.03% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdMisc      1716127      0.29%     79.32% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdMult            0      0.00%     79.32% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.32% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdShift       323118      0.05%     79.38% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.38% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.38% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatAdd        66876      0.01%     79.39% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatCmp         2969      0.00%     79.39% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatCvt        78711      0.01%     79.40% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatDiv         5207      0.00%     79.40% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.40% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatMult        38700      0.01%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatSqrt           31      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdAes            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.41% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::MemRead     71768760     12.17%     91.58% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::MemWrite     45018333      7.63%     99.21% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatMemRead      2911452      0.49%     99.70% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::FloatMemWrite      1762884      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores25.core.commit.committedInstType_0::total    589939105                       # Class of committed instruction (Count)
board.processor.cores25.core.commit.commitEligibleSamples     28464990                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores25.core.decode.idleCycles    335365086                       # Number of cycles decode is idle (Cycle)
board.processor.cores25.core.decode.blockedCycles    484447312                       # Number of cycles decode is blocked (Cycle)
board.processor.cores25.core.decode.runCycles    115301799                       # Number of cycles decode is running (Cycle)
board.processor.cores25.core.decode.unblockCycles     16437647                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores25.core.decode.squashCycles      7454898                       # Number of cycles decode is squashing (Cycle)
board.processor.cores25.core.decode.branchResolved     48137079                       # Number of times decode resolved a branch (Count)
board.processor.cores25.core.decode.branchMispred      3068289                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores25.core.decode.decodedInsts    807947168                       # Number of instructions handled by decode (Count)
board.processor.cores25.core.decode.squashedInsts     15318190                       # Number of squashed instructions handled by decode (Count)
board.processor.cores25.core.fetch.icacheStallCycles    315215049                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores25.core.fetch.insts    447382973                       # Number of instructions fetch has processed (Count)
board.processor.cores25.core.fetch.branches     98115645                       # Number of branches that fetch encountered (Count)
board.processor.cores25.core.fetch.predictedBranches     60944208                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores25.core.fetch.cycles    572730250                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores25.core.fetch.squashCycles     20979122                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores25.core.fetch.tlbCycles     41596242                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores25.core.fetch.miscStallCycles      1758626                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores25.core.fetch.pendingTrapStallCycles     16252821                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores25.core.fetch.pendingQuiesceStallCycles       101184                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores25.core.fetch.icacheWaitRetryStallCycles       863009                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores25.core.fetch.cacheLines     58718500                       # Number of cache lines fetched (Count)
board.processor.cores25.core.fetch.icacheSquashes      3644723                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores25.core.fetch.tlbSquashes       215280                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores25.core.fetch.nisnDist::samples    959006742                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::mean     0.928831                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::stdev     2.358963                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::0    809333420     84.39%     84.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::1     10162961      1.06%     85.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::2      7986113      0.83%     86.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::3      8008361      0.84%     87.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::4     23120931      2.41%     89.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::5     10877038      1.13%     90.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::6      7510633      0.78%     91.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::7      7396059      0.77%     92.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::8     74611226      7.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.nisnDist::total    959006742                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores25.core.fetch.branchRate     0.055386                       # Number of branch fetches per cycle (Ratio)
board.processor.cores25.core.fetch.rate      0.252546                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores25.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores25.core.iew.squashCycles      7454898                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores25.core.iew.blockCycles    125975110                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores25.core.iew.unblockCycles     47773062                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores25.core.iew.dispatchedInsts    767886459                       # Number of instructions dispatched to IQ (Count)
board.processor.cores25.core.iew.dispSquashedInsts       679315                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores25.core.iew.dispLoadInsts    102480327                       # Number of dispatched load instructions (Count)
board.processor.cores25.core.iew.dispStoreInsts     68520119                       # Number of dispatched store instructions (Count)
board.processor.cores25.core.iew.dispNonSpecInsts      1263551                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores25.core.iew.iqFullEvents       604703                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores25.core.iew.lsqFullEvents     46834886                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores25.core.iew.memOrderViolationEvents       301205                       # Number of memory order violations (Count)
board.processor.cores25.core.iew.predictedTakenIncorrect      1400012                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores25.core.iew.predictedNotTakenIncorrect      6059422                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores25.core.iew.branchMispredicts      7459434                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores25.core.iew.instsToCommit    712987831                       # Cumulative count of insts sent to commit (Count)
board.processor.cores25.core.iew.writebackCount    706631845                       # Cumulative count of insts written-back (Count)
board.processor.cores25.core.iew.producerInst    490763065                       # Number of instructions producing a value (Count)
board.processor.cores25.core.iew.consumerInst    831950080                       # Number of instructions consuming a value (Count)
board.processor.cores25.core.iew.wbRate      0.398892                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores25.core.iew.wbFanout     0.589895                       # Average fanout of values written-back ((Count/Count))
board.processor.cores25.core.lsq0.forwLoads     13454560                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores25.core.lsq0.squashedLoads     27800118                       # Number of loads squashed (Count)
board.processor.cores25.core.lsq0.ignoredResponses        74769                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores25.core.lsq0.memOrderViolation       301205                       # Number of memory ordering violations (Count)
board.processor.cores25.core.lsq0.squashedStores     21738909                       # Number of stores squashed (Count)
board.processor.cores25.core.lsq0.rescheduledLoads        75492                       # Number of loads that were rescheduled (Count)
board.processor.cores25.core.lsq0.blockedByCache       136362                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores25.core.lsq0.loadToUse::samples     74500729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::mean    19.894281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::stdev    85.856652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::0-9     69284386     93.00%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::10-19       702661      0.94%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::20-29       295017      0.40%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::30-39        57777      0.08%     94.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::40-49        38537      0.05%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::50-59        80293      0.11%     94.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::60-69        33506      0.04%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::70-79        14059      0.02%     94.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::80-89        14477      0.02%     94.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::90-99        17727      0.02%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::100-109        21008      0.03%     94.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::110-119        22963      0.03%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::120-129        27845      0.04%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::130-139        54076      0.07%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::140-149       243731      0.33%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::150-159       107576      0.14%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::160-169        80418      0.11%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::170-179        59926      0.08%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::180-189       105576      0.14%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::190-199        83482      0.11%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::200-209        83163      0.11%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::210-219        96249      0.13%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::220-229       393249      0.53%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::230-239       345511      0.46%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::240-249       254121      0.34%     97.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::250-259       176705      0.24%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::260-269       140169      0.19%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::270-279       121463      0.16%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::280-289       112475      0.15%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::290-299       102962      0.14%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::overflows      1329621      1.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::max_value        18131                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.lsq0.loadToUse::total     74500729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores25.core.mmu.dtb.rdAccesses     96782281                       # TLB accesses on read requests (Count)
board.processor.cores25.core.mmu.dtb.wrAccesses     62313537                       # TLB accesses on write requests (Count)
board.processor.cores25.core.mmu.dtb.rdMisses      1862021                       # TLB misses on read requests (Count)
board.processor.cores25.core.mmu.dtb.wrMisses       751001                       # TLB misses on write requests (Count)
board.processor.cores25.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores25.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores25.core.mmu.itb.wrAccesses     61769570                       # TLB accesses on write requests (Count)
board.processor.cores25.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores25.core.mmu.itb.wrMisses      2037245                       # TLB misses on write requests (Count)
board.processor.cores25.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores25.core.power_state.numTransitions         6001                       # Number of power state transitions (Count)
board.processor.cores25.core.power_state.ticksClkGated::samples         3001                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores25.core.power_state.ticksClkGated::mean 582466061.144952                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores25.core.power_state.ticksClkGated::stdev 442414548.075791                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores25.core.power_state.ticksClkGated::1000-5e+10         3001    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores25.core.power_state.ticksClkGated::min_value       225442                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores25.core.power_state.ticksClkGated::max_value    998788878                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores25.core.power_state.ticksClkGated::total         3001                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores25.core.power_state.pwrStateResidencyTicks::ON 590008936589                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores25.core.power_state.pwrStateResidencyTicks::CLK_GATED 1747980649496                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores25.core.rename.squashCycles      7454898                       # Number of cycles rename is squashing (Cycle)
board.processor.cores25.core.rename.idleCycles    344864742                       # Number of cycles rename is idle (Cycle)
board.processor.cores25.core.rename.blockCycles    256021382                       # Number of cycles rename is blocking (Cycle)
board.processor.cores25.core.rename.serializeStallCycles     88364093                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores25.core.rename.runCycles    121083912                       # Number of cycles rename is running (Cycle)
board.processor.cores25.core.rename.unblockCycles    141217715                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores25.core.rename.renamedInsts    789106538                       # Number of instructions processed by rename (Count)
board.processor.cores25.core.rename.ROBFullEvents      4719419                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores25.core.rename.IQFullEvents     24886345                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores25.core.rename.LQFullEvents     16406559                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores25.core.rename.SQFullEvents     98106933                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores25.core.rename.fullRegistersEvents          258                       # Number of times there has been no free registers (Count)
board.processor.cores25.core.rename.renamedOperands    868396565                       # Number of destination operands rename has renamed (Count)
board.processor.cores25.core.rename.lookups   1973447332                       # Number of register rename lookups that rename has made (Count)
board.processor.cores25.core.rename.intLookups   1186940495                       # Number of integer rename lookups (Count)
board.processor.cores25.core.rename.fpLookups     41824724                       # Number of floating rename lookups (Count)
board.processor.cores25.core.rename.committedMaps    670227390                       # Number of HB maps that are committed (Count)
board.processor.cores25.core.rename.undoneMaps    198169221                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores25.core.rename.serializing       860844                       # count of serializing insts renamed (Count)
board.processor.cores25.core.rename.tempSerializing       859697                       # count of temporary serializing insts renamed (Count)
board.processor.cores25.core.rename.skidInsts     85115551                       # count of insts added to the skid buffer (Count)
board.processor.cores25.core.rob.reads     1660723939                       # The number of ROB reads (Count)
board.processor.cores25.core.rob.writes    1552509579                       # The number of ROB writes (Count)
board.processor.cores25.core.thread_0.numInsts    302417356                       # Number of Instructions committed (Count)
board.processor.cores25.core.thread_0.numOps    589939105                       # Number of Ops committed (Count)
board.processor.cores25.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores26.core.numCycles     1372765317                       # Number of cpu cycles simulated (Cycle)
board.processor.cores26.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores26.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores26.core.instsAdded     608478913                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores26.core.nonSpecInstsAdded      1815207                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores26.core.instsIssued    571363890                       # Number of instructions issued (Count)
board.processor.cores26.core.squashedInstsIssued      1425947                       # Number of squashed instructions issued (Count)
board.processor.cores26.core.squashedInstsExamined    149083806                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores26.core.squashedOperandsExamined    169255239                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores26.core.squashedNonSpecRemoved       620222                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores26.core.numIssuedDist::samples    813947511                       # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::mean     0.701967                       # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::stdev     1.646992                       # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::0    645442422     79.30%     79.30% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::1     36383924      4.47%     83.77% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::2     32657743      4.01%     87.78% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::3     26258253      3.23%     91.01% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::4     25572272      3.14%     94.15% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::5     17396741      2.14%     96.29% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::6     15267266      1.88%     98.16% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::7      9737788      1.20%     99.36% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::8      5231102      0.64%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores26.core.numIssuedDist::total    813947511                       # Number of insts issued each cycle (Count)
board.processor.cores26.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::IntAlu      5970633     54.38%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::IntMult            0      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::IntDiv            0      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatAdd            0      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatCmp            0      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatCvt           39      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatMult            0      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatMultAcc            0      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatDiv            0      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatMisc            0      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatSqrt            0      0.00%     54.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdAdd         4886      0.04%     54.43% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdAddAcc            0      0.00%     54.43% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdAlu      1291875     11.77%     66.20% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdCmp          148      0.00%     66.20% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdCvt        22091      0.20%     66.40% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdMisc       346734      3.16%     69.56% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdMult            0      0.00%     69.56% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdMultAcc            0      0.00%     69.56% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdShift        89918      0.82%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdShiftAcc            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdDiv            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdSqrt            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatAdd          241      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatAlu            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatCmp            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatCvt            1      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatDiv            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatMisc            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatMult           29      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatMultAcc            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatSqrt            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdReduceAdd            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdReduceAlu            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdReduceCmp            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdAes            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdAesMix            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdSha1Hash            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdSha1Hash2            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdSha256Hash            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdSha256Hash2            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdShaSigma2            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdShaSigma3            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::SimdPredAlu            0      0.00%     70.38% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::MemRead      1153377     10.51%     80.88% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::MemWrite      1060197      9.66%     90.54% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatMemRead       794887      7.24%     97.78% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::FloatMemWrite       243629      2.22%    100.00% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores26.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores26.core.statIssuedInstType_0::No_OpClass      3751291      0.66%      0.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::IntAlu    426483579     74.64%     75.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::IntMult      1873378      0.33%     75.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::IntDiv       628101      0.11%     75.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatAdd       224194      0.04%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatCvt        40951      0.01%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatMult            2      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdAdd       140727      0.02%     75.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdAlu      7202728      1.26%     77.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdCmp        28177      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdCvt       500922      0.09%     77.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdMisc      1630395      0.29%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdMult            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdShift       284851      0.05%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatAdd        32069      0.01%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatCmp         1137      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatCvt        60752      0.01%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatDiv         2518      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatMult        17712      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatSqrt           48      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdAes            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::MemRead     76373093     13.37%     90.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::MemWrite     43459713      7.61%     98.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatMemRead      4731694      0.83%     99.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::FloatMemWrite      3895858      0.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.statIssuedInstType_0::total    571363890                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores26.core.issueRate       0.416214                       # Inst issue rate ((Count/Cycle))
board.processor.cores26.core.fuBusy          10978685                       # FU busy when requested (Count)
board.processor.cores26.core.fuBusyRate      0.019215                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores26.core.intInstQueueReads   1922777802                       # Number of integer instruction queue reads (Count)
board.processor.cores26.core.intInstQueueWrites    730198914                       # Number of integer instruction queue writes (Count)
board.processor.cores26.core.intInstQueueWakeupAccesses    535825318                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores26.core.fpInstQueueReads     46302121                       # Number of floating instruction queue reads (Count)
board.processor.cores26.core.fpInstQueueWrites     29388023                       # Number of floating instruction queue writes (Count)
board.processor.cores26.core.fpInstQueueWakeupAccesses     21108545                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores26.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores26.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores26.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores26.core.intAluAccesses    554080745                       # Number of integer alu accesses (Count)
board.processor.cores26.core.fpAluAccesses     24510539                       # Number of floating point alu accesses (Count)
board.processor.cores26.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores26.core.numInsts       563147010                       # Number of executed instructions (Count)
board.processor.cores26.core.numLoadInsts     78021011                       # Number of load instructions executed (Count)
board.processor.cores26.core.numSquashedInsts      5972125                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores26.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores26.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores26.core.numRefs        124062307                       # Number of memory reference insts executed (Count)
board.processor.cores26.core.numBranches     56185743                       # Number of branches executed (Count)
board.processor.cores26.core.numStoreInsts     46041296                       # Number of stores executed (Count)
board.processor.cores26.core.numRate         0.410228                       # Inst execution rate ((Count/Cycle))
board.processor.cores26.core.timesIdled       2978329                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores26.core.idleCycles     558817806                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores26.core.quiesceCycles   5648204536                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores26.core.committedInsts    239567916                       # Number of Instructions Simulated (Count)
board.processor.cores26.core.committedOps    461210183                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores26.core.cpi             5.730172                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores26.core.totalCpi        5.730172                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores26.core.ipc             0.174515                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores26.core.totalIpc        0.174515                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores26.core.intRegfileReads    836924960                       # Number of integer regfile reads (Count)
board.processor.cores26.core.intRegfileWrites    438659398                       # Number of integer regfile writes (Count)
board.processor.cores26.core.fpRegfileReads     30919173                       # Number of floating regfile reads (Count)
board.processor.cores26.core.fpRegfileWrites     17046807                       # Number of floating regfile writes (Count)
board.processor.cores26.core.ccRegfileReads    252696000                       # number of cc regfile reads (Count)
board.processor.cores26.core.ccRegfileWrites    167131133                       # number of cc regfile writes (Count)
board.processor.cores26.core.miscRegfileReads    240179181                       # number of misc regfile reads (Count)
board.processor.cores26.core.miscRegfileWrites       342288                       # number of misc regfile writes (Count)
board.processor.cores26.core.MemDepUnit__0.insertedLoads     85468851                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores26.core.MemDepUnit__0.insertedStores     51647825                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores26.core.MemDepUnit__0.conflictingLoads      9009677                       # Number of conflicting loads. (Count)
board.processor.cores26.core.MemDepUnit__0.conflictingStores     10249291                       # Number of conflicting stores. (Count)
board.processor.cores26.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores26.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores26.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores26.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores26.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores26.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores26.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores26.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores26.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores26.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores26.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores26.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores26.core.branchPred.lookups     75396212                       # Number of BP lookups (Count)
board.processor.cores26.core.branchPred.condPredicted     50722908                       # Number of conditional branches predicted (Count)
board.processor.cores26.core.branchPred.condIncorrect      5417084                       # Number of conditional branches incorrect (Count)
board.processor.cores26.core.branchPred.BTBLookups     35067953                       # Number of BTB lookups (Count)
board.processor.cores26.core.branchPred.BTBHits     29710207                       # Number of BTB hits (Count)
board.processor.cores26.core.branchPred.BTBHitRatio     0.847218                       # BTB Hit Ratio (Ratio)
board.processor.cores26.core.branchPred.RASUsed      7519035                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores26.core.branchPred.RASIncorrect       192479                       # Number of incorrect RAS predictions. (Count)
board.processor.cores26.core.branchPred.indirectLookups      3484317                       # Number of indirect predictor lookups. (Count)
board.processor.cores26.core.branchPred.indirectHits      1693606                       # Number of indirect target hits. (Count)
board.processor.cores26.core.branchPred.indirectMisses      1790711                       # Number of indirect misses. (Count)
board.processor.cores26.core.branchPred.indirectMispredicted       697263                       # Number of mispredicted indirect branches. (Count)
board.processor.cores26.core.commit.commitSquashedInsts    146304375                       # The number of squashed insts skipped by commit (Count)
board.processor.cores26.core.commit.commitNonSpecStalls      1194985                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores26.core.commit.branchMispredicts      5197161                       # The number of times a branch was mispredicted (Count)
board.processor.cores26.core.commit.numCommittedDist::samples    790590996                       # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::mean     0.583374                       # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::stdev     1.726309                       # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::0    671648124     84.96%     84.96% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::1     29276355      3.70%     88.66% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::2     18630205      2.36%     91.01% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::3     20249360      2.56%     93.58% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::4     11021490      1.39%     94.97% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::5      5658333      0.72%     95.69% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::6      4035497      0.51%     96.20% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::7      3238325      0.41%     96.61% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::8     26833307      3.39%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.numCommittedDist::total    790590996                       # Number of insts commited each cycle (Count)
board.processor.cores26.core.commit.instsCommitted    239567916                       # Number of instructions committed (Count)
board.processor.cores26.core.commit.opsCommitted    461210183                       # Number of ops (including micro ops) committed (Count)
board.processor.cores26.core.commit.memRefs     99591729                       # Number of memory references committed (Count)
board.processor.cores26.core.commit.loads     62783868                       # Number of loads committed (Count)
board.processor.cores26.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores26.core.commit.membars       584837                       # Number of memory barriers committed (Count)
board.processor.cores26.core.commit.branches     48416178                       # Number of branches committed (Count)
board.processor.cores26.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores26.core.commit.floating     16263917                       # Number of committed floating point instructions. (Count)
board.processor.cores26.core.commit.integer    445024231                       # Number of committed integer instructions. (Count)
board.processor.cores26.core.commit.functionCalls      5223869                       # Number of function calls committed. (Count)
board.processor.cores26.core.commit.committedInstType_0::No_OpClass       372129      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::IntAlu    349064467     75.68%     75.77% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::IntMult      1850038      0.40%     76.17% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::IntDiv       593275      0.13%     76.29% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatAdd       163007      0.04%     76.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatCvt        14960      0.00%     76.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatMult            0      0.00%     76.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdAdd       126972      0.03%     76.36% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.36% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdAlu      7033129      1.52%     77.89% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdCmp        26532      0.01%     77.89% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdCvt       448548      0.10%     77.99% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdMisc      1560119      0.34%     78.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdMult            0      0.00%     78.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.33% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdShift       268494      0.06%     78.39% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatAdd        28195      0.01%     78.39% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatCmp         1132      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatCvt        50003      0.01%     78.40% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatDiv         2052      0.00%     78.40% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.40% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatMult        15367      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatSqrt           35      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdAes            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.41% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::MemRead     60622326     13.14%     91.55% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::MemWrite     35328528      7.66%     99.21% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatMemRead      2161542      0.47%     99.68% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::FloatMemWrite      1479333      0.32%    100.00% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores26.core.commit.committedInstType_0::total    461210183                       # Class of committed instruction (Count)
board.processor.cores26.core.commit.commitEligibleSamples     26833307                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores26.core.decode.idleCycles    246393569                       # Number of cycles decode is idle (Cycle)
board.processor.cores26.core.decode.blockedCycles    462125105                       # Number of cycles decode is blocked (Cycle)
board.processor.cores26.core.decode.runCycles     86453968                       # Number of cycles decode is running (Cycle)
board.processor.cores26.core.decode.unblockCycles     13417439                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores26.core.decode.squashCycles      5557430                       # Number of cycles decode is squashing (Cycle)
board.processor.cores26.core.decode.branchResolved     28275226                       # Number of times decode resolved a branch (Count)
board.processor.cores26.core.decode.branchMispred      1690655                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores26.core.decode.decodedInsts    643721568                       # Number of instructions handled by decode (Count)
board.processor.cores26.core.decode.squashedInsts      8321323                       # Number of squashed instructions handled by decode (Count)
board.processor.cores26.core.fetch.icacheStallCycles    230293694                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores26.core.fetch.insts    357963038                       # Number of instructions fetch has processed (Count)
board.processor.cores26.core.fetch.branches     75396212                       # Number of branches that fetch encountered (Count)
board.processor.cores26.core.fetch.predictedBranches     38922848                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores26.core.fetch.cycles    526256462                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores26.core.fetch.squashCycles     14456960                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores26.core.fetch.tlbCycles     36084216                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores26.core.fetch.miscStallCycles      1462678                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores26.core.fetch.pendingTrapStallCycles     11998695                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores26.core.fetch.pendingQuiesceStallCycles        87809                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores26.core.fetch.icacheWaitRetryStallCycles       535477                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores26.core.fetch.cacheLines     47834933                       # Number of cache lines fetched (Count)
board.processor.cores26.core.fetch.icacheSquashes      2400556                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores26.core.fetch.tlbSquashes       140156                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores26.core.fetch.nisnDist::samples    813947511                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::mean     0.860950                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::stdev     2.313367                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::0    699705876     85.96%     85.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::1      7752839      0.95%     86.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::2      6469750      0.79%     87.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::3      7143895      0.88%     88.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::4      9824455      1.21%     89.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::5      8620415      1.06%     90.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::6      6552297      0.81%     91.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::7      6093433      0.75%     92.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::8     61784551      7.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.nisnDist::total    813947511                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores26.core.fetch.branchRate     0.054923                       # Number of branch fetches per cycle (Ratio)
board.processor.cores26.core.fetch.rate      0.260761                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores26.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores26.core.iew.squashCycles      5557430                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores26.core.iew.blockCycles    153800078                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores26.core.iew.unblockCycles     40668241                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores26.core.iew.dispatchedInsts    610294120                       # Number of instructions dispatched to IQ (Count)
board.processor.cores26.core.iew.dispSquashedInsts       474066                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores26.core.iew.dispLoadInsts     85468851                       # Number of dispatched load instructions (Count)
board.processor.cores26.core.iew.dispStoreInsts     51647825                       # Number of dispatched store instructions (Count)
board.processor.cores26.core.iew.dispNonSpecInsts       843956                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores26.core.iew.iqFullEvents       679158                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores26.core.iew.lsqFullEvents     39527622                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores26.core.iew.memOrderViolationEvents       217739                       # Number of memory order violations (Count)
board.processor.cores26.core.iew.predictedTakenIncorrect      1206691                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores26.core.iew.predictedNotTakenIncorrect      4443935                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores26.core.iew.branchMispredicts      5650626                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores26.core.iew.instsToCommit    560867367                       # Cumulative count of insts sent to commit (Count)
board.processor.cores26.core.iew.writebackCount    556933863                       # Cumulative count of insts written-back (Count)
board.processor.cores26.core.iew.producerInst    394495223                       # Number of instructions producing a value (Count)
board.processor.cores26.core.iew.consumerInst    653737918                       # Number of instructions consuming a value (Count)
board.processor.cores26.core.iew.wbRate      0.405702                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores26.core.iew.wbFanout     0.603446                       # Average fanout of values written-back ((Count/Count))
board.processor.cores26.core.lsq0.forwLoads     10317597                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores26.core.lsq0.squashedLoads     22684961                       # Number of loads squashed (Count)
board.processor.cores26.core.lsq0.ignoredResponses        58166                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores26.core.lsq0.memOrderViolation       217739                       # Number of memory ordering violations (Count)
board.processor.cores26.core.lsq0.squashedStores     14839956                       # Number of stores squashed (Count)
board.processor.cores26.core.lsq0.rescheduledLoads        85229                       # Number of loads that were rescheduled (Count)
board.processor.cores26.core.lsq0.blockedByCache        68109                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores26.core.lsq0.loadToUse::samples     62692917                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::mean    22.101251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::stdev    95.630589                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::0-9     57973492     92.47%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::10-19       630576      1.01%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::20-29       305357      0.49%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::30-39        64680      0.10%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::40-49        42591      0.07%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::50-59        71858      0.11%     94.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::60-69        33231      0.05%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::70-79        13485      0.02%     94.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::80-89        13069      0.02%     94.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::90-99        13007      0.02%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::100-109        13174      0.02%     94.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::110-119        14610      0.02%     94.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::120-129        17375      0.03%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::130-139        25274      0.04%     94.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::140-149       159086      0.25%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::150-159        88117      0.14%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::160-169        62025      0.10%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::170-179        44617      0.07%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::180-189        82213      0.13%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::190-199        69792      0.11%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::200-209        66118      0.11%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::210-219        75773      0.12%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::220-229       297936      0.48%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::230-239       307225      0.49%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::240-249       230171      0.37%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::250-259       171287      0.27%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::260-269       135474      0.22%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::270-279       115610      0.18%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::280-289       107704      0.17%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::290-299       104296      0.17%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::overflows      1343694      2.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::max_value        19828                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.lsq0.loadToUse::total     62692917                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores26.core.mmu.dtb.rdAccesses     79750590                       # TLB accesses on read requests (Count)
board.processor.cores26.core.mmu.dtb.wrAccesses     46578110                       # TLB accesses on write requests (Count)
board.processor.cores26.core.mmu.dtb.rdMisses      1725963                       # TLB misses on read requests (Count)
board.processor.cores26.core.mmu.dtb.wrMisses       529853                       # TLB misses on write requests (Count)
board.processor.cores26.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores26.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores26.core.mmu.itb.wrAccesses     49978302                       # TLB accesses on write requests (Count)
board.processor.cores26.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores26.core.mmu.itb.wrMisses      1523316                       # TLB misses on write requests (Count)
board.processor.cores26.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores26.core.power_state.numTransitions         5247                       # Number of power state transitions (Count)
board.processor.cores26.core.power_state.ticksClkGated::samples         2624                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores26.core.power_state.ticksClkGated::mean 716788394.650915                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores26.core.power_state.ticksClkGated::stdev 378700372.678882                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores26.core.power_state.ticksClkGated::1000-5e+10         2624    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores26.core.power_state.ticksClkGated::min_value       212788                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores26.core.power_state.ticksClkGated::max_value    998638362                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores26.core.power_state.ticksClkGated::total         2624                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores26.core.power_state.pwrStateResidencyTicks::ON 457130213486                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores26.core.power_state.pwrStateResidencyTicks::CLK_GATED 1880852747564                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores26.core.rename.squashCycles      5557430                       # Number of cycles rename is squashing (Cycle)
board.processor.cores26.core.rename.idleCycles    253492749                       # Number of cycles rename is idle (Cycle)
board.processor.cores26.core.rename.blockCycles    289405662                       # Number of cycles rename is blocking (Cycle)
board.processor.cores26.core.rename.serializeStallCycles     62636897                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores26.core.rename.runCycles     91769121                       # Number of cycles rename is running (Cycle)
board.processor.cores26.core.rename.unblockCycles    111085652                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores26.core.rename.renamedInsts    629099631                       # Number of instructions processed by rename (Count)
board.processor.cores26.core.rename.ROBFullEvents      5597563                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores26.core.rename.IQFullEvents     20032293                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores26.core.rename.LQFullEvents     18961069                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores26.core.rename.SQFullEvents     70470052                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores26.core.rename.fullRegistersEvents          707                       # Number of times there has been no free registers (Count)
board.processor.cores26.core.rename.renamedOperands    700038837                       # Number of destination operands rename has renamed (Count)
board.processor.cores26.core.rename.lookups   1563717105                       # Number of register rename lookups that rename has made (Count)
board.processor.cores26.core.rename.intLookups    956320083                       # Number of integer rename lookups (Count)
board.processor.cores26.core.rename.fpLookups     32905901                       # Number of floating rename lookups (Count)
board.processor.cores26.core.rename.committedMaps    525146860                       # Number of HB maps that are committed (Count)
board.processor.cores26.core.rename.undoneMaps    174891827                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores26.core.rename.serializing       526441                       # count of serializing insts renamed (Count)
board.processor.cores26.core.rename.tempSerializing       525165                       # count of temporary serializing insts renamed (Count)
board.processor.cores26.core.rename.skidInsts     66606938                       # count of insts added to the skid buffer (Count)
board.processor.cores26.core.rob.reads     1369429581                       # The number of ROB reads (Count)
board.processor.cores26.core.rob.writes    1238503575                       # The number of ROB writes (Count)
board.processor.cores26.core.thread_0.numInsts    239567916                       # Number of Instructions committed (Count)
board.processor.cores26.core.thread_0.numOps    461210183                       # Number of Ops committed (Count)
board.processor.cores26.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores27.core.numCycles      613518303                       # Number of cpu cycles simulated (Cycle)
board.processor.cores27.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores27.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores27.core.instsAdded     260284727                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores27.core.nonSpecInstsAdded      1011389                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores27.core.instsIssued    246642555                       # Number of instructions issued (Count)
board.processor.cores27.core.squashedInstsIssued       562323                       # Number of squashed instructions issued (Count)
board.processor.cores27.core.squashedInstsExamined     55160516                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores27.core.squashedOperandsExamined     62701969                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores27.core.squashedNonSpecRemoved       334461                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores27.core.numIssuedDist::samples    358933237                       # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::mean     0.687154                       # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::stdev     1.605504                       # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::0    284152624     79.17%     79.17% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::1     16429596      4.58%     83.74% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::2     15048124      4.19%     87.94% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::3     12167547      3.39%     91.33% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::4     11768635      3.28%     94.60% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::5      7401273      2.06%     96.67% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::6      6145152      1.71%     98.38% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::7      3900035      1.09%     99.47% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::8      1920251      0.53%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores27.core.numIssuedDist::total    358933237                       # Number of insts issued each cycle (Count)
board.processor.cores27.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::IntAlu      2243942     48.56%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::IntMult            0      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::IntDiv            0      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatAdd            0      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatCmp            0      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatCvt           13      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatMult            0      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatMultAcc            0      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatDiv            0      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatMisc            0      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatSqrt            0      0.00%     48.56% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdAdd         8054      0.17%     48.73% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdAddAcc            0      0.00%     48.73% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdAlu       748127     16.19%     64.92% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdCmp           61      0.00%     64.92% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdCvt        15033      0.33%     65.25% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdMisc       198140      4.29%     69.54% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdMult            0      0.00%     69.54% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdMultAcc            0      0.00%     69.54% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdShift        55621      1.20%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdShiftAcc            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdDiv            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdSqrt            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatAdd           76      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatAlu            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatCmp            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatCvt            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatDiv            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatMisc            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatMult            2      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatMultAcc            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatSqrt            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdReduceAdd            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdReduceAlu            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdReduceCmp            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdAes            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdAesMix            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdSha1Hash            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdSha1Hash2            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdSha256Hash            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdSha256Hash2            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdShaSigma2            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdShaSigma3            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::SimdPredAlu            0      0.00%     70.74% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::MemRead       530998     11.49%     82.23% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::MemWrite       433737      9.39%     91.62% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatMemRead       291977      6.32%     97.94% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::FloatMemWrite        95400      2.06%    100.00% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores27.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores27.core.statIssuedInstType_0::No_OpClass      1549916      0.63%      0.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::IntAlu    183549770     74.42%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::IntMult      1692607      0.69%     75.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::IntDiv       235306      0.10%     75.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatAdd        55399      0.02%     75.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatCvt        10665      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatMult            1      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdAdd        73139      0.03%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdAlu      4326541      1.75%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdCmp        12112      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdCvt       211849      0.09%     77.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdMisc       878670      0.36%     78.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdMult            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdShift       170724      0.07%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatAdd        10999      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatCmp          336      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatCvt        29656      0.01%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatDiv          774      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatMult         5614      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatSqrt           18      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdAes            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::MemRead     31762411     12.88%     91.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::MemWrite     18470222      7.49%     98.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatMemRead      2162138      0.88%     99.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::FloatMemWrite      1433688      0.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.statIssuedInstType_0::total    246642555                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores27.core.issueRate       0.402013                       # Inst issue rate ((Count/Cycle))
board.processor.cores27.core.fuBusy           4621181                       # FU busy when requested (Count)
board.processor.cores27.core.fuBusyRate      0.018736                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores27.core.intInstQueueReads    833417787                       # Number of integer instruction queue reads (Count)
board.processor.cores27.core.intInstQueueWrites    302440759                       # Number of integer instruction queue writes (Count)
board.processor.cores27.core.intInstQueueWakeupAccesses    230105757                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores27.core.fpInstQueueReads     23984064                       # Number of floating instruction queue reads (Count)
board.processor.cores27.core.fpInstQueueWrites     14104244                       # Number of floating instruction queue writes (Count)
board.processor.cores27.core.fpInstQueueWakeupAccesses     10996408                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores27.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores27.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores27.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores27.core.intAluAccesses    237030435                       # Number of integer alu accesses (Count)
board.processor.cores27.core.fpAluAccesses     12683385                       # Number of floating point alu accesses (Count)
board.processor.cores27.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores27.core.numInsts       243559421                       # Number of executed instructions (Count)
board.processor.cores27.core.numLoadInsts     32804476                       # Number of load instructions executed (Count)
board.processor.cores27.core.numSquashedInsts      2226490                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores27.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores27.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores27.core.numRefs         52170439                       # Number of memory reference insts executed (Count)
board.processor.cores27.core.numBranches     22837990                       # Number of branches executed (Count)
board.processor.cores27.core.numStoreInsts     19365963                       # Number of stores executed (Count)
board.processor.cores27.core.numRate         0.396988                       # Inst execution rate ((Count/Cycle))
board.processor.cores27.core.timesIdled       1359662                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores27.core.idleCycles     254585066                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores27.core.quiesceCycles   6407219325                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores27.core.committedInsts    108792303                       # Number of Instructions Simulated (Count)
board.processor.cores27.core.committedOps    206135600                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores27.core.cpi             5.639354                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores27.core.totalCpi        5.639354                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores27.core.ipc             0.177325                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores27.core.totalIpc        0.177325                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores27.core.intRegfileReads    367313576                       # Number of integer regfile reads (Count)
board.processor.cores27.core.intRegfileWrites    190244713                       # Number of integer regfile writes (Count)
board.processor.cores27.core.fpRegfileReads     17470148                       # Number of floating regfile reads (Count)
board.processor.cores27.core.fpRegfileWrites      9504833                       # Number of floating regfile writes (Count)
board.processor.cores27.core.ccRegfileReads    103706206                       # number of cc regfile reads (Count)
board.processor.cores27.core.ccRegfileWrites     77811053                       # number of cc regfile writes (Count)
board.processor.cores27.core.miscRegfileReads     98276146                       # number of misc regfile reads (Count)
board.processor.cores27.core.miscRegfileWrites       224799                       # number of misc regfile writes (Count)
board.processor.cores27.core.MemDepUnit__0.insertedLoads     35438007                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores27.core.MemDepUnit__0.insertedStores     21734175                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores27.core.MemDepUnit__0.conflictingLoads      3893024                       # Number of conflicting loads. (Count)
board.processor.cores27.core.MemDepUnit__0.conflictingStores      4373500                       # Number of conflicting stores. (Count)
board.processor.cores27.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores27.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores27.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores27.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores27.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores27.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores27.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores27.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores27.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores27.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores27.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores27.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores27.core.branchPred.lookups     30358189                       # Number of BP lookups (Count)
board.processor.cores27.core.branchPred.condPredicted     18876179                       # Number of conditional branches predicted (Count)
board.processor.cores27.core.branchPred.condIncorrect      2325482                       # Number of conditional branches incorrect (Count)
board.processor.cores27.core.branchPred.BTBLookups     16863947                       # Number of BTB lookups (Count)
board.processor.cores27.core.branchPred.BTBHits     14298586                       # Number of BTB hits (Count)
board.processor.cores27.core.branchPred.BTBHitRatio     0.847879                       # BTB Hit Ratio (Ratio)
board.processor.cores27.core.branchPred.RASUsed      3341245                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores27.core.branchPred.RASIncorrect        98540                       # Number of incorrect RAS predictions. (Count)
board.processor.cores27.core.branchPred.indirectLookups      1045380                       # Number of indirect predictor lookups. (Count)
board.processor.cores27.core.branchPred.indirectHits       399273                       # Number of indirect target hits. (Count)
board.processor.cores27.core.branchPred.indirectMisses       646107                       # Number of indirect misses. (Count)
board.processor.cores27.core.branchPred.indirectMispredicted       207728                       # Number of mispredicted indirect branches. (Count)
board.processor.cores27.core.commit.commitSquashedInsts     53945618                       # The number of squashed insts skipped by commit (Count)
board.processor.cores27.core.commit.commitNonSpecStalls       676928                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores27.core.commit.branchMispredicts      2156795                       # The number of times a branch was mispredicted (Count)
board.processor.cores27.core.commit.numCommittedDist::samples    350185361                       # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::mean     0.588647                       # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::stdev     1.703102                       # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::0    294863515     84.20%     84.20% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::1     13937361      3.98%     88.18% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::2      9671591      2.76%     90.94% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::3      9184742      2.62%     93.57% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::4      5348614      1.53%     95.09% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::5      2634128      0.75%     95.85% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::6      1931721      0.55%     96.40% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::7      1764103      0.50%     96.90% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::8     10849586      3.10%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.numCommittedDist::total    350185361                       # Number of insts commited each cycle (Count)
board.processor.cores27.core.commit.instsCommitted    108792303                       # Number of instructions committed (Count)
board.processor.cores27.core.commit.opsCommitted    206135600                       # Number of ops (including micro ops) committed (Count)
board.processor.cores27.core.commit.memRefs     43295173                       # Number of memory references committed (Count)
board.processor.cores27.core.commit.loads     27278436                       # Number of loads committed (Count)
board.processor.cores27.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores27.core.commit.membars       314015                       # Number of memory barriers committed (Count)
board.processor.cores27.core.commit.branches     19886750                       # Number of branches committed (Count)
board.processor.cores27.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores27.core.commit.floating      9446974                       # Number of committed floating point instructions. (Count)
board.processor.cores27.core.commit.integer    196640527                       # Number of committed integer instructions. (Count)
board.processor.cores27.core.commit.functionCalls      2392228                       # Number of function calls committed. (Count)
board.processor.cores27.core.commit.committedInstType_0::No_OpClass       181077      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::IntAlu    155095095     75.24%     75.33% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::IntMult      1681247      0.82%     76.14% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::IntDiv       220242      0.11%     76.25% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatAdd        38218      0.02%     76.27% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.27% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatCvt         8672      0.00%     76.27% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatMult            0      0.00%     76.27% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.27% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.27% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.27% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.27% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdAdd        67924      0.03%     76.31% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.31% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdAlu      4283583      2.08%     78.38% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdCmp        11526      0.01%     78.39% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdCvt       193292      0.09%     78.48% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdMisc       856445      0.42%     78.90% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdMult            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.90% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdShift       164562      0.08%     78.98% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatAdd         9493      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatCmp          333      0.00%     78.98% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatCvt        23278      0.01%     78.99% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatDiv          650      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.99% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatMult         4780      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatSqrt           10      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdAes            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::MemRead     26002209     12.61%     91.61% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::MemWrite     15381690      7.46%     99.07% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatMemRead      1276227      0.62%     99.69% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::FloatMemWrite       635047      0.31%    100.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores27.core.commit.committedInstType_0::total    206135600                       # Class of committed instruction (Count)
board.processor.cores27.core.commit.commitEligibleSamples     10849586                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores27.core.decode.idleCycles    113660044                       # Number of cycles decode is idle (Cycle)
board.processor.cores27.core.decode.blockedCycles    199956673                       # Number of cycles decode is blocked (Cycle)
board.processor.cores27.core.decode.runCycles     36354055                       # Number of cycles decode is running (Cycle)
board.processor.cores27.core.decode.unblockCycles      6646111                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores27.core.decode.squashCycles      2316354                       # Number of cycles decode is squashing (Cycle)
board.processor.cores27.core.decode.branchResolved     13476412                       # Number of times decode resolved a branch (Count)
board.processor.cores27.core.decode.branchMispred       842602                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores27.core.decode.decodedInsts    273938411                       # Number of instructions handled by decode (Count)
board.processor.cores27.core.decode.squashedInsts      4118528                       # Number of squashed instructions handled by decode (Count)
board.processor.cores27.core.fetch.icacheStallCycles    104934437                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores27.core.fetch.insts    154243967                       # Number of instructions fetch has processed (Count)
board.processor.cores27.core.fetch.branches     30358189                       # Number of branches that fetch encountered (Count)
board.processor.cores27.core.fetch.predictedBranches     18039104                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores27.core.fetch.cycles    225795758                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores27.core.fetch.squashCycles      6299292                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores27.core.fetch.tlbCycles     17997852                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores27.core.fetch.miscStallCycles      1110005                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores27.core.fetch.pendingTrapStallCycles      5596327                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores27.core.fetch.pendingQuiesceStallCycles        82710                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores27.core.fetch.icacheWaitRetryStallCycles       266502                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores27.core.fetch.cacheLines     20272851                       # Number of cache lines fetched (Count)
board.processor.cores27.core.fetch.icacheSquashes      1054711                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores27.core.fetch.tlbSquashes        52303                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores27.core.fetch.nisnDist::samples    358933237                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::mean     0.831705                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::stdev     2.268953                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::0    309584410     86.25%     86.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::1      3657751      1.02%     87.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::2      2750958      0.77%     88.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::3      2984948      0.83%     88.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::4      4586908      1.28%     90.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::5      4178385      1.16%     91.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::6      2898928      0.81%     92.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::7      2548721      0.71%     92.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::8     25742228      7.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.nisnDist::total    358933237                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores27.core.fetch.branchRate     0.049482                       # Number of branch fetches per cycle (Ratio)
board.processor.cores27.core.fetch.rate      0.251409                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores27.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores27.core.iew.squashCycles      2316354                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores27.core.iew.blockCycles     48513320                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores27.core.iew.unblockCycles     21103786                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores27.core.iew.dispatchedInsts    261296116                       # Number of instructions dispatched to IQ (Count)
board.processor.cores27.core.iew.dispSquashedInsts       202612                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores27.core.iew.dispLoadInsts     35438007                       # Number of dispatched load instructions (Count)
board.processor.cores27.core.iew.dispStoreInsts     21734175                       # Number of dispatched store instructions (Count)
board.processor.cores27.core.iew.dispNonSpecInsts       483326                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores27.core.iew.iqFullEvents       235203                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores27.core.iew.lsqFullEvents     20743373                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores27.core.iew.memOrderViolationEvents        93318                       # Number of memory order violations (Count)
board.processor.cores27.core.iew.predictedTakenIncorrect       478818                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores27.core.iew.predictedNotTakenIncorrect      1858611                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores27.core.iew.branchMispredicts      2337429                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores27.core.iew.instsToCommit    242668025                       # Cumulative count of insts sent to commit (Count)
board.processor.cores27.core.iew.writebackCount    241102165                       # Cumulative count of insts written-back (Count)
board.processor.cores27.core.iew.producerInst    172532950                       # Number of instructions producing a value (Count)
board.processor.cores27.core.iew.consumerInst    290034400                       # Number of instructions consuming a value (Count)
board.processor.cores27.core.iew.wbRate      0.392983                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores27.core.iew.wbFanout     0.594871                       # Average fanout of values written-back ((Count/Count))
board.processor.cores27.core.lsq0.forwLoads      4320320                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores27.core.lsq0.squashedLoads      8159571                       # Number of loads squashed (Count)
board.processor.cores27.core.lsq0.ignoredResponses        27070                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores27.core.lsq0.memOrderViolation        93318                       # Number of memory ordering violations (Count)
board.processor.cores27.core.lsq0.squashedStores      5717438                       # Number of stores squashed (Count)
board.processor.cores27.core.lsq0.rescheduledLoads        46316                       # Number of loads that were rescheduled (Count)
board.processor.cores27.core.lsq0.blockedByCache        31537                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores27.core.lsq0.loadToUse::samples     27237298                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::mean    20.765671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::stdev    99.508359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::0-9     25442769     93.41%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::10-19       257448      0.95%     94.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::20-29       121215      0.45%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::30-39        23765      0.09%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::40-49        14471      0.05%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::50-59        29592      0.11%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::60-69        13819      0.05%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::70-79         5446      0.02%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::80-89         5395      0.02%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::90-99         5134      0.02%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::100-109         5327      0.02%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::110-119         4875      0.02%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::120-129         6061      0.02%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::130-139         9556      0.04%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::140-149        52977      0.19%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::150-159        21401      0.08%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::160-169        17817      0.07%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::170-179        14656      0.05%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::180-189        26798      0.10%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::190-199        20321      0.07%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::200-209        21890      0.08%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::210-219        25756      0.09%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::220-229       109730      0.40%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::230-239        97211      0.36%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::240-249        81587      0.30%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::250-259        62223      0.23%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::260-269        51587      0.19%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::270-279        44326      0.16%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::280-289        41642      0.15%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::290-299        37345      0.14%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::overflows       565158      2.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::max_value        17830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.lsq0.loadToUse::total     27237298                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores27.core.mmu.dtb.rdAccesses     33391079                       # TLB accesses on read requests (Count)
board.processor.cores27.core.mmu.dtb.wrAccesses     19607225                       # TLB accesses on write requests (Count)
board.processor.cores27.core.mmu.dtb.rdMisses       624688                       # TLB misses on read requests (Count)
board.processor.cores27.core.mmu.dtb.wrMisses       236426                       # TLB misses on write requests (Count)
board.processor.cores27.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores27.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores27.core.mmu.itb.wrAccesses     21239055                       # TLB accesses on write requests (Count)
board.processor.cores27.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores27.core.mmu.itb.wrMisses       632536                       # TLB misses on write requests (Count)
board.processor.cores27.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores27.core.power_state.numTransitions         5012                       # Number of power state transitions (Count)
board.processor.cores27.core.power_state.ticksClkGated::samples         2507                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores27.core.power_state.ticksClkGated::mean 851088940.934583                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores27.core.power_state.ticksClkGated::stdev 299107991.711560                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores27.core.power_state.ticksClkGated::1000-5e+10         2507    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores27.core.power_state.ticksClkGated::min_value         1666                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores27.core.power_state.ticksClkGated::max_value    998819514                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores27.core.power_state.ticksClkGated::total         2507                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores27.core.power_state.pwrStateResidencyTicks::ON 204300886229                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores27.core.power_state.pwrStateResidencyTicks::CLK_GATED 2133679974923                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores27.core.rename.squashCycles      2316354                       # Number of cycles rename is squashing (Cycle)
board.processor.cores27.core.rename.idleCycles    117026457                       # Number of cycles rename is idle (Cycle)
board.processor.cores27.core.rename.blockCycles    102328107                       # Number of cycles rename is blocking (Cycle)
board.processor.cores27.core.rename.serializeStallCycles     45127263                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores27.core.rename.runCycles     39294548                       # Number of cycles rename is running (Cycle)
board.processor.cores27.core.rename.unblockCycles     52840508                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores27.core.rename.renamedInsts    268172519                       # Number of instructions processed by rename (Count)
board.processor.cores27.core.rename.ROBFullEvents      1637292                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores27.core.rename.IQFullEvents      9660765                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores27.core.rename.LQFullEvents      7926212                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores27.core.rename.SQFullEvents     34592939                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores27.core.rename.fullRegistersEvents           61                       # Number of times there has been no free registers (Count)
board.processor.cores27.core.rename.renamedOperands    306054440                       # Number of destination operands rename has renamed (Count)
board.processor.cores27.core.rename.lookups    661569346                       # Number of register rename lookups that rename has made (Count)
board.processor.cores27.core.rename.intLookups    412035645                       # Number of integer rename lookups (Count)
board.processor.cores27.core.rename.fpLookups     18355511                       # Number of floating rename lookups (Count)
board.processor.cores27.core.rename.committedMaps    242384784                       # Number of HB maps that are committed (Count)
board.processor.cores27.core.rename.undoneMaps     63669656                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores27.core.rename.serializing       336124                       # count of serializing insts renamed (Count)
board.processor.cores27.core.rename.tempSerializing       336094                       # count of temporary serializing insts renamed (Count)
board.processor.cores27.core.rename.skidInsts     31700824                       # count of insts added to the skid buffer (Count)
board.processor.cores27.core.rob.reads      598660251                       # The number of ROB reads (Count)
board.processor.cores27.core.rob.writes     528945194                       # The number of ROB writes (Count)
board.processor.cores27.core.thread_0.numInsts    108792303                       # Number of Instructions committed (Count)
board.processor.cores27.core.thread_0.numOps    206135600                       # Number of Ops committed (Count)
board.processor.cores27.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores28.core.numCycles     1358826409                       # Number of cpu cycles simulated (Cycle)
board.processor.cores28.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores28.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores28.core.instsAdded     756537645                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores28.core.nonSpecInstsAdded      1122270                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores28.core.instsIssued    705554859                       # Number of instructions issued (Count)
board.processor.cores28.core.squashedInstsIssued      1818005                       # Number of squashed instructions issued (Count)
board.processor.cores28.core.squashedInstsExamined    206069378                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores28.core.squashedOperandsExamined    234573472                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores28.core.squashedNonSpecRemoved       301269                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores28.core.numIssuedDist::samples    910980180                       # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::mean     0.774501                       # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::stdev     1.782184                       # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::0    717148304     78.72%     78.72% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::1     40004868      4.39%     83.11% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::2     32753348      3.60%     86.71% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::3     27849820      3.06%     89.77% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::4     26040717      2.86%     92.63% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::5     22650919      2.49%     95.11% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::6     21478454      2.36%     97.47% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::7     14224352      1.56%     99.03% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::8      8829398      0.97%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores28.core.numIssuedDist::total    910980180                       # Number of insts issued each cycle (Count)
board.processor.cores28.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::IntAlu      8958499     66.90%     66.90% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::IntMult            0      0.00%     66.90% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::IntDiv            0      0.00%     66.90% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatAdd            0      0.00%     66.90% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatCmp            0      0.00%     66.90% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatCvt          226      0.00%     66.91% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatMult            0      0.00%     66.91% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatMultAcc            0      0.00%     66.91% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatDiv            0      0.00%     66.91% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatMisc            0      0.00%     66.91% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatSqrt            0      0.00%     66.91% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdAdd          226      0.00%     66.91% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdAddAcc            0      0.00%     66.91% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdAlu        49270      0.37%     67.28% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdCmp          159      0.00%     67.28% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdCvt         4550      0.03%     67.31% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdMisc         7467      0.06%     67.37% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdMult            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdMultAcc            0      0.00%     67.37% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdShift         1692      0.01%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdShiftAcc            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdDiv            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdSqrt            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatAdd            2      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatAlu            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatCmp            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatCvt            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatDiv            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatMisc            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatMult            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatMultAcc            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatSqrt            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdReduceAdd            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdReduceAlu            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdReduceCmp            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdAes            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdAesMix            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdSha1Hash            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdSha1Hash2            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdSha256Hash            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdSha256Hash2            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdShaSigma2            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdShaSigma3            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::SimdPredAlu            0      0.00%     67.38% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::MemRead      1511600     11.29%     78.67% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::MemWrite      1430864     10.69%     89.35% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatMemRead      1057931      7.90%     97.26% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::FloatMemWrite       367501      2.74%    100.00% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores28.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores28.core.statIssuedInstType_0::No_OpClass      3750128      0.53%      0.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::IntAlu    529600728     75.06%     75.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::IntMult       455822      0.06%     75.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::IntDiv        92331      0.01%     75.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatAdd       518907      0.07%     75.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatCvt       123589      0.02%     75.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatMult            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdAdd        37132      0.01%     75.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdAlu      1456917      0.21%     75.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdCmp        22359      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdCvt       300340      0.04%     76.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdMisc      1275282      0.18%     76.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdMult            0      0.00%     76.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdShift        52218      0.01%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdDiv            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdSqrt            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatAdd         1442      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatCmp            2      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatCvt         6764      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatDiv           23      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatMult         1494      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdAes            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdAesMix            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::MemRead    101239838     14.35%     90.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::MemWrite     55259556      7.83%     98.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatMemRead      4966069      0.70%     99.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::FloatMemWrite      6393918      0.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.statIssuedInstType_0::total    705554859                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores28.core.issueRate       0.519238                       # Inst issue rate ((Count/Cycle))
board.processor.cores28.core.fuBusy          13389987                       # FU busy when requested (Count)
board.processor.cores28.core.fuBusyRate      0.018978                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores28.core.intInstQueueReads   2303908454                       # Number of integer instruction queue reads (Count)
board.processor.cores28.core.intInstQueueWrites    938191017                       # Number of integer instruction queue writes (Count)
board.processor.cores28.core.intInstQueueWakeupAccesses    671011319                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores28.core.fpInstQueueReads     33389436                       # Number of floating instruction queue reads (Count)
board.processor.cores28.core.fpInstQueueWrites     25838726                       # Number of floating instruction queue writes (Count)
board.processor.cores28.core.fpInstQueueWakeupAccesses     15153923                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores28.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores28.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores28.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores28.core.intAluAccesses    697809427                       # Number of integer alu accesses (Count)
board.processor.cores28.core.fpAluAccesses     17385291                       # Number of floating point alu accesses (Count)
board.processor.cores28.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores28.core.numInsts       693818044                       # Number of executed instructions (Count)
board.processor.cores28.core.numLoadInsts    101490133                       # Number of load instructions executed (Count)
board.processor.cores28.core.numSquashedInsts      8335963                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores28.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores28.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores28.core.numRefs        161457246                       # Number of memory reference insts executed (Count)
board.processor.cores28.core.numBranches     74829207                       # Number of branches executed (Count)
board.processor.cores28.core.numStoreInsts     59967113                       # Number of stores executed (Count)
board.processor.cores28.core.numRate         0.510601                       # Inst execution rate ((Count/Cycle))
board.processor.cores28.core.timesIdled       2624748                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores28.core.idleCycles     447846229                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores28.core.quiesceCycles   5661909502                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores28.core.committedInsts    283861568                       # Number of Instructions Simulated (Count)
board.processor.cores28.core.committedOps    551590537                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores28.core.cpi             4.786933                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores28.core.totalCpi        4.786933                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores28.core.ipc             0.208902                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores28.core.totalIpc        0.208902                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores28.core.intRegfileReads   1009690562                       # Number of integer regfile reads (Count)
board.processor.cores28.core.intRegfileWrites    542803473                       # Number of integer regfile writes (Count)
board.processor.cores28.core.fpRegfileReads     14478511                       # Number of floating regfile reads (Count)
board.processor.cores28.core.fpRegfileWrites      8675005                       # Number of floating regfile writes (Count)
board.processor.cores28.core.ccRegfileReads    339111218                       # number of cc regfile reads (Count)
board.processor.cores28.core.ccRegfileWrites    195311888                       # number of cc regfile writes (Count)
board.processor.cores28.core.miscRegfileReads    323315634                       # number of misc regfile reads (Count)
board.processor.cores28.core.miscRegfileWrites       295991                       # number of misc regfile writes (Count)
board.processor.cores28.core.MemDepUnit__0.insertedLoads    112382272                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores28.core.MemDepUnit__0.insertedStores     67078824                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores28.core.MemDepUnit__0.conflictingLoads     11466871                       # Number of conflicting loads. (Count)
board.processor.cores28.core.MemDepUnit__0.conflictingStores     13290935                       # Number of conflicting stores. (Count)
board.processor.cores28.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores28.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores28.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores28.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores28.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores28.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores28.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores28.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores28.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores28.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores28.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores28.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores28.core.branchPred.lookups     99960832                       # Number of BP lookups (Count)
board.processor.cores28.core.branchPred.condPredicted     76008566                       # Number of conditional branches predicted (Count)
board.processor.cores28.core.branchPred.condIncorrect      5173566                       # Number of conditional branches incorrect (Count)
board.processor.cores28.core.branchPred.BTBLookups     29153383                       # Number of BTB lookups (Count)
board.processor.cores28.core.branchPred.BTBHits     26592344                       # Number of BTB hits (Count)
board.processor.cores28.core.branchPred.BTBHitRatio     0.912153                       # BTB Hit Ratio (Ratio)
board.processor.cores28.core.branchPred.RASUsed      7833041                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores28.core.branchPred.RASIncorrect       144674                       # Number of incorrect RAS predictions. (Count)
board.processor.cores28.core.branchPred.indirectLookups      5762796                       # Number of indirect predictor lookups. (Count)
board.processor.cores28.core.branchPred.indirectHits      3401827                       # Number of indirect target hits. (Count)
board.processor.cores28.core.branchPred.indirectMisses      2360969                       # Number of indirect misses. (Count)
board.processor.cores28.core.branchPred.indirectMispredicted      1156500                       # Number of mispredicted indirect branches. (Count)
board.processor.cores28.core.commit.commitSquashedInsts    202957774                       # The number of squashed insts skipped by commit (Count)
board.processor.cores28.core.commit.commitNonSpecStalls       821001                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores28.core.commit.branchMispredicts      5630046                       # The number of times a branch was mispredicted (Count)
board.processor.cores28.core.commit.numCommittedDist::samples    879745382                       # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::mean     0.626989                       # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::stdev     1.865574                       # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::0    753417290     85.64%     85.64% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::1     27245192      3.10%     88.74% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::2     16097789      1.83%     90.57% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::3     22029027      2.50%     93.07% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::4      8079528      0.92%     93.99% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::5      5773438      0.66%     94.65% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::6      4392113      0.50%     95.15% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::7      3163334      0.36%     95.50% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::8     39547671      4.50%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.numCommittedDist::total    879745382                       # Number of insts commited each cycle (Count)
board.processor.cores28.core.commit.instsCommitted    283861568                       # Number of instructions committed (Count)
board.processor.cores28.core.commit.opsCommitted    551590537                       # Number of ops (including micro ops) committed (Count)
board.processor.cores28.core.commit.memRefs    127300681                       # Number of memory references committed (Count)
board.processor.cores28.core.commit.loads     79710442                       # Number of loads committed (Count)
board.processor.cores28.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores28.core.commit.membars       372559                       # Number of memory barriers committed (Count)
board.processor.cores28.core.commit.branches     64311999                       # Number of branches committed (Count)
board.processor.cores28.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores28.core.commit.floating      8078962                       # Number of committed floating point instructions. (Count)
board.processor.cores28.core.commit.integer    545919969                       # Number of committed integer instructions. (Count)
board.processor.cores28.core.commit.functionCalls      5267864                       # Number of function calls committed. (Count)
board.processor.cores28.core.commit.committedInstType_0::No_OpClass       289197      0.05%      0.05% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::IntAlu    420453599     76.23%     76.28% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::IntMult       434549      0.08%     76.36% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::IntDiv        85431      0.02%     76.37% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatAdd       411717      0.07%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatCvt         5040      0.00%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatMult            0      0.00%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdAdd        28722      0.01%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.45% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdAlu      1089413      0.20%     76.65% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdCmp        20250      0.00%     76.65% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdCvt       266340      0.05%     76.70% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdMisc      1159260      0.21%     76.91% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdMult            0      0.00%     76.91% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.91% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdShift        37228      0.01%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdDiv            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdSqrt            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatAdd         1429      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatCmp            2      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatCvt         6181      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatDiv           20      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatMult         1478      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdAes            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdAesMix            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.92% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::MemRead     78149972     14.17%     91.09% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::MemWrite     44806778      8.12%     99.21% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatMemRead      1560470      0.28%     99.50% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::FloatMemWrite      2783461      0.50%    100.00% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores28.core.commit.committedInstType_0::total    551590537                       # Class of committed instruction (Count)
board.processor.cores28.core.commit.commitEligibleSamples     39547671                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores28.core.decode.idleCycles    226046390                       # Number of cycles decode is idle (Cycle)
board.processor.cores28.core.decode.blockedCycles    558502686                       # Number of cycles decode is blocked (Cycle)
board.processor.cores28.core.decode.runCycles    107716416                       # Number of cycles decode is running (Cycle)
board.processor.cores28.core.decode.unblockCycles     12637720                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores28.core.decode.squashCycles      6076968                       # Number of cycles decode is squashing (Cycle)
board.processor.cores28.core.decode.branchResolved     24833241                       # Number of times decode resolved a branch (Count)
board.processor.cores28.core.decode.branchMispred       722528                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores28.core.decode.decodedInsts    803694790                       # Number of instructions handled by decode (Count)
board.processor.cores28.core.decode.squashedInsts      3361081                       # Number of squashed instructions handled by decode (Count)
board.processor.cores28.core.fetch.icacheStallCycles    225233585                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores28.core.fetch.insts    439122699                       # Number of instructions fetch has processed (Count)
board.processor.cores28.core.fetch.branches     99960832                       # Number of branches that fetch encountered (Count)
board.processor.cores28.core.fetch.predictedBranches     37827212                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores28.core.fetch.cycles    641833235                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores28.core.fetch.squashCycles     13577600                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores28.core.fetch.tlbCycles     25410538                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores28.core.fetch.miscStallCycles      1203907                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores28.core.fetch.pendingTrapStallCycles      9773467                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores28.core.fetch.pendingQuiesceStallCycles        67012                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores28.core.fetch.icacheWaitRetryStallCycles       669636                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores28.core.fetch.cacheLines     58196314                       # Number of cache lines fetched (Count)
board.processor.cores28.core.fetch.icacheSquashes      2145598                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores28.core.fetch.tlbSquashes       148455                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores28.core.fetch.nisnDist::samples    910980180                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::mean     0.945942                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::stdev     2.424083                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::0    773445911     84.90%     84.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::1      8079107      0.89%     85.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::2      7422187      0.81%     86.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::3     10196752      1.12%     87.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::4      9104093      1.00%     88.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::5      8800152      0.97%     89.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::6      8079837      0.89%     90.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::7      7492551      0.82%     91.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::8     78359590      8.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.nisnDist::total    910980180                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores28.core.fetch.branchRate     0.073564                       # Number of branch fetches per cycle (Ratio)
board.processor.cores28.core.fetch.rate      0.323163                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores28.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores28.core.iew.squashCycles      6076968                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores28.core.iew.blockCycles    208156978                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores28.core.iew.unblockCycles     57202663                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores28.core.iew.dispatchedInsts    757659915                       # Number of instructions dispatched to IQ (Count)
board.processor.cores28.core.iew.dispSquashedInsts       468747                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores28.core.iew.dispLoadInsts    112382272                       # Number of dispatched load instructions (Count)
board.processor.cores28.core.iew.dispStoreInsts     67078824                       # Number of dispatched store instructions (Count)
board.processor.cores28.core.iew.dispNonSpecInsts       563431                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores28.core.iew.iqFullEvents      1031994                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores28.core.iew.lsqFullEvents     55484810                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores28.core.iew.memOrderViolationEvents       309947                       # Number of memory order violations (Count)
board.processor.cores28.core.iew.predictedTakenIncorrect      1561035                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores28.core.iew.predictedNotTakenIncorrect      4546960                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores28.core.iew.branchMispredicts      6107995                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores28.core.iew.instsToCommit    690620212                       # Cumulative count of insts sent to commit (Count)
board.processor.cores28.core.iew.writebackCount    686165242                       # Cumulative count of insts written-back (Count)
board.processor.cores28.core.iew.producerInst    483206023                       # Number of instructions producing a value (Count)
board.processor.cores28.core.iew.consumerInst    767671302                       # Number of instructions consuming a value (Count)
board.processor.cores28.core.iew.wbRate      0.504969                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores28.core.iew.wbFanout     0.629444                       # Average fanout of values written-back ((Count/Count))
board.processor.cores28.core.lsq0.forwLoads     11893587                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores28.core.lsq0.squashedLoads     32671830                       # Number of loads squashed (Count)
board.processor.cores28.core.lsq0.ignoredResponses        52653                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores28.core.lsq0.memOrderViolation       309947                       # Number of memory ordering violations (Count)
board.processor.cores28.core.lsq0.squashedStores     19488585                       # Number of stores squashed (Count)
board.processor.cores28.core.lsq0.rescheduledLoads        78910                       # Number of loads that were rescheduled (Count)
board.processor.cores28.core.lsq0.blockedByCache        89933                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores28.core.lsq0.loadToUse::samples     79583460                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::mean    21.312380                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::stdev    83.306833                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::0-9     72349142     90.91%     90.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::10-19      1322289      1.66%     92.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::20-29       584261      0.73%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::30-39       140748      0.18%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::40-49       100747      0.13%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::50-59       105371      0.13%     93.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::60-69        51128      0.06%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::70-79        23953      0.03%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::80-89        21928      0.03%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::90-99        22151      0.03%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::100-109        22944      0.03%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::110-119        30227      0.04%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::120-129        40871      0.05%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::130-139        68132      0.09%     94.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::140-149       358366      0.45%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::150-159       171654      0.22%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::160-169       106057      0.13%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::170-179        76056      0.10%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::180-189       147668      0.19%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::190-199       128786      0.16%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::200-209       109606      0.14%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::210-219       121004      0.15%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::220-229       455075      0.57%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::230-239       550543      0.69%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::240-249       331706      0.42%     97.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::250-259       237850      0.30%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::260-269       162386      0.20%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::270-279       132299      0.17%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::280-289       119139      0.15%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::290-299       117423      0.15%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::overflows      1373950      1.73%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::max_value        19726                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.lsq0.loadToUse::total     79583460                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores28.core.mmu.dtb.rdAccesses    104442550                       # TLB accesses on read requests (Count)
board.processor.cores28.core.mmu.dtb.wrAccesses     60618649                       # TLB accesses on write requests (Count)
board.processor.cores28.core.mmu.dtb.rdMisses      2769623                       # TLB misses on read requests (Count)
board.processor.cores28.core.mmu.dtb.wrMisses       640798                       # TLB misses on write requests (Count)
board.processor.cores28.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores28.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores28.core.mmu.itb.wrAccesses     59964704                       # TLB accesses on write requests (Count)
board.processor.cores28.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores28.core.mmu.itb.wrMisses      1563003                       # TLB misses on write requests (Count)
board.processor.cores28.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores28.core.power_state.numTransitions         3842                       # Number of power state transitions (Count)
board.processor.cores28.core.power_state.ticksClkGated::samples         1922                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores28.core.power_state.ticksClkGated::mean 981003668.366285                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores28.core.power_state.ticksClkGated::stdev 98990980.826669                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores28.core.power_state.ticksClkGated::1000-5e+10         1922    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores28.core.power_state.ticksClkGated::min_value       703297                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores28.core.power_state.ticksClkGated::max_value    998762904                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores28.core.power_state.ticksClkGated::total         1922                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores28.core.power_state.pwrStateResidencyTicks::ON 452488563136                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores28.core.power_state.pwrStateResidencyTicks::CLK_GATED 1885489050600                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores28.core.rename.squashCycles      6076968                       # Number of cycles rename is squashing (Cycle)
board.processor.cores28.core.rename.idleCycles    232713610                       # Number of cycles rename is idle (Cycle)
board.processor.cores28.core.rename.blockCycles    390852035                       # Number of cycles rename is blocking (Cycle)
board.processor.cores28.core.rename.serializeStallCycles     41883009                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores28.core.rename.runCycles    112281741                       # Number of cycles rename is running (Cycle)
board.processor.cores28.core.rename.unblockCycles    127172817                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores28.core.rename.renamedInsts    784606689                       # Number of instructions processed by rename (Count)
board.processor.cores28.core.rename.ROBFullEvents      9624162                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores28.core.rename.IQFullEvents     16563503                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores28.core.rename.LQFullEvents     24476798                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores28.core.rename.SQFullEvents     84169644                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores28.core.rename.fullRegistersEvents         1953                       # Number of times there has been no free registers (Count)
board.processor.cores28.core.rename.renamedOperands    854617232                       # Number of destination operands rename has renamed (Count)
board.processor.cores28.core.rename.lookups   1969132532                       # Number of register rename lookups that rename has made (Count)
board.processor.cores28.core.rename.intLookups   1171362502                       # Number of integer rename lookups (Count)
board.processor.cores28.core.rename.fpLookups     16390904                       # Number of floating rename lookups (Count)
board.processor.cores28.core.rename.committedMaps    605720505                       # Number of HB maps that are committed (Count)
board.processor.cores28.core.rename.undoneMaps    248896727                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores28.core.rename.serializing       387021                       # count of serializing insts renamed (Count)
board.processor.cores28.core.rename.tempSerializing       387103                       # count of temporary serializing insts renamed (Count)
board.processor.cores28.core.rename.skidInsts     65143848                       # count of insts added to the skid buffer (Count)
board.processor.cores28.core.rob.reads     1592531626                       # The number of ROB reads (Count)
board.processor.cores28.core.rob.writes    1540507222                       # The number of ROB writes (Count)
board.processor.cores28.core.thread_0.numInsts    283861568                       # Number of Instructions committed (Count)
board.processor.cores28.core.thread_0.numOps    551590537                       # Number of Ops committed (Count)
board.processor.cores28.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores29.core.numCycles     1846791575                       # Number of cpu cycles simulated (Cycle)
board.processor.cores29.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores29.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores29.core.instsAdded     851042262                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores29.core.nonSpecInstsAdded      3441013                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores29.core.instsIssued    809406588                       # Number of instructions issued (Count)
board.processor.cores29.core.squashedInstsIssued      1759479                       # Number of squashed instructions issued (Count)
board.processor.cores29.core.squashedInstsExamined    180159734                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores29.core.squashedOperandsExamined    196865137                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores29.core.squashedNonSpecRemoved       963276                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores29.core.numIssuedDist::samples   1043229117                       # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::mean     0.775867                       # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::stdev     1.681848                       # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::0    797322217     76.43%     76.43% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::1     54458711      5.22%     81.65% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::2     48864699      4.68%     86.33% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::3     37814619      3.62%     89.96% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::4     43396031      4.16%     94.12% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::5     23176422      2.22%     96.34% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::6     19630726      1.88%     98.22% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::7     12001504      1.15%     99.37% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::8      6564188      0.63%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores29.core.numIssuedDist::total   1043229117                       # Number of insts issued each cycle (Count)
board.processor.cores29.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::IntAlu      7392417     49.15%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::IntMult            0      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::IntDiv            0      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatAdd            0      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatCmp            0      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatCvt          108      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatMult            0      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatMultAcc            0      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatDiv            0      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatMisc            0      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatSqrt            0      0.00%     49.15% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdAdd         6173      0.04%     49.19% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdAddAcc            0      0.00%     49.19% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdAlu      1675370     11.14%     60.33% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdCmp          202      0.00%     60.33% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdCvt        31186      0.21%     60.54% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdMisc       451391      3.00%     63.54% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdMult            0      0.00%     63.54% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdMultAcc            0      0.00%     63.54% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdShift       119379      0.79%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdShiftAcc            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdDiv            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdSqrt            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatAdd          548      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatAlu            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatCmp            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatCvt            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatDiv            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatMisc            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatMult           50      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatMultAcc            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatSqrt            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdReduceAdd            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdReduceAlu            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdReduceCmp            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdAes            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdAesMix            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdSha1Hash            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdSha1Hash2            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdSha256Hash            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdSha256Hash2            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdShaSigma2            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdShaSigma3            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::SimdPredAlu            0      0.00%     64.34% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::MemRead      1866427     12.41%     76.75% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::MemWrite      1819606     12.10%     88.85% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatMemRead      1295461      8.61%     97.46% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::FloatMemWrite       381627      2.54%    100.00% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores29.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores29.core.statIssuedInstType_0::No_OpClass      5891604      0.73%      0.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::IntAlu    606647614     74.95%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::IntMult      1892765      0.23%     75.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::IntDiv       730039      0.09%     76.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatAdd       253480      0.03%     76.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatCvt        32511      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatMult            2      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdAdd       595151      0.07%     76.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdAlu      9289834      1.15%     77.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdCmp        35746      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdCvt      1527381      0.19%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdMisc      2106015      0.26%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdMult            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdShift       477995      0.06%     77.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatAdd        65988      0.01%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatCmp         2594      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatCvt        87556      0.01%     77.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatDiv         5456      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatMult        38234      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatSqrt          106      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdAes            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::MemRead    106617399     13.17%     90.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::MemWrite     59806846      7.39%     98.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatMemRead      7786278      0.96%     99.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::FloatMemWrite      5515994      0.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.statIssuedInstType_0::total    809406588                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores29.core.issueRate       0.438277                       # Inst issue rate ((Count/Cycle))
board.processor.cores29.core.fuBusy          15039945                       # FU busy when requested (Count)
board.processor.cores29.core.fuBusyRate      0.018581                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores29.core.intInstQueueReads   2612915332                       # Number of integer instruction queue reads (Count)
board.processor.cores29.core.intInstQueueWrites    991495758                       # Number of integer instruction queue writes (Count)
board.processor.cores29.core.intInstQueueWakeupAccesses    760721975                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores29.core.fpInstQueueReads     65926385                       # Number of floating instruction queue reads (Count)
board.processor.cores29.core.fpInstQueueWrites     43483360                       # Number of floating instruction queue writes (Count)
board.processor.cores29.core.fpInstQueueWakeupAccesses     30051597                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores29.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores29.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores29.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores29.core.intAluAccesses    783665757                       # Number of integer alu accesses (Count)
board.processor.cores29.core.fpAluAccesses     34889172                       # Number of floating point alu accesses (Count)
board.processor.cores29.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores29.core.numInsts       799107987                       # Number of executed instructions (Count)
board.processor.cores29.core.numLoadInsts    110463845                       # Number of load instructions executed (Count)
board.processor.cores29.core.numSquashedInsts      7246966                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores29.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores29.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores29.core.numRefs        174045428                       # Number of memory reference insts executed (Count)
board.processor.cores29.core.numBranches     81280802                       # Number of branches executed (Count)
board.processor.cores29.core.numStoreInsts     63581583                       # Number of stores executed (Count)
board.processor.cores29.core.numRate         0.432701                       # Inst execution rate ((Count/Cycle))
board.processor.cores29.core.timesIdled       4401867                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores29.core.idleCycles     803562458                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores29.core.quiesceCycles   5173942685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores29.core.committedInsts    348153649                       # Number of Instructions Simulated (Count)
board.processor.cores29.core.committedOps    674323541                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores29.core.cpi             5.304530                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores29.core.totalCpi        5.304530                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores29.core.ipc             0.188518                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores29.core.totalIpc        0.188518                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores29.core.intRegfileReads   1202502767                       # Number of integer regfile reads (Count)
board.processor.cores29.core.intRegfileWrites    621402190                       # Number of integer regfile writes (Count)
board.processor.cores29.core.fpRegfileReads     42630552                       # Number of floating regfile reads (Count)
board.processor.cores29.core.fpRegfileWrites     23898560                       # Number of floating regfile writes (Count)
board.processor.cores29.core.ccRegfileReads    382593265                       # number of cc regfile reads (Count)
board.processor.cores29.core.ccRegfileWrites    255232164                       # number of cc regfile writes (Count)
board.processor.cores29.core.miscRegfileReads    335955916                       # number of misc regfile reads (Count)
board.processor.cores29.core.miscRegfileWrites       565221                       # number of misc regfile writes (Count)
board.processor.cores29.core.MemDepUnit__0.insertedLoads    118418015                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores29.core.MemDepUnit__0.insertedStores     70416153                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores29.core.MemDepUnit__0.conflictingLoads     13541991                       # Number of conflicting loads. (Count)
board.processor.cores29.core.MemDepUnit__0.conflictingStores     14297427                       # Number of conflicting stores. (Count)
board.processor.cores29.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores29.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores29.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores29.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores29.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores29.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores29.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores29.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores29.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores29.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores29.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores29.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores29.core.branchPred.lookups    104828640                       # Number of BP lookups (Count)
board.processor.cores29.core.branchPred.condPredicted     68721054                       # Number of conditional branches predicted (Count)
board.processor.cores29.core.branchPred.condIncorrect      7753114                       # Number of conditional branches incorrect (Count)
board.processor.cores29.core.branchPred.BTBLookups     60707704                       # Number of BTB lookups (Count)
board.processor.cores29.core.branchPred.BTBHits     51598041                       # Number of BTB hits (Count)
board.processor.cores29.core.branchPred.BTBHitRatio     0.849942                       # BTB Hit Ratio (Ratio)
board.processor.cores29.core.branchPred.RASUsed     11428669                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores29.core.branchPred.RASIncorrect       302220                       # Number of incorrect RAS predictions. (Count)
board.processor.cores29.core.branchPred.indirectLookups      3286189                       # Number of indirect predictor lookups. (Count)
board.processor.cores29.core.branchPred.indirectHits      1107770                       # Number of indirect target hits. (Count)
board.processor.cores29.core.branchPred.indirectMisses      2178419                       # Number of indirect misses. (Count)
board.processor.cores29.core.branchPred.indirectMispredicted       774432                       # Number of mispredicted indirect branches. (Count)
board.processor.cores29.core.commit.commitSquashedInsts    175802906                       # The number of squashed insts skipped by commit (Count)
board.processor.cores29.core.commit.commitNonSpecStalls      2477737                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores29.core.commit.branchMispredicts      6833311                       # The number of times a branch was mispredicted (Count)
board.processor.cores29.core.commit.numCommittedDist::samples   1014680954                       # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::mean     0.664567                       # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::stdev     1.794369                       # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::0    834522787     82.24%     82.24% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::1     45615831      4.50%     86.74% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::2     29479911      2.91%     89.65% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::3     27230077      2.68%     92.33% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::4     23735400      2.34%     94.67% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::5      8136243      0.80%     95.47% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::6      5329887      0.53%     96.00% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::7      4591024      0.45%     96.45% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::8     36039794      3.55%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.numCommittedDist::total   1014680954                       # Number of insts commited each cycle (Count)
board.processor.cores29.core.commit.instsCommitted    348153649                       # Number of instructions committed (Count)
board.processor.cores29.core.commit.opsCommitted    674323541                       # Number of ops (including micro ops) committed (Count)
board.processor.cores29.core.commit.memRefs    141983421                       # Number of memory references committed (Count)
board.processor.cores29.core.commit.loads     91245023                       # Number of loads committed (Count)
board.processor.cores29.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores29.core.commit.membars      1301298                       # Number of memory barriers committed (Count)
board.processor.cores29.core.commit.branches     71896894                       # Number of branches committed (Count)
board.processor.cores29.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores29.core.commit.floating     21778300                       # Number of committed floating point instructions. (Count)
board.processor.cores29.core.commit.integer    651192000                       # Number of committed integer instructions. (Count)
board.processor.cores29.core.commit.functionCalls      8421985                       # Number of function calls committed. (Count)
board.processor.cores29.core.commit.committedInstType_0::No_OpClass       818860      0.12%      0.12% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::IntAlu    515290288     76.42%     76.54% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::IntMult      1857333      0.28%     76.81% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::IntDiv       673339      0.10%     76.91% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatAdd       169432      0.03%     76.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatCvt        30352      0.00%     76.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatMult            0      0.00%     76.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdAdd       530868      0.08%     77.02% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.02% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdAlu      9020811      1.34%     78.36% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdCmp        33180      0.00%     78.36% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdCvt      1343282      0.20%     78.56% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdMisc      1988415      0.29%     78.86% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdMult            0      0.00%     78.86% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.86% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdShift       413437      0.06%     78.92% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatAdd        57807      0.01%     78.93% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.93% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatCmp         2546      0.00%     78.93% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatCvt        72680      0.01%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatDiv         4478      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatMult        32938      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatSqrt           74      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdAes            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.94% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::MemRead     87872884     13.03%     91.98% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::MemWrite     49088369      7.28%     99.26% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatMemRead      3372139      0.50%     99.76% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::FloatMemWrite      1650029      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores29.core.commit.committedInstType_0::total    674323541                       # Class of committed instruction (Count)
board.processor.cores29.core.commit.commitEligibleSamples     36039794                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores29.core.decode.idleCycles    342390303                       # Number of cycles decode is idle (Cycle)
board.processor.cores29.core.decode.blockedCycles    550689665                       # Number of cycles decode is blocked (Cycle)
board.processor.cores29.core.decode.runCycles    121813254                       # Number of cycles decode is running (Cycle)
board.processor.cores29.core.decode.unblockCycles     20930717                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores29.core.decode.squashCycles      7405178                       # Number of cycles decode is squashing (Cycle)
board.processor.cores29.core.decode.branchResolved     49769808                       # Number of times decode resolved a branch (Count)
board.processor.cores29.core.decode.branchMispred      2959921                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores29.core.decode.decodedInsts    894753517                       # Number of instructions handled by decode (Count)
board.processor.cores29.core.decode.squashedInsts     14753540                       # Number of squashed instructions handled by decode (Count)
board.processor.cores29.core.fetch.icacheStallCycles    322011807                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores29.core.fetch.insts    494589892                       # Number of instructions fetch has processed (Count)
board.processor.cores29.core.fetch.branches    104828640                       # Number of branches that fetch encountered (Count)
board.processor.cores29.core.fetch.predictedBranches     64134480                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores29.core.fetch.cycles    646419617                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores29.core.fetch.squashCycles     20662790                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores29.core.fetch.tlbCycles     45347600                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores29.core.fetch.miscStallCycles      1740469                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores29.core.fetch.pendingTrapStallCycles     16198607                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores29.core.fetch.pendingQuiesceStallCycles        87235                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores29.core.fetch.icacheWaitRetryStallCycles      1092387                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores29.core.fetch.cacheLines     66790276                       # Number of cache lines fetched (Count)
board.processor.cores29.core.fetch.icacheSquashes      3556537                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores29.core.fetch.tlbSquashes       204168                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores29.core.fetch.nisnDist::samples   1043229117                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::mean     0.935908                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::stdev     2.370939                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::0    880037189     84.36%     84.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::1     10637159      1.02%     85.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::2      9515516      0.91%     86.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::3      9612731      0.92%     87.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::4     21031845      2.02%     89.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::5     12698534      1.22%     90.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::6      9170411      0.88%     91.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::7      8988208      0.86%     92.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::8     81537524      7.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.nisnDist::total   1043229117                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores29.core.fetch.branchRate     0.056763                       # Number of branch fetches per cycle (Ratio)
board.processor.cores29.core.fetch.rate      0.267810                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores29.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores29.core.iew.squashCycles      7405178                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores29.core.iew.blockCycles    161427701                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores29.core.iew.unblockCycles     52109283                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores29.core.iew.dispatchedInsts    854483275                       # Number of instructions dispatched to IQ (Count)
board.processor.cores29.core.iew.dispSquashedInsts       688251                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores29.core.iew.dispLoadInsts    118418015                       # Number of dispatched load instructions (Count)
board.processor.cores29.core.iew.dispStoreInsts     70416153                       # Number of dispatched store instructions (Count)
board.processor.cores29.core.iew.dispNonSpecInsts      1553632                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores29.core.iew.iqFullEvents       878832                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores29.core.iew.lsqFullEvents     50602049                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores29.core.iew.memOrderViolationEvents       347482                       # Number of memory order violations (Count)
board.processor.cores29.core.iew.predictedTakenIncorrect      1426608                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores29.core.iew.predictedNotTakenIncorrect      6012917                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores29.core.iew.branchMispredicts      7439525                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores29.core.iew.instsToCommit    796421412                       # Cumulative count of insts sent to commit (Count)
board.processor.cores29.core.iew.writebackCount    790773572                       # Cumulative count of insts written-back (Count)
board.processor.cores29.core.iew.producerInst    561015205                       # Number of instructions producing a value (Count)
board.processor.cores29.core.iew.consumerInst    956656802                       # Number of instructions consuming a value (Count)
board.processor.cores29.core.iew.wbRate      0.428188                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores29.core.iew.wbFanout     0.586433                       # Average fanout of values written-back ((Count/Count))
board.processor.cores29.core.lsq0.forwLoads     15577538                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores29.core.lsq0.squashedLoads     27172992                       # Number of loads squashed (Count)
board.processor.cores29.core.lsq0.ignoredResponses        73736                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores29.core.lsq0.memOrderViolation       347482                       # Number of memory ordering violations (Count)
board.processor.cores29.core.lsq0.squashedStores     19677755                       # Number of stores squashed (Count)
board.processor.cores29.core.lsq0.rescheduledLoads        66633                       # Number of loads that were rescheduled (Count)
board.processor.cores29.core.lsq0.blockedByCache       128267                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores29.core.lsq0.loadToUse::samples     91075504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::mean    18.943600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::stdev    84.593517                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::0-9     84378359     92.65%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::10-19      1108328      1.22%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::20-29       497866      0.55%     94.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::30-39       125389      0.14%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::40-49        79474      0.09%     94.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::50-59       103189      0.11%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::60-69        46990      0.05%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::70-79        19162      0.02%     94.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::80-89        16998      0.02%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::90-99        20393      0.02%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::100-109        23121      0.03%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::110-119        28719      0.03%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::120-129        39239      0.04%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::130-139       242415      0.27%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::140-149       387791      0.43%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::150-159       128035      0.14%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::160-169        84748      0.09%     95.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::170-179        73439      0.08%     95.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::180-189       130019      0.14%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::190-199        98255      0.11%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::200-209        93956      0.10%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::210-219       115829      0.13%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::220-229       422093      0.46%     96.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::230-239       377900      0.41%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::240-249       271258      0.30%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::250-259       189488      0.21%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::260-269       152073      0.17%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::270-279       128808      0.14%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::280-289       118782      0.13%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::290-299       106095      0.12%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::overflows      1467293      1.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::max_value        19060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.lsq0.loadToUse::total     91075504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores29.core.mmu.dtb.rdAccesses    112749778                       # TLB accesses on read requests (Count)
board.processor.cores29.core.mmu.dtb.wrAccesses     64322125                       # TLB accesses on write requests (Count)
board.processor.cores29.core.mmu.dtb.rdMisses      2313290                       # TLB misses on read requests (Count)
board.processor.cores29.core.mmu.dtb.wrMisses       755911                       # TLB misses on write requests (Count)
board.processor.cores29.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores29.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores29.core.mmu.itb.wrAccesses     69811343                       # TLB accesses on write requests (Count)
board.processor.cores29.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores29.core.mmu.itb.wrMisses      2002167                       # TLB misses on write requests (Count)
board.processor.cores29.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores29.core.power_state.numTransitions         5224                       # Number of power state transitions (Count)
board.processor.cores29.core.power_state.ticksClkGated::samples         2613                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores29.core.power_state.ticksClkGated::mean 659392605.146958                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores29.core.power_state.ticksClkGated::stdev 426881492.764123                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores29.core.power_state.ticksClkGated::1000-5e+10         2613    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores29.core.power_state.ticksClkGated::min_value       219115                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores29.core.power_state.ticksClkGated::max_value    998844822                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores29.core.power_state.ticksClkGated::total         2613                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores29.core.power_state.pwrStateResidencyTicks::ON 614981004223                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores29.core.power_state.pwrStateResidencyTicks::CLK_GATED 1722992877249                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores29.core.rename.squashCycles      7405178                       # Number of cycles rename is squashing (Cycle)
board.processor.cores29.core.rename.idleCycles    353503760                       # Number of cycles rename is idle (Cycle)
board.processor.cores29.core.rename.blockCycles    309545370                       # Number of cycles rename is blocking (Cycle)
board.processor.cores29.core.rename.serializeStallCycles     91990848                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores29.core.rename.runCycles    130224035                       # Number of cycles rename is running (Cycle)
board.processor.cores29.core.rename.unblockCycles    150559926                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores29.core.rename.renamedInsts    876321558                       # Number of instructions processed by rename (Count)
board.processor.cores29.core.rename.ROBFullEvents      4810952                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores29.core.rename.IQFullEvents     31900653                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores29.core.rename.LQFullEvents     16142674                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores29.core.rename.SQFullEvents     98322506                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores29.core.rename.fullRegistersEvents          383                       # Number of times there has been no free registers (Count)
board.processor.cores29.core.rename.renamedOperands    990044353                       # Number of destination operands rename has renamed (Count)
board.processor.cores29.core.rename.lookups   2198838579                       # Number of register rename lookups that rename has made (Count)
board.processor.cores29.core.rename.intLookups   1341041594                       # Number of integer rename lookups (Count)
board.processor.cores29.core.rename.fpLookups     46016038                       # Number of floating rename lookups (Count)
board.processor.cores29.core.rename.committedMaps    784439567                       # Number of HB maps that are committed (Count)
board.processor.cores29.core.rename.undoneMaps    205604786                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores29.core.rename.serializing       882588                       # count of serializing insts renamed (Count)
board.processor.cores29.core.rename.tempSerializing       880954                       # count of temporary serializing insts renamed (Count)
board.processor.cores29.core.rename.skidInsts    107905303                       # count of insts added to the skid buffer (Count)
board.processor.cores29.core.rob.reads     1825815843                       # The number of ROB reads (Count)
board.processor.cores29.core.rob.writes    1728937695                       # The number of ROB writes (Count)
board.processor.cores29.core.thread_0.numInsts    348153649                       # Number of Instructions committed (Count)
board.processor.cores29.core.thread_0.numOps    674323541                       # Number of Ops committed (Count)
board.processor.cores29.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores3.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores3.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores3.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores3.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores3.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores3.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores3.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores3.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores3.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores30.core.numCycles     1456526485                       # Number of cpu cycles simulated (Cycle)
board.processor.cores30.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores30.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores30.core.instsAdded     638974408                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores30.core.nonSpecInstsAdded      1949187                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores30.core.instsIssued    605203683                       # Number of instructions issued (Count)
board.processor.cores30.core.squashedInstsIssued      1369260                       # Number of squashed instructions issued (Count)
board.processor.cores30.core.squashedInstsExamined    139104178                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores30.core.squashedOperandsExamined    153886940                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores30.core.squashedNonSpecRemoved       711636                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores30.core.numIssuedDist::samples    774802179                       # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::mean     0.781107                       # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::stdev     1.687207                       # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::0    591144122     76.30%     76.30% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::1     40173538      5.19%     81.48% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::2     36764251      4.74%     86.23% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::3     30070312      3.88%     90.11% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::4     29610030      3.82%     93.93% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::5     17932513      2.31%     96.24% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::6     15295107      1.97%     98.22% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::7      9081068      1.17%     99.39% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::8      4731238      0.61%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores30.core.numIssuedDist::total    774802179                       # Number of insts issued each cycle (Count)
board.processor.cores30.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::IntAlu      5505039     45.81%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::IntMult            0      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::IntDiv            0      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatAdd            0      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatCmp            0      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatCvt           52      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatMult            0      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatMultAcc            0      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatDiv            0      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatMisc            0      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatSqrt            0      0.00%     45.81% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdAdd        10366      0.09%     45.90% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdAddAcc            0      0.00%     45.90% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdAlu      2471820     20.57%     66.46% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdCmp          155      0.00%     66.47% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdCvt        36958      0.31%     66.77% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdMisc       661353      5.50%     72.28% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdMult            0      0.00%     72.28% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdMultAcc            0      0.00%     72.28% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdShift       172187      1.43%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdShiftAcc            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdDiv            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdSqrt            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatAdd          398      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatAlu            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatCmp            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatCvt            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatDiv            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatMisc            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatMult           26      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatMultAcc            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatSqrt            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdReduceAdd            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdReduceAlu            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdReduceCmp            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdAes            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdAesMix            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdSha1Hash            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdSha1Hash2            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdSha256Hash            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdSha256Hash2            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdShaSigma2            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdShaSigma3            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::SimdPredAlu            0      0.00%     73.71% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::MemRead      1065476      8.87%     82.58% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::MemWrite       990682      8.24%     90.82% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatMemRead       859327      7.15%     97.97% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::FloatMemWrite       243482      2.03%    100.00% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores30.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores30.core.statIssuedInstType_0::No_OpClass      4259086      0.70%      0.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::IntAlu    449721920     74.31%     75.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::IntMult      3311167      0.55%     75.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::IntDiv       519947      0.09%     75.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatAdd       197124      0.03%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatCvt        25804      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatMult            3      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdAdd       204593      0.03%     75.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdAlu     12886813      2.13%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdCmp        42110      0.01%     77.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdCvt       676033      0.11%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdMisc      2225333      0.37%     78.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdMult            0      0.00%     78.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdShift       493625      0.08%     78.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatAdd        52413      0.01%     78.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatCmp         1934      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatCvt       100099      0.02%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatDiv         4036      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatMult        29070      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatSqrt           84      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdAes            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::MemRead     76376613     12.62%     91.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::MemWrite     44332243      7.33%     98.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatMemRead      5773683      0.95%     99.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::FloatMemWrite      3969950      0.66%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.statIssuedInstType_0::total    605203683                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores30.core.issueRate       0.415512                       # Inst issue rate ((Count/Cycle))
board.processor.cores30.core.fuBusy          12017321                       # FU busy when requested (Count)
board.processor.cores30.core.fuBusyRate      0.019857                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores30.core.intInstQueueReads   1931528324                       # Number of integer instruction queue reads (Count)
board.processor.cores30.core.intInstQueueWrites    740839556                       # Number of integer instruction queue writes (Count)
board.processor.cores30.core.intInstQueueWakeupAccesses    560107291                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores30.core.fpInstQueueReads     67067802                       # Number of floating instruction queue reads (Count)
board.processor.cores30.core.fpInstQueueWrites     39405225                       # Number of floating instruction queue writes (Count)
board.processor.cores30.core.fpInstQueueWakeupAccesses     30591745                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores30.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores30.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores30.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores30.core.intAluAccesses    577238219                       # Number of integer alu accesses (Count)
board.processor.cores30.core.fpAluAccesses     35723699                       # Number of floating point alu accesses (Count)
board.processor.cores30.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores30.core.numInsts       597249696                       # Number of executed instructions (Count)
board.processor.cores30.core.numLoadInsts     79335028                       # Number of load instructions executed (Count)
board.processor.cores30.core.numSquashedInsts      5905910                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores30.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores30.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores30.core.numRefs        126273180                       # Number of memory reference insts executed (Count)
board.processor.cores30.core.numBranches     56613317                       # Number of branches executed (Count)
board.processor.cores30.core.numStoreInsts     46938152                       # Number of stores executed (Count)
board.processor.cores30.core.numRate         0.410051                       # Inst execution rate ((Count/Cycle))
board.processor.cores30.core.timesIdled       3839055                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores30.core.idleCycles     681724306                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores30.core.quiesceCycles   5564412362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores30.core.committedInsts    263436607                       # Number of Instructions Simulated (Count)
board.processor.cores30.core.committedOps    501819389                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores30.core.cpi             5.528945                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores30.core.totalCpi        5.528945                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores30.core.ipc             0.180866                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores30.core.totalIpc        0.180866                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores30.core.intRegfileReads    893859810                       # Number of integer regfile reads (Count)
board.processor.cores30.core.intRegfileWrites    462539639                       # Number of integer regfile writes (Count)
board.processor.cores30.core.fpRegfileReads     48760638                       # Number of floating regfile reads (Count)
board.processor.cores30.core.fpRegfileWrites     26392819                       # Number of floating regfile writes (Count)
board.processor.cores30.core.ccRegfileReads    261846275                       # number of cc regfile reads (Count)
board.processor.cores30.core.ccRegfileWrites    190336368                       # number of cc regfile writes (Count)
board.processor.cores30.core.miscRegfileReads    239904431                       # number of misc regfile reads (Count)
board.processor.cores30.core.miscRegfileWrites       401386                       # number of misc regfile writes (Count)
board.processor.cores30.core.MemDepUnit__0.insertedLoads     85834669                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores30.core.MemDepUnit__0.insertedStores     52573523                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores30.core.MemDepUnit__0.conflictingLoads      8159577                       # Number of conflicting loads. (Count)
board.processor.cores30.core.MemDepUnit__0.conflictingStores      9998832                       # Number of conflicting stores. (Count)
board.processor.cores30.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores30.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores30.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores30.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores30.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores30.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores30.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores30.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores30.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores30.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores30.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores30.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores30.core.branchPred.lookups     75246017                       # Number of BP lookups (Count)
board.processor.cores30.core.branchPred.condPredicted     47844994                       # Number of conditional branches predicted (Count)
board.processor.cores30.core.branchPred.condIncorrect      6382225                       # Number of conditional branches incorrect (Count)
board.processor.cores30.core.branchPred.BTBLookups     42009565                       # Number of BTB lookups (Count)
board.processor.cores30.core.branchPred.BTBHits     34634079                       # Number of BTB hits (Count)
board.processor.cores30.core.branchPred.BTBHitRatio     0.824433                       # BTB Hit Ratio (Ratio)
board.processor.cores30.core.branchPred.RASUsed      8074381                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores30.core.branchPred.RASIncorrect       259013                       # Number of incorrect RAS predictions. (Count)
board.processor.cores30.core.branchPred.indirectLookups      2898299                       # Number of indirect predictor lookups. (Count)
board.processor.cores30.core.branchPred.indirectHits       916171                       # Number of indirect target hits. (Count)
board.processor.cores30.core.branchPred.indirectMisses      1982128                       # Number of indirect misses. (Count)
board.processor.cores30.core.branchPred.indirectMispredicted       656286                       # Number of mispredicted indirect branches. (Count)
board.processor.cores30.core.commit.commitSquashedInsts    136121044                       # The number of squashed insts skipped by commit (Count)
board.processor.cores30.core.commit.commitNonSpecStalls      1237551                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores30.core.commit.branchMispredicts      5732774                       # The number of times a branch was mispredicted (Count)
board.processor.cores30.core.commit.numCommittedDist::samples    752411173                       # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::mean     0.666948                       # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::stdev     1.776027                       # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::0    614536101     81.68%     81.68% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::1     35337791      4.70%     86.37% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::2     24471872      3.25%     89.62% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::3     22525208      2.99%     92.62% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::4     15370783      2.04%     94.66% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::5      6566639      0.87%     95.53% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::6      4507036      0.60%     96.13% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::7      4162257      0.55%     96.69% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::8     24933486      3.31%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.numCommittedDist::total    752411173                       # Number of insts commited each cycle (Count)
board.processor.cores30.core.commit.instsCommitted    263436607                       # Number of instructions committed (Count)
board.processor.cores30.core.commit.opsCommitted    501819389                       # Number of ops (including micro ops) committed (Count)
board.processor.cores30.core.commit.memRefs    102633994                       # Number of memory references committed (Count)
board.processor.cores30.core.commit.loads     64912408                       # Number of loads committed (Count)
board.processor.cores30.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores30.core.commit.membars       571110                       # Number of memory barriers committed (Count)
board.processor.cores30.core.commit.branches     49288771                       # Number of branches committed (Count)
board.processor.cores30.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores30.core.commit.floating     25603765                       # Number of committed floating point instructions. (Count)
board.processor.cores30.core.commit.integer    476450317                       # Number of committed integer instructions. (Count)
board.processor.cores30.core.commit.functionCalls      5780495                       # Number of function calls committed. (Count)
board.processor.cores30.core.commit.committedInstType_0::No_OpClass       403468      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::IntAlu    378476315     75.42%     75.50% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::IntMult      3284491      0.65%     76.16% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::IntDiv       484342      0.10%     76.25% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatAdd       135044      0.03%     76.28% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatCvt        23264      0.00%     76.28% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatMult            0      0.00%     76.28% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdAdd       187604      0.04%     76.32% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.32% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdAlu     12739543      2.54%     78.86% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdCmp        39678      0.01%     78.87% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdCvt       614086      0.12%     78.99% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdMisc      2162221      0.43%     79.42% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdShift       475394      0.09%     79.52% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.52% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.52% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.52% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatAdd        46583      0.01%     79.53% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.53% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatCmp         1904      0.00%     79.53% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatCvt        82742      0.02%     79.54% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatDiv         3354      0.00%     79.54% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatMult        25301      0.01%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatSqrt           61      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdAes            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.55% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::MemRead     61902275     12.34%     91.88% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::MemWrite     36208293      7.22%     99.10% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatMemRead      3010133      0.60%     99.70% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::FloatMemWrite      1513293      0.30%    100.00% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores30.core.commit.committedInstType_0::total    501819389                       # Class of committed instruction (Count)
board.processor.cores30.core.commit.commitEligibleSamples     24933486                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores30.core.decode.idleCycles    280820916                       # Number of cycles decode is idle (Cycle)
board.processor.cores30.core.decode.blockedCycles    381753553                       # Number of cycles decode is blocked (Cycle)
board.processor.cores30.core.decode.runCycles     90122800                       # Number of cycles decode is running (Cycle)
board.processor.cores30.core.decode.unblockCycles     15987476                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores30.core.decode.squashCycles      6117434                       # Number of cycles decode is squashing (Cycle)
board.processor.cores30.core.decode.branchResolved     33326510                       # Number of times decode resolved a branch (Count)
board.processor.cores30.core.decode.branchMispred      2400499                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores30.core.decode.decodedInsts    673233242                       # Number of instructions handled by decode (Count)
board.processor.cores30.core.decode.squashedInsts     11942449                       # Number of squashed instructions handled by decode (Count)
board.processor.cores30.core.fetch.icacheStallCycles    261673578                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores30.core.fetch.insts    378309686                       # Number of instructions fetch has processed (Count)
board.processor.cores30.core.fetch.branches     75246017                       # Number of branches that fetch encountered (Count)
board.processor.cores30.core.fetch.predictedBranches     43624631                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores30.core.fetch.cycles    453598070                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores30.core.fetch.squashCycles     16981956                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores30.core.fetch.tlbCycles     35389933                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores30.core.fetch.miscStallCycles      1601306                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores30.core.fetch.pendingTrapStallCycles     13383623                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores30.core.fetch.pendingQuiesceStallCycles        90172                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores30.core.fetch.icacheWaitRetryStallCycles       574519                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores30.core.fetch.cacheLines     50033547                       # Number of cache lines fetched (Count)
board.processor.cores30.core.fetch.icacheSquashes      2956651                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores30.core.fetch.tlbSquashes       158820                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores30.core.fetch.nisnDist::samples    774802179                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::mean     0.950127                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::stdev     2.406431                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::0    654057864     84.42%     84.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::1      8080960      1.04%     85.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::2      7171710      0.93%     86.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::3      6862965      0.89%     87.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::4     12039856      1.55%     88.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::5      9307264      1.20%     90.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::6      6698944      0.86%     90.89% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::7      6403145      0.83%     91.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::8     64179471      8.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.nisnDist::total    774802179                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores30.core.fetch.branchRate     0.051661                       # Number of branch fetches per cycle (Ratio)
board.processor.cores30.core.fetch.rate      0.259734                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores30.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores30.core.iew.squashCycles      6117434                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores30.core.iew.blockCycles     97962044                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores30.core.iew.unblockCycles     33315676                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores30.core.iew.dispatchedInsts    640923595                       # Number of instructions dispatched to IQ (Count)
board.processor.cores30.core.iew.dispSquashedInsts       593477                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores30.core.iew.dispLoadInsts     85834669                       # Number of dispatched load instructions (Count)
board.processor.cores30.core.iew.dispStoreInsts     52573523                       # Number of dispatched store instructions (Count)
board.processor.cores30.core.iew.dispNonSpecInsts       932935                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores30.core.iew.iqFullEvents       460249                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores30.core.iew.lsqFullEvents     32595227                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores30.core.iew.memOrderViolationEvents       226467                       # Number of memory order violations (Count)
board.processor.cores30.core.iew.predictedTakenIncorrect      1166743                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores30.core.iew.predictedNotTakenIncorrect      5072794                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores30.core.iew.branchMispredicts      6239537                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores30.core.iew.instsToCommit    595000601                       # Cumulative count of insts sent to commit (Count)
board.processor.cores30.core.iew.writebackCount    590699036                       # Cumulative count of insts written-back (Count)
board.processor.cores30.core.iew.producerInst    421724594                       # Number of instructions producing a value (Count)
board.processor.cores30.core.iew.consumerInst    712729186                       # Number of instructions consuming a value (Count)
board.processor.cores30.core.iew.wbRate      0.405553                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores30.core.iew.wbFanout     0.591704                       # Average fanout of values written-back ((Count/Count))
board.processor.cores30.core.lsq0.forwLoads     10701439                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores30.core.lsq0.squashedLoads     20922257                       # Number of loads squashed (Count)
board.processor.cores30.core.lsq0.ignoredResponses        62675                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores30.core.lsq0.memOrderViolation       226467                       # Number of memory ordering violations (Count)
board.processor.cores30.core.lsq0.squashedStores     14851931                       # Number of stores squashed (Count)
board.processor.cores30.core.lsq0.rescheduledLoads        86683                       # Number of loads that were rescheduled (Count)
board.processor.cores30.core.lsq0.blockedByCache        77522                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores30.core.lsq0.loadToUse::samples     64811181                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::mean    18.668509                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::stdev    86.160180                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::0-9     60768526     93.76%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::10-19       527735      0.81%     94.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::20-29       239555      0.37%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::30-39        46070      0.07%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::40-49        30751      0.05%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::50-59        65583      0.10%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::60-69        27259      0.04%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::70-79        10949      0.02%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::80-89        11276      0.02%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::90-99        11368      0.02%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::100-109        12361      0.02%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::110-119        12585      0.02%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::120-129        15276      0.02%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::130-139        28019      0.04%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::140-149       164153      0.25%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::150-159        70955      0.11%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::160-169        54497      0.08%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::170-179        40265      0.06%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::180-189        75880      0.12%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::190-199        59642      0.09%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::200-209        60064      0.09%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::210-219        70790      0.11%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::220-229       310234      0.48%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::230-239       277188      0.43%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::240-249       204117      0.31%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::250-259       142022      0.22%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::260-269       112906      0.17%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::270-279        93240      0.14%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::280-289        85453      0.13%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::290-299        77608      0.12%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::overflows      1104854      1.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::max_value        17709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.lsq0.loadToUse::total     64811181                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores30.core.mmu.dtb.rdAccesses     80794371                       # TLB accesses on read requests (Count)
board.processor.cores30.core.mmu.dtb.wrAccesses     47496941                       # TLB accesses on write requests (Count)
board.processor.cores30.core.mmu.dtb.rdMisses      1505063                       # TLB misses on read requests (Count)
board.processor.cores30.core.mmu.dtb.wrMisses       556815                       # TLB misses on write requests (Count)
board.processor.cores30.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores30.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores30.core.mmu.itb.wrAccesses     52598723                       # TLB accesses on write requests (Count)
board.processor.cores30.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores30.core.mmu.itb.wrMisses      1713581                       # TLB misses on write requests (Count)
board.processor.cores30.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores30.core.power_state.numTransitions         5547                       # Number of power state transitions (Count)
board.processor.cores30.core.power_state.ticksClkGated::samples         2774                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores30.core.power_state.ticksClkGated::mean 667970419.901947                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores30.core.power_state.ticksClkGated::stdev 381326983.697250                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores30.core.power_state.ticksClkGated::1000-5e+10         2774    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores30.core.power_state.ticksClkGated::min_value       250084                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores30.core.power_state.ticksClkGated::max_value    998584416                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores30.core.power_state.ticksClkGated::total         2774                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores30.core.power_state.pwrStateResidencyTicks::ON 485022693242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores30.core.power_state.pwrStateResidencyTicks::CLK_GATED 1852949944808                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores30.core.rename.squashCycles      6117434                       # Number of cycles rename is squashing (Cycle)
board.processor.cores30.core.rename.idleCycles    289218510                       # Number of cycles rename is idle (Cycle)
board.processor.cores30.core.rename.blockCycles    196837604                       # Number of cycles rename is blocking (Cycle)
board.processor.cores30.core.rename.serializeStallCycles     73194825                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores30.core.rename.runCycles     96861210                       # Number of cycles rename is running (Cycle)
board.processor.cores30.core.rename.unblockCycles    112572596                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores30.core.rename.renamedInsts    658751253                       # Number of instructions processed by rename (Count)
board.processor.cores30.core.rename.ROBFullEvents      3323627                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores30.core.rename.IQFullEvents     23593096                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores30.core.rename.LQFullEvents     13807272                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores30.core.rename.SQFullEvents     72943408                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores30.core.rename.fullRegistersEvents          285                       # Number of times there has been no free registers (Count)
board.processor.cores30.core.rename.renamedOperands    749803519                       # Number of destination operands rename has renamed (Count)
board.processor.cores30.core.rename.lookups   1630363374                       # Number of register rename lookups that rename has made (Count)
board.processor.cores30.core.rename.intLookups   1004838420                       # Number of integer rename lookups (Count)
board.processor.cores30.core.rename.fpLookups     51124083                       # Number of floating rename lookups (Count)
board.processor.cores30.core.rename.committedMaps    590274016                       # Number of HB maps that are committed (Count)
board.processor.cores30.core.rename.undoneMaps    159529470                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores30.core.rename.serializing       657529                       # count of serializing insts renamed (Count)
board.processor.cores30.core.rename.tempSerializing       654693                       # count of temporary serializing insts renamed (Count)
board.processor.cores30.core.rename.skidInsts     77249916                       # count of insts added to the skid buffer (Count)
board.processor.cores30.core.rob.reads     1363455903                       # The number of ROB reads (Count)
board.processor.cores30.core.rob.writes    1298383828                       # The number of ROB writes (Count)
board.processor.cores30.core.thread_0.numInsts    263436607                       # Number of Instructions committed (Count)
board.processor.cores30.core.thread_0.numOps    501819389                       # Number of Ops committed (Count)
board.processor.cores30.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores31.core.numCycles      579511370                       # Number of cpu cycles simulated (Cycle)
board.processor.cores31.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores31.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores31.core.instsAdded     280821050                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores31.core.nonSpecInstsAdded      1927879                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores31.core.instsIssued    269772006                       # Number of instructions issued (Count)
board.processor.cores31.core.squashedInstsIssued       486270                       # Number of squashed instructions issued (Count)
board.processor.cores31.core.squashedInstsExamined     48800304                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores31.core.squashedOperandsExamined     55794405                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores31.core.squashedNonSpecRemoved       319867                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores31.core.numIssuedDist::samples    380109339                       # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::mean     0.709722                       # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::stdev     1.630737                       # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::0    298294244     78.48%     78.48% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::1     18705026      4.92%     83.40% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::2     16053202      4.22%     87.62% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::3     12620053      3.32%     90.94% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::4     12824594      3.37%     94.31% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::5      8466645      2.23%     96.54% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::6      6525266      1.72%     98.26% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::7      4645252      1.22%     99.48% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::8      1975057      0.52%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores31.core.numIssuedDist::total    380109339                       # Number of insts issued each cycle (Count)
board.processor.cores31.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::IntAlu      2432708     56.90%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::IntMult            0      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::IntDiv            0      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatAdd            0      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatCmp            0      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatCvt           15      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatMult            0      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatMultAcc            0      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatDiv            0      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatMisc            0      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatSqrt            0      0.00%     56.90% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdAdd         5304      0.12%     57.03% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdAddAcc            0      0.00%     57.03% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdAlu       244428      5.72%     62.74% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdCmp           14      0.00%     62.74% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdCvt         7261      0.17%     62.91% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdMisc        62162      1.45%     64.37% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdMult            0      0.00%     64.37% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdMultAcc            0      0.00%     64.37% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdShift        13868      0.32%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdShiftAcc            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdDiv            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdSqrt            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatAdd          106      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatAlu            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatCmp            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatCvt            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatDiv            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatMisc            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatMult            7      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatMultAcc            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatSqrt            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdReduceAdd            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdReduceAlu            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdReduceCmp            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdAes            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdAesMix            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdSha1Hash            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdSha1Hash2            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdSha256Hash            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdSha256Hash2            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdShaSigma2            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdShaSigma3            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::SimdPredAlu            0      0.00%     64.69% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::MemRead       636001     14.88%     79.57% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::MemWrite       516903     12.09%     91.66% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatMemRead       270204      6.32%     97.98% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::FloatMemWrite        86351      2.02%    100.00% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores31.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores31.core.statIssuedInstType_0::No_OpClass      1306893      0.48%      0.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::IntAlu    203861806     75.57%     76.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::IntMult      1919664      0.71%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::IntDiv       209298      0.08%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatAdd        54746      0.02%     76.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatCvt         9526      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatMult            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdAdd        66505      0.02%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdAlu      2029249      0.75%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdCmp         5912      0.00%     77.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdCvt       179071      0.07%     77.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdMisc       552394      0.20%     77.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdMult            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdShift        75342      0.03%     77.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatAdd        12498      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatCmp          510      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatCvt        15760      0.01%     77.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatDiv         1067      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatMult         7312      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatSqrt           48      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdAes            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::MemRead     35963905     13.33%     91.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::MemWrite     20395662      7.56%     98.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatMemRead      1914141      0.71%     99.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::FloatMemWrite      1190697      0.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.statIssuedInstType_0::total    269772006                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores31.core.issueRate       0.465516                       # Inst issue rate ((Count/Cycle))
board.processor.cores31.core.fuBusy           4275332                       # FU busy when requested (Count)
board.processor.cores31.core.fuBusyRate      0.015848                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores31.core.intInstQueueReads    909529045                       # Number of integer instruction queue reads (Count)
board.processor.cores31.core.intInstQueueWrites    322154555                       # Number of integer instruction queue writes (Count)
board.processor.cores31.core.intInstQueueWakeupAccesses    258134737                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores31.core.fpInstQueueReads     14885908                       # Number of floating instruction queue reads (Count)
board.processor.cores31.core.fpInstQueueWrites      9508469                       # Number of floating instruction queue writes (Count)
board.processor.cores31.core.fpInstQueueWakeupAccesses      6862299                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores31.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores31.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores31.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores31.core.intAluAccesses    264964446                       # Number of integer alu accesses (Count)
board.processor.cores31.core.fpAluAccesses      7775999                       # Number of floating point alu accesses (Count)
board.processor.cores31.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores31.core.numInsts       267038993                       # Number of executed instructions (Count)
board.processor.cores31.core.numLoadInsts     36872896                       # Number of load instructions executed (Count)
board.processor.cores31.core.numSquashedInsts      1919798                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores31.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores31.core.numNop                 0                       # Number of nop insts executed (Count)
board.processor.cores31.core.numRefs         57964498                       # Number of memory reference insts executed (Count)
board.processor.cores31.core.numBranches     27269343                       # Number of branches executed (Count)
board.processor.cores31.core.numStoreInsts     21091602                       # Number of stores executed (Count)
board.processor.cores31.core.numRate         0.460800                       # Inst execution rate ((Count/Cycle))
board.processor.cores31.core.timesIdled       1050490                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores31.core.idleCycles     199402031                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores31.core.quiesceCycles   6441223218                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores31.core.committedInsts    121978793                       # Number of Instructions Simulated (Count)
board.processor.cores31.core.committedOps    233948625                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores31.core.cpi             4.750919                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores31.core.totalCpi        4.750919                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores31.core.ipc             0.210486                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores31.core.totalIpc        0.210486                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores31.core.intRegfileReads    403567337                       # Number of integer regfile reads (Count)
board.processor.cores31.core.intRegfileWrites    210738784                       # Number of integer regfile writes (Count)
board.processor.cores31.core.fpRegfileReads      9480819                       # Number of floating regfile reads (Count)
board.processor.cores31.core.fpRegfileWrites      5592633                       # Number of floating regfile writes (Count)
board.processor.cores31.core.ccRegfileReads    121107976                       # number of cc regfile reads (Count)
board.processor.cores31.core.ccRegfileWrites     83300588                       # number of cc regfile writes (Count)
board.processor.cores31.core.miscRegfileReads    112119624                       # number of misc regfile reads (Count)
board.processor.cores31.core.miscRegfileWrites       246665                       # number of misc regfile writes (Count)
board.processor.cores31.core.MemDepUnit__0.insertedLoads     39139728                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores31.core.MemDepUnit__0.insertedStores     23125968                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores31.core.MemDepUnit__0.conflictingLoads      5367415                       # Number of conflicting loads. (Count)
board.processor.cores31.core.MemDepUnit__0.conflictingStores      5132658                       # Number of conflicting stores. (Count)
board.processor.cores31.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores31.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores31.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores31.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores31.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores31.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores31.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores31.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores31.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores31.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores31.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores31.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores31.core.branchPred.lookups     34010547                       # Number of BP lookups (Count)
board.processor.cores31.core.branchPred.condPredicted     21215524                       # Number of conditional branches predicted (Count)
board.processor.cores31.core.branchPred.condIncorrect      1948113                       # Number of conditional branches incorrect (Count)
board.processor.cores31.core.branchPred.BTBLookups     19189506                       # Number of BTB lookups (Count)
board.processor.cores31.core.branchPred.BTBHits     17082472                       # Number of BTB hits (Count)
board.processor.cores31.core.branchPred.BTBHitRatio     0.890199                       # BTB Hit Ratio (Ratio)
board.processor.cores31.core.branchPred.RASUsed      3940009                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores31.core.branchPred.RASIncorrect        80659                       # Number of incorrect RAS predictions. (Count)
board.processor.cores31.core.branchPred.indirectLookups       821604                       # Number of indirect predictor lookups. (Count)
board.processor.cores31.core.branchPred.indirectHits       375925                       # Number of indirect target hits. (Count)
board.processor.cores31.core.branchPred.indirectMisses       445679                       # Number of indirect misses. (Count)
board.processor.cores31.core.branchPred.indirectMispredicted       168098                       # Number of mispredicted indirect branches. (Count)
board.processor.cores31.core.commit.commitSquashedInsts     47759170                       # The number of squashed insts skipped by commit (Count)
board.processor.cores31.core.commit.commitNonSpecStalls      1608012                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores31.core.commit.branchMispredicts      1758917                       # The number of times a branch was mispredicted (Count)
board.processor.cores31.core.commit.numCommittedDist::samples    372416383                       # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::mean     0.628191                       # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::stdev     1.782618                       # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::0    312086625     83.80%     83.80% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::1     14929963      4.01%     87.81% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::2      9509276      2.55%     90.36% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::3      9844284      2.64%     93.01% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::4      5573845      1.50%     94.50% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::5      3318859      0.89%     95.39% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::6      1808819      0.49%     95.88% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::7      2033027      0.55%     96.43% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::8     13311685      3.57%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.numCommittedDist::total    372416383                       # Number of insts commited each cycle (Count)
board.processor.cores31.core.commit.instsCommitted    121978793                       # Number of instructions committed (Count)
board.processor.cores31.core.commit.opsCommitted    233948625                       # Number of ops (including micro ops) committed (Count)
board.processor.cores31.core.commit.memRefs     50044780                       # Number of memory references committed (Count)
board.processor.cores31.core.commit.loads     31956079                       # Number of loads committed (Count)
board.processor.cores31.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores31.core.commit.membars       924362                       # Number of memory barriers committed (Count)
board.processor.cores31.core.commit.branches     24667456                       # Number of branches committed (Count)
board.processor.cores31.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores31.core.commit.floating      5453279                       # Number of committed floating point instructions. (Count)
board.processor.cores31.core.commit.integer    226720596                       # Number of committed integer instructions. (Count)
board.processor.cores31.core.commit.functionCalls      3030115                       # Number of function calls committed. (Count)
board.processor.cores31.core.commit.committedInstType_0::No_OpClass       193519      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::IntAlu    178701018     76.38%     76.47% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::IntMult      1907197      0.82%     77.28% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::IntDiv       197558      0.08%     77.37% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatAdd        40349      0.02%     77.38% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatCmp            0      0.00%     77.38% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatCvt         8544      0.00%     77.39% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatMult            0      0.00%     77.39% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.39% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatDiv            0      0.00%     77.39% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatMisc            0      0.00%     77.39% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatSqrt            0      0.00%     77.39% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdAdd        61728      0.03%     77.41% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.41% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdAlu      1992080      0.85%     78.27% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdCmp         5502      0.00%     78.27% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdCvt       161000      0.07%     78.34% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdMisc       531881      0.23%     78.56% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdMult            0      0.00%     78.56% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.56% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdShift        71240      0.03%     78.59% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.59% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.59% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.59% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatAdd        11052      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatCmp          504      0.00%     78.60% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatCvt        13486      0.01%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatDiv          878      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatMult         6275      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatSqrt           34      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdAes            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.61% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::MemRead     30842117     13.18%     91.79% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::MemWrite     17612107      7.53%     99.32% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatMemRead      1113962      0.48%     99.80% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::FloatMemWrite       476594      0.20%    100.00% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores31.core.commit.committedInstType_0::total    233948625                       # Class of committed instruction (Count)
board.processor.cores31.core.commit.commitEligibleSamples     13311685                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores31.core.decode.idleCycles    102087019                       # Number of cycles decode is idle (Cycle)
board.processor.cores31.core.decode.blockedCycles    229520790                       # Number of cycles decode is blocked (Cycle)
board.processor.cores31.core.decode.runCycles     39461524                       # Number of cycles decode is running (Cycle)
board.processor.cores31.core.decode.unblockCycles      7109641                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores31.core.decode.squashCycles      1930365                       # Number of cycles decode is squashing (Cycle)
board.processor.cores31.core.decode.branchResolved     16208730                       # Number of times decode resolved a branch (Count)
board.processor.cores31.core.decode.branchMispred       706418                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores31.core.decode.decodedInsts    293844905                       # Number of instructions handled by decode (Count)
board.processor.cores31.core.decode.squashedInsts      3399769                       # Number of squashed instructions handled by decode (Count)
board.processor.cores31.core.fetch.icacheStallCycles     95262985                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores31.core.fetch.insts    162223027                       # Number of instructions fetch has processed (Count)
board.processor.cores31.core.fetch.branches     34010547                       # Number of branches that fetch encountered (Count)
board.processor.cores31.core.fetch.predictedBranches     21398406                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores31.core.fetch.cycles    258273814                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores31.core.fetch.squashCycles      5257832                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores31.core.fetch.tlbCycles     17600164                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores31.core.fetch.miscStallCycles      1096133                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores31.core.fetch.pendingTrapStallCycles      4893881                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores31.core.fetch.pendingQuiesceStallCycles        84305                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores31.core.fetch.icacheWaitRetryStallCycles       269141                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores31.core.fetch.cacheLines     21944730                       # Number of cache lines fetched (Count)
board.processor.cores31.core.fetch.icacheSquashes       857830                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores31.core.fetch.tlbSquashes        49965                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores31.core.fetch.nisnDist::samples    380109339                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::mean     0.832565                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::stdev     2.253513                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::0    326811725     85.98%     85.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::1      3855908      1.01%     86.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::2      3287922      0.86%     87.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::3      3268815      0.86%     88.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::4      6062287      1.59%     90.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::5      4356331      1.15%     91.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::6      3313852      0.87%     92.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::7      2906352      0.76%     93.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::8     26246147      6.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.nisnDist::total    380109339                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores31.core.fetch.branchRate     0.058688                       # Number of branch fetches per cycle (Ratio)
board.processor.cores31.core.fetch.rate      0.279931                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores31.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores31.core.iew.squashCycles      1930365                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores31.core.iew.blockCycles     64069756                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores31.core.iew.unblockCycles     22874831                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores31.core.iew.dispatchedInsts    282748929                       # Number of instructions dispatched to IQ (Count)
board.processor.cores31.core.iew.dispSquashedInsts       192903                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores31.core.iew.dispLoadInsts     39139728                       # Number of dispatched load instructions (Count)
board.processor.cores31.core.iew.dispStoreInsts     23125968                       # Number of dispatched store instructions (Count)
board.processor.cores31.core.iew.dispNonSpecInsts       806202                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores31.core.iew.iqFullEvents       292848                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores31.core.iew.lsqFullEvents     22155851                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores31.core.iew.memOrderViolationEvents       118557                       # Number of memory order violations (Count)
board.processor.cores31.core.iew.predictedTakenIncorrect       429563                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores31.core.iew.predictedNotTakenIncorrect      1475307                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores31.core.iew.branchMispredicts      1904870                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores31.core.iew.instsToCommit    266319046                       # Cumulative count of insts sent to commit (Count)
board.processor.cores31.core.iew.writebackCount    264997036                       # Cumulative count of insts written-back (Count)
board.processor.cores31.core.iew.producerInst    187417434                       # Number of instructions producing a value (Count)
board.processor.cores31.core.iew.consumerInst    310275263                       # Number of instructions consuming a value (Count)
board.processor.cores31.core.iew.wbRate      0.457277                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores31.core.iew.wbFanout     0.604036                       # Average fanout of values written-back ((Count/Count))
board.processor.cores31.core.lsq0.forwLoads      5584438                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores31.core.lsq0.squashedLoads      7183649                       # Number of loads squashed (Count)
board.processor.cores31.core.lsq0.ignoredResponses        24553                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores31.core.lsq0.memOrderViolation       118557                       # Number of memory ordering violations (Count)
board.processor.cores31.core.lsq0.squashedStores      5037267                       # Number of stores squashed (Count)
board.processor.cores31.core.lsq0.rescheduledLoads        21465                       # Number of loads that were rescheduled (Count)
board.processor.cores31.core.lsq0.blockedByCache        29767                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores31.core.lsq0.loadToUse::samples     31906790                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::mean    19.072071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::stdev    93.913650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::0-9     29983974     93.97%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::10-19       274206      0.86%     94.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::20-29       116635      0.37%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::30-39        24155      0.08%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::40-49        13979      0.04%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::50-59        33079      0.10%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::60-69        14879      0.05%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::70-79         5088      0.02%     95.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::80-89         4717      0.01%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::90-99         5936      0.02%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::100-109         6841      0.02%     95.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::110-119         8636      0.03%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::120-129        12506      0.04%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::130-139        20247      0.06%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::140-149        77813      0.24%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::150-159        30263      0.09%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::160-169        21730      0.07%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::170-179        18270      0.06%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::180-189        30273      0.09%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::190-199        25000      0.08%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::200-209        25751      0.08%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::210-219        30203      0.09%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::220-229       102710      0.32%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::230-239        98440      0.31%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::240-249        82180      0.26%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::250-259        63741      0.20%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::260-269        53190      0.17%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::270-279        46647      0.15%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::280-289        42680      0.13%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::290-299        38292      0.12%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::overflows       594729      1.86%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::max_value        19511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.lsq0.loadToUse::total     31906790                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores31.core.mmu.dtb.rdAccesses     37414003                       # TLB accesses on read requests (Count)
board.processor.cores31.core.mmu.dtb.wrAccesses     21333876                       # TLB accesses on write requests (Count)
board.processor.cores31.core.mmu.dtb.rdMisses       576491                       # TLB misses on read requests (Count)
board.processor.cores31.core.mmu.dtb.wrMisses       240716                       # TLB misses on write requests (Count)
board.processor.cores31.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores31.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores31.core.mmu.itb.wrAccesses     22724692                       # TLB accesses on write requests (Count)
board.processor.cores31.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores31.core.mmu.itb.wrMisses       489818                       # TLB misses on write requests (Count)
board.processor.cores31.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores31.core.power_state.numTransitions         4942                       # Number of power state transitions (Count)
board.processor.cores31.core.power_state.ticksClkGated::samples         2472                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores31.core.power_state.ticksClkGated::mean 867716459.309871                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores31.core.power_state.ticksClkGated::stdev 301832203.289780                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores31.core.power_state.ticksClkGated::1000-5e+10         2472    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores31.core.power_state.ticksClkGated::min_value       514819                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores31.core.power_state.ticksClkGated::max_value    998429571                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores31.core.power_state.ticksClkGated::total         2472                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores31.core.power_state.pwrStateResidencyTicks::ON 192976565955                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores31.core.power_state.pwrStateResidencyTicks::CLK_GATED 2144995087414                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores31.core.rename.squashCycles      1930365                       # Number of cycles rename is squashing (Cycle)
board.processor.cores31.core.rename.idleCycles    105302541                       # Number of cycles rename is idle (Cycle)
board.processor.cores31.core.rename.blockCycles    128152084                       # Number of cycles rename is blocking (Cycle)
board.processor.cores31.core.rename.serializeStallCycles     44871742                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores31.core.rename.runCycles     42863699                       # Number of cycles rename is running (Cycle)
board.processor.cores31.core.rename.unblockCycles     56988908                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores31.core.rename.renamedInsts    288748994                       # Number of instructions processed by rename (Count)
board.processor.cores31.core.rename.ROBFullEvents      1926346                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores31.core.rename.IQFullEvents     11271638                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores31.core.rename.LQFullEvents      8763752                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores31.core.rename.SQFullEvents     36025138                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores31.core.rename.fullRegistersEvents           54                       # Number of times there has been no free registers (Count)
board.processor.cores31.core.rename.renamedOperands    324985272                       # Number of destination operands rename has renamed (Count)
board.processor.cores31.core.rename.lookups    712757040                       # Number of register rename lookups that rename has made (Count)
board.processor.cores31.core.rename.intLookups    442951435                       # Number of integer rename lookups (Count)
board.processor.cores31.core.rename.fpLookups     10179270                       # Number of floating rename lookups (Count)
board.processor.cores31.core.rename.committedMaps    268562608                       # Number of HB maps that are committed (Count)
board.processor.cores31.core.rename.undoneMaps     56422664                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores31.core.rename.serializing       339322                       # count of serializing insts renamed (Count)
board.processor.cores31.core.rename.tempSerializing       339444                       # count of temporary serializing insts renamed (Count)
board.processor.cores31.core.rename.skidInsts     34768181                       # count of insts added to the skid buffer (Count)
board.processor.cores31.core.rob.reads      640126878                       # The number of ROB reads (Count)
board.processor.cores31.core.rob.writes     571138892                       # The number of ROB writes (Count)
board.processor.cores31.core.thread_0.numInsts    121978793                       # Number of Instructions committed (Count)
board.processor.cores31.core.thread_0.numOps    233948625                       # Number of Ops committed (Count)
board.processor.cores31.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores4.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores4.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores4.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores4.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores4.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores4.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores4.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores4.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores4.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores5.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores5.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores5.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores5.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores5.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores5.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores5.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores5.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores5.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores6.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores6.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores6.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores6.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores6.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores6.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores6.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores6.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores6.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores7.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores7.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores7.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores7.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores7.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores7.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores7.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores7.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores7.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores8.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores8.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores8.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores8.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores8.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores8.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores8.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores8.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores8.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores8.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores8.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores9.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores9.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores9.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores9.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores9.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores9.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores9.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores9.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores9.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores9.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores9.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28541964522277                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::OFF 2340127996200                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
