-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity model_evaluate_3_Pipeline_VITIS_LOOP_122_2_p_ZL34LTC_DENSE_BACKBONE_0_STATE_WEIGHTScwx is 
    generic(
             DataWidth     : integer := 7; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 128
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of model_evaluate_3_Pipeline_VITIS_LOOP_122_2_p_ZL34LTC_DENSE_BACKBONE_0_STATE_WEIGHTScwx is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "1111101", 1 => "0011110", 2 => "1111100", 3 => "1100010", 
    4 => "0010000", 5 => "1111100", 6 => "0100100", 7 => "1010110", 
    8 => "1100001", 9 => "1110101", 10 => "0000110", 11 => "1110110", 
    12 => "1110010", 13 => "0000010", 14 => "0011010", 15 => "1101001", 
    16 => "0000011", 17 => "1011110", 18 => "1101000", 19 => "1100111", 
    20 => "1100001", 21 => "0010110", 22 => "1101010", 23 => "1110101", 
    24 => "1111011", 25 => "1110000", 26 => "1001010", 27 => "0000001", 
    28 => "0010110", 29 => "1001010", 30 => "1101101", 31 => "1101111", 
    32 => "0010001", 33 => "0000111", 34 => "1110110", 35 => "0100001", 
    36 => "0011010", 37 => "0100101", 38 => "1101001", 39 => "1111110", 
    40 => "0010010", 41 => "1111111", 42 => "0101001", 43 => "0010110", 
    44 => "0000110", 45 => "0000010", 46 => "1110110", 47 => "1101100", 
    48 => "0101110", 49 => "0011101", 50 => "1111001", 51 => "1101011", 
    52 => "1110010", 53 => "1111110", 54 => "1111110", 55 => "0100110", 
    56 => "1101101", 57 => "1111111", 58 => "0100011", 59 => "0001010", 
    60 => "1110011", 61 => "1100101", 62 => "1010101", 63 => "0000001", 
    64 => "0100001", 65 => "1101001", 66 => "1101111", 67 => "1111010", 
    68 => "1110010", 69 => "1111001", 70 => "0011000", 71 => "0011010", 
    72 => "1111101", 73 => "0000000", 74 => "1110010", 75 => "0000011", 
    76 => "0100011", 77 => "0011011", 78 => "1110111", 79 => "1100110", 
    80 => "1111101", 81 => "1101110", 82 => "0000110", 83 => "0000101", 
    84 => "0000101", 85 => "1111110", 86 => "0010010", 87 => "1111111", 
    88 => "0000101", 89 => "1110100", 90 => "0000101", 91 => "1111111", 
    92 => "0101001", 93 => "0000000", 94 => "1111110", 95 => "0000110", 
    96 => "1100111", 97 => "0000101", 98 => "1101111", 99 => "0001010", 
    100 => "1101010", 101 => "0011011", 102 => "1111111", 103 => "0011000", 
    104 => "1110111", 105 => "0010000", 106 => "0000000", 107 => "0010001", 
    108 => "1101001", 109 => "0000101", 110 => "0001011", 111 => "0010001", 
    112 => "1100110", 113 => "0000110", 114 => "0000100", 115 => "0000001", 
    116 => "1110011", 117 => "1101000", 118 => "1111010", 119 => "1111100", 
    120 => "0001110", 121 => "0001111", 122 => "0010101", 123 => "0100001", 
    124 => "1101110", 125 => "1110111", 126 => "1111010", 127 => "0010101");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

