<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p9/procedures/xml/attribute_info/memory_mrw_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2016,2019                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<attributes>
  <attribute>
    <id>ATTR_MSS_MRW_NVDIMM_SLOT_POSITION</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
      The position of a dimm is based on which mca it is
      associated with and which drop behind that mca, with
      16 dimms possible per processor socket.  The formula is:
      [processor position with no gaps, i.e. 0,1,2,3]*16 +
      [mca position on this processor * 2] + [dimm location behind this mca]
    </description>
    <valueType>uint8</valueType>
    <default>0xFF</default>
    <platInit/>
    <mrwHide/>
    <mssAccessorName>mrw_nvdimm_slot_position</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MSS_MRW_UNSUPPORTED_RANK_CONFIG</id>
    <targetType>TARGET_TYPE_MCS</targetType>
    <description>
      Each MCA value is a 64-bit vector, where each byte represents an unsupported rank configuration.
      Each nibble in the byte represents the total count of ranks (master and slave)
      on each DIMM. The left-most nibble represents slot 0 and the right represents 1.
    </description>
    <valueType>uint64</valueType>
    <array>2</array>
    <platInit/>
    <initToZero/>
    <default> 0 </default>
    <mssAccessorName>mrw_unsupported_rank_config</mssAccessorName>
  </attribute>

</attributes>
