
*** Running vivado
    with args -log zcu102_optical_flow_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu102_optical_flow_1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu102_optical_flow_1_0.tcl -notrace
Command: synth_design -top zcu102_optical_flow_1_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8743 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1820.219 ; gain = 0.000 ; free physical = 58769 ; free virtual = 60735
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu102_optical_flow_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_optical_flow_1_0/synth/zcu102_optical_flow_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'a0_optical_flow' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow.v:12]
INFO: [Synth 8-6157] synthesizing module 'a0_Loop_FRAMES_CP_OUTER' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_Loop_FRAMES_CP_OUTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state17 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_Loop_FRAMES_CP_OUTER.v:94]
INFO: [Synth 8-6157] synthesizing module 'a0_optical_flow_fdivbkb' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_fdivbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_optical_flow_ap_fdiv_7_no_dsp_32' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fdiv_7_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fdiv_7_no_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_optical_flow_ap_fdiv_7_no_dsp_32' (14#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fdiv_7_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_optical_flow_fdivbkb' (15#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_fdivbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_optical_flow_uitocud' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_uitocud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_optical_flow_ap_uitofp_2_no_dsp_32' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_uitofp_2_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_uitofp_2_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'a0_optical_flow_ap_uitofp_2_no_dsp_32' (23#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_uitofp_2_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'a0_optical_flow_uitocud' (24#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_uitocud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_Loop_FRAMES_CP_OUTER' (25#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_Loop_FRAMES_CP_OUTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_gradient_xy_calc' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state33 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:68]
INFO: [Synth 8-6157] synthesizing module 'a0_gradient_xy_calc_dEe' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc_dEe.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_gradient_xy_calc_dEe_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc_dEe.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './a0_gradient_xy_calc_dEe_ram.dat' is read successfully [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'a0_gradient_xy_calc_dEe_ram' (26#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_gradient_xy_calc_dEe' (27#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'a0_optical_flow_faddhbi' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_faddhbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_optical_flow_ap_fadd_2_full_dsp_32' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fadd_2_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_optical_flow_ap_fadd_2_full_dsp_32' (38#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_optical_flow_faddhbi' (39#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_faddhbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_optical_flow_fmulibs' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_fmulibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_optical_flow_ap_fmul_1_max_dsp_32' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fmul_1_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fmul_1_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_optical_flow_ap_fmul_1_max_dsp_32' (46#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fmul_1_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_optical_flow_fmulibs' (47#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_fmulibs.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1977]
INFO: [Synth 8-6155] done synthesizing module 'a0_gradient_xy_calc' (48#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_gradient_z_calc' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_z_calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state33 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_z_calc.v:79]
INFO: [Synth 8-6155] done synthesizing module 'a0_gradient_z_calc' (49#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_z_calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_gradient_weight_y' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state36 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:90]
INFO: [Synth 8-6157] synthesizing module 'a0_gradient_weight_yjbC' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_yjbC.v:54]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_gradient_weight_yjbC_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_yjbC.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_yjbC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'a0_gradient_weight_yjbC_ram' (50#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_yjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_gradient_weight_yjbC' (51#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_yjbC.v:54]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:4234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:4250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:4252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:4262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:4274]
INFO: [Synth 8-6155] done synthesizing module 'a0_gradient_weight_y' (52#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_gradient_weight_x' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_x.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state35 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_x.v:90]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_x.v:2933]
INFO: [Synth 8-6155] done synthesizing module 'a0_gradient_weight_x' (53#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_outer_product' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_outer_product.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_outer_product.v:73]
INFO: [Synth 8-6155] done synthesizing module 'a0_outer_product' (54#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_outer_product.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_tensor_weight_y' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state20 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:59]
INFO: [Synth 8-6157] synthesizing module 'a0_tensor_weight_y_bBew' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y_bBew.v:54]
	Parameter DataWidth bound to: 192 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_tensor_weight_y_bBew_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y_bBew.v:9]
	Parameter DWIDTH bound to: 192 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y_bBew.v:24]
INFO: [Synth 8-6155] done synthesizing module 'a0_tensor_weight_y_bBew_ram' (55#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y_bBew.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_tensor_weight_y_bBew' (56#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y_bBew.v:54]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:1973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2071]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2075]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:2089]
INFO: [Synth 8-6155] done synthesizing module 'a0_tensor_weight_y' (57#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_y.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_tensor_weight_x' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state19 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:2043]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:2085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:2087]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:2089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:2091]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:2093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:2095]
INFO: [Synth 8-6155] done synthesizing module 'a0_tensor_weight_x' (58#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_tensor_weight_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_flow_calc' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_flow_calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state21 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_flow_calc.v:51]
INFO: [Synth 8-6157] synthesizing module 'a0_optical_flow_fsubDeQ' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_fsubDeQ.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_optical_flow_ap_fsub_2_full_dsp_32' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fsub_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fsub_2_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_optical_flow_ap_fsub_2_full_dsp_32' (59#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/ip/a0_optical_flow_ap_fsub_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_optical_flow_fsubDeQ' (60#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow_fsubDeQ.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_flow_calc.v:1198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_flow_calc.v:1216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_flow_calc.v:1224]
INFO: [Synth 8-6155] done synthesizing module 'a0_flow_calc' (61#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_flow_calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d1_A' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w32_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d1_A_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w32_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d1_A_shiftReg' (62#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w32_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d1_A' (63#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w32_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d4096_A' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w32_d4096_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d4096_A' (64#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w32_d4096_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w192_d1_A' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w192_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 192 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w192_d1_A_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w192_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 192 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w192_d1_A_shiftReg' (65#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w192_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w192_d1_A' (66#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w192_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_gradienEe0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienEe0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_gradienEe0_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienEe0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_gradienEe0_shiftReg' (67#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienEe0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_gradienEe0' (68#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienEe0.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_gradienFfa' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienFfa.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_gradienFfa_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienFfa.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_gradienFfa_shiftReg' (69#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienFfa.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_gradienFfa' (70#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienFfa.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_gradienGfk' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienGfk.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_gradienGfk_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienGfk.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_gradienGfk_shiftReg' (71#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienGfk.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_gradienGfk' (72#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienGfk.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_gradienHfu' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienHfu.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_gradienHfu_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienHfu.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_gradienHfu_shiftReg' (73#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienHfu.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_gradienHfu' (74#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_gradienHfu.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_outer_pIfE' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_outer_pIfE.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_outer_pIfE_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_outer_pIfE.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_outer_pIfE_shiftReg' (75#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_outer_pIfE.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_outer_pIfE' (76#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_outer_pIfE.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_tensor_JfO' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_tensor_JfO.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_tensor_JfO_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_tensor_JfO.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_tensor_JfO_shiftReg' (77#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_tensor_JfO.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_tensor_JfO' (78#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_tensor_JfO.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_tensor_KfY' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_tensor_KfY.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_tensor_KfY_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_tensor_KfY.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_tensor_KfY_shiftReg' (79#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_tensor_KfY.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_tensor_KfY' (80#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_tensor_KfY.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_flow_caLf8' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_flow_caLf8.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_flow_caLf8_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_flow_caLf8.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_flow_caLf8_shiftReg' (81#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_flow_caLf8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_flow_caLf8' (82#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_start_for_flow_caLf8.v:45]
INFO: [Synth 8-6155] done synthesizing module 'a0_optical_flow' (83#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_optical_flow.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_optical_flow_1_0' (84#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_optical_flow_1_0/synth/zcu102_optical_flow_1_0.v:58]
WARNING: [Synth 8-3331] design a0_fifo_w192_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design a0_fifo_w32_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port B[7]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_div_exp has unconnected port ROUND_EXP_INC
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain has unconnected port B[24]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1820.227 ; gain = 0.008 ; free physical = 57543 ; free virtual = 59624
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1820.227 ; gain = 0.008 ; free physical = 57519 ; free virtual = 59607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1820.227 ; gain = 0.008 ; free physical = 57519 ; free virtual = 59607
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 25976 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_optical_flow_1_0/constraints/a0_optical_flow_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_optical_flow_1_0/constraints/a0_optical_flow_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.runs/zcu102_optical_flow_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.runs/zcu102_optical_flow_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1529 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 484 instances
  FDE => FDRE: 1045 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3590.656 ; gain = 29.004 ; free physical = 53672 ; free virtual = 55852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:02:24 . Memory (MB): peak = 3590.660 ; gain = 1770.441 ; free physical = 57793 ; free virtual = 59970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:02:24 . Memory (MB): peak = 3590.660 ; gain = 1770.441 ; free physical = 57793 ; free virtual = 59970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.runs/zcu102_optical_flow_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:24 . Memory (MB): peak = 3590.660 ; gain = 1770.441 ; free physical = 57786 ; free virtual = 59964
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'buf_2_addr_reg_877_reg[9:0]' into 'buf_1_addr_reg_871_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:474]
INFO: [Synth 8-4471] merging register 'buf_3_addr_reg_883_reg[9:0]' into 'buf_1_addr_reg_871_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:490]
INFO: [Synth 8-4471] merging register 'buf_4_addr_reg_889_reg[9:0]' into 'buf_1_addr_reg_871_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1156]
WARNING: [Synth 8-6014] Unused sequential element buf_2_addr_reg_877_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:474]
WARNING: [Synth 8-6014] Unused sequential element buf_3_addr_reg_883_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:490]
WARNING: [Synth 8-6014] Unused sequential element buf_4_addr_reg_889_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_xy_calc.v:1156]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_buf_val_y_load_2_6_reg_539_reg[31:0]' into 'ap_phi_reg_pp0_iter1_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2469]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_buf_val_z_load_2_6_reg_527_reg[31:0]' into 'ap_phi_reg_pp0_iter1_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2470]
INFO: [Synth 8-4471] merging register 'buf_val_1_y_addr_reg_954_reg[9:0]' into 'buf_val_1_x_addr_reg_948_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2605]
INFO: [Synth 8-4471] merging register 'buf_val_1_z_addr_reg_960_reg[9:0]' into 'buf_val_1_x_addr_reg_948_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2606]
INFO: [Synth 8-4471] merging register 'buf_val_6_x_addr_reg_966_reg[9:0]' into 'buf_val_1_x_addr_reg_948_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1023]
INFO: [Synth 8-4471] merging register 'buf_val_6_y_addr_reg_972_reg[9:0]' into 'buf_val_1_x_addr_reg_948_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1119]
INFO: [Synth 8-4471] merging register 'buf_val_6_z_addr_reg_978_reg[9:0]' into 'buf_val_1_x_addr_reg_948_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1215]
INFO: [Synth 8-4471] merging register 'buf_val_1_y_addr_reg_954_pp0_iter1_reg_reg[9:0]' into 'buf_val_1_x_addr_reg_948_pp0_iter1_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2620]
INFO: [Synth 8-4471] merging register 'buf_val_1_z_addr_reg_960_pp0_iter1_reg_reg[9:0]' into 'buf_val_1_x_addr_reg_948_pp0_iter1_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2621]
INFO: [Synth 8-4471] merging register 'buf_val_2_y_addr_reg_1043_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2980]
INFO: [Synth 8-4471] merging register 'buf_val_2_z_addr_reg_1049_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2981]
INFO: [Synth 8-4471] merging register 'buf_val_3_y_addr_reg_1091_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2996]
INFO: [Synth 8-4471] merging register 'buf_val_3_z_addr_reg_1097_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2997]
INFO: [Synth 8-4471] merging register 'buf_val_4_x_addr_reg_1103_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2998]
INFO: [Synth 8-4471] merging register 'buf_val_4_y_addr_reg_1109_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2999]
INFO: [Synth 8-4471] merging register 'buf_val_4_z_addr_reg_1115_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:3000]
INFO: [Synth 8-4471] merging register 'buf_val_5_x_addr_reg_1121_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:3001]
INFO: [Synth 8-4471] merging register 'buf_val_5_y_addr_reg_1127_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:3002]
INFO: [Synth 8-4471] merging register 'buf_val_5_z_addr_reg_1133_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:3003]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_buf_val_y_load_2_6_reg_539_reg[31:0]' into 'ap_phi_reg_pp0_iter2_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2274]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_buf_val_z_load_2_6_reg_527_reg[31:0]' into 'ap_phi_reg_pp0_iter2_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2284]
INFO: [Synth 8-4471] merging register 'buf_val_1_y_addr_reg_954_pp0_iter2_reg_reg[9:0]' into 'buf_val_1_x_addr_reg_948_pp0_iter2_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2636]
INFO: [Synth 8-4471] merging register 'buf_val_1_y_addr_reg_954_pp0_iter3_reg_reg[9:0]' into 'buf_val_1_x_addr_reg_948_pp0_iter3_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2637]
INFO: [Synth 8-4471] merging register 'buf_val_1_y_addr_reg_954_pp0_iter4_reg_reg[9:0]' into 'buf_val_1_x_addr_reg_948_pp0_iter4_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1039]
INFO: [Synth 8-4471] merging register 'buf_val_1_z_addr_reg_960_pp0_iter2_reg_reg[9:0]' into 'buf_val_1_x_addr_reg_948_pp0_iter2_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2639]
INFO: [Synth 8-4471] merging register 'buf_val_1_z_addr_reg_960_pp0_iter3_reg_reg[9:0]' into 'buf_val_1_x_addr_reg_948_pp0_iter3_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2640]
INFO: [Synth 8-4471] merging register 'buf_val_1_z_addr_reg_960_pp0_iter4_reg_reg[9:0]' into 'buf_val_1_x_addr_reg_948_pp0_iter4_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1135]
INFO: [Synth 8-4471] merging register 'buf_val_2_y_addr_reg_1043_pp0_iter5_reg_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_pp0_iter5_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2646]
INFO: [Synth 8-4471] merging register 'buf_val_2_y_addr_reg_1043_pp0_iter6_reg_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_pp0_iter6_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2647]
INFO: [Synth 8-4471] merging register 'buf_val_2_y_addr_reg_1043_pp0_iter7_reg_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_pp0_iter7_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2648]
INFO: [Synth 8-4471] merging register 'buf_val_2_y_addr_reg_1043_pp0_iter8_reg_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_pp0_iter8_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1055]
INFO: [Synth 8-4471] merging register 'buf_val_2_z_addr_reg_1049_pp0_iter5_reg_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_pp0_iter5_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2650]
INFO: [Synth 8-4471] merging register 'buf_val_2_z_addr_reg_1049_pp0_iter6_reg_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_pp0_iter6_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2651]
INFO: [Synth 8-4471] merging register 'buf_val_2_z_addr_reg_1049_pp0_iter7_reg_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_pp0_iter7_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2652]
INFO: [Synth 8-4471] merging register 'buf_val_2_z_addr_reg_1049_pp0_iter8_reg_reg[9:0]' into 'buf_val_2_x_addr_reg_1037_pp0_iter8_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1151]
INFO: [Synth 8-4471] merging register 'buf_val_3_y_addr_reg_1091_pp0_iter9_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter9_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2658]
INFO: [Synth 8-4471] merging register 'buf_val_3_z_addr_reg_1097_pp0_iter9_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter9_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2662]
INFO: [Synth 8-4471] merging register 'buf_val_4_x_addr_reg_1103_pp0_iter9_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter9_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2666]
INFO: [Synth 8-4471] merging register 'buf_val_4_y_addr_reg_1109_pp0_iter9_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter9_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2674]
INFO: [Synth 8-4471] merging register 'buf_val_4_z_addr_reg_1115_pp0_iter9_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter9_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2682]
INFO: [Synth 8-4471] merging register 'buf_val_5_x_addr_reg_1121_pp0_iter9_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter9_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2690]
INFO: [Synth 8-4471] merging register 'buf_val_5_y_addr_reg_1127_pp0_iter9_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter9_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2698]
INFO: [Synth 8-4471] merging register 'buf_val_5_z_addr_reg_1133_pp0_iter9_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter9_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2706]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_buf_val_y_load_2_6_reg_539_reg[31:0]' into 'ap_phi_reg_pp0_iter3_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2549]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_buf_val_z_load_2_6_reg_527_reg[31:0]' into 'ap_phi_reg_pp0_iter3_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2550]
INFO: [Synth 8-4471] merging register 'buf_val_3_y_addr_reg_1091_pp0_iter10_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter10_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2658]
INFO: [Synth 8-4471] merging register 'buf_val_3_z_addr_reg_1097_pp0_iter10_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter10_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2662]
INFO: [Synth 8-4471] merging register 'buf_val_4_x_addr_reg_1103_pp0_iter10_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter10_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2666]
INFO: [Synth 8-4471] merging register 'buf_val_4_y_addr_reg_1109_pp0_iter10_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter10_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2674]
INFO: [Synth 8-4471] merging register 'buf_val_4_z_addr_reg_1115_pp0_iter10_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter10_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2682]
INFO: [Synth 8-4471] merging register 'buf_val_5_x_addr_reg_1121_pp0_iter10_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter10_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2690]
INFO: [Synth 8-4471] merging register 'buf_val_5_y_addr_reg_1127_pp0_iter10_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter10_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2698]
INFO: [Synth 8-4471] merging register 'buf_val_5_z_addr_reg_1133_pp0_iter10_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter10_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2706]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_buf_val_y_load_2_6_reg_539_reg[31:0]' into 'ap_phi_reg_pp0_iter4_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2557]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_buf_val_z_load_2_6_reg_527_reg[31:0]' into 'ap_phi_reg_pp0_iter4_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2558]
INFO: [Synth 8-4471] merging register 'buf_val_3_y_addr_reg_1091_pp0_iter11_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter11_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2659]
INFO: [Synth 8-4471] merging register 'buf_val_3_z_addr_reg_1097_pp0_iter11_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter11_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2663]
INFO: [Synth 8-4471] merging register 'buf_val_4_x_addr_reg_1103_pp0_iter11_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter11_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:988]
INFO: [Synth 8-4471] merging register 'buf_val_4_y_addr_reg_1109_pp0_iter11_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter11_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1084]
INFO: [Synth 8-4471] merging register 'buf_val_4_z_addr_reg_1115_pp0_iter11_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter11_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1180]
INFO: [Synth 8-4471] merging register 'buf_val_5_x_addr_reg_1121_pp0_iter11_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter11_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2691]
INFO: [Synth 8-4471] merging register 'buf_val_5_y_addr_reg_1127_pp0_iter11_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter11_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2699]
INFO: [Synth 8-4471] merging register 'buf_val_5_z_addr_reg_1133_pp0_iter11_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter11_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2707]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_buf_val_y_load_2_6_reg_539_reg[31:0]' into 'ap_phi_reg_pp0_iter5_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2565]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_buf_val_z_load_2_6_reg_527_reg[31:0]' into 'ap_phi_reg_pp0_iter5_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2566]
INFO: [Synth 8-4471] merging register 'buf_val_3_y_addr_reg_1091_pp0_iter12_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter12_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1071]
INFO: [Synth 8-4471] merging register 'buf_val_3_z_addr_reg_1097_pp0_iter12_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter12_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1167]
INFO: [Synth 8-4471] merging register 'buf_val_4_x_addr_reg_1103_pp0_iter12_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter12_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2668]
INFO: [Synth 8-4471] merging register 'buf_val_4_y_addr_reg_1109_pp0_iter12_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter12_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2676]
INFO: [Synth 8-4471] merging register 'buf_val_4_z_addr_reg_1115_pp0_iter12_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter12_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2684]
INFO: [Synth 8-4471] merging register 'buf_val_5_x_addr_reg_1121_pp0_iter12_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter12_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2692]
INFO: [Synth 8-4471] merging register 'buf_val_5_y_addr_reg_1127_pp0_iter12_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter12_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2700]
INFO: [Synth 8-4471] merging register 'buf_val_5_z_addr_reg_1133_pp0_iter12_reg_reg[9:0]' into 'buf_val_3_x_addr_reg_1085_pp0_iter12_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2708]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_buf_val_y_load_2_6_reg_539_reg[31:0]' into 'ap_phi_reg_pp0_iter6_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2573]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_buf_val_z_load_2_6_reg_527_reg[31:0]' into 'ap_phi_reg_pp0_iter6_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2574]
INFO: [Synth 8-4471] merging register 'buf_val_4_y_addr_reg_1109_pp0_iter13_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter13_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2677]
INFO: [Synth 8-4471] merging register 'buf_val_4_z_addr_reg_1115_pp0_iter13_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter13_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2685]
INFO: [Synth 8-4471] merging register 'buf_val_5_x_addr_reg_1121_pp0_iter13_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter13_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2693]
INFO: [Synth 8-4471] merging register 'buf_val_5_y_addr_reg_1127_pp0_iter13_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter13_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2701]
INFO: [Synth 8-4471] merging register 'buf_val_5_z_addr_reg_1133_pp0_iter13_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter13_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2709]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_buf_val_y_load_2_6_reg_539_reg[31:0]' into 'ap_phi_reg_pp0_iter7_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2581]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_buf_val_z_load_2_6_reg_527_reg[31:0]' into 'ap_phi_reg_pp0_iter7_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2582]
INFO: [Synth 8-4471] merging register 'buf_val_4_y_addr_reg_1109_pp0_iter14_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter14_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2678]
INFO: [Synth 8-4471] merging register 'buf_val_4_z_addr_reg_1115_pp0_iter14_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter14_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2686]
INFO: [Synth 8-4471] merging register 'buf_val_5_x_addr_reg_1121_pp0_iter14_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter14_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2694]
INFO: [Synth 8-4471] merging register 'buf_val_5_y_addr_reg_1127_pp0_iter14_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter14_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2702]
INFO: [Synth 8-4471] merging register 'buf_val_5_z_addr_reg_1133_pp0_iter14_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter14_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2710]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_buf_val_y_load_2_6_reg_539_reg[31:0]' into 'ap_phi_reg_pp0_iter8_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2589]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_buf_val_z_load_2_6_reg_527_reg[31:0]' into 'ap_phi_reg_pp0_iter8_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2590]
INFO: [Synth 8-4471] merging register 'buf_val_4_y_addr_reg_1109_pp0_iter15_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter15_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2679]
INFO: [Synth 8-4471] merging register 'buf_val_4_z_addr_reg_1115_pp0_iter15_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter15_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2687]
INFO: [Synth 8-4471] merging register 'buf_val_5_x_addr_reg_1121_pp0_iter15_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter15_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1004]
INFO: [Synth 8-4471] merging register 'buf_val_5_y_addr_reg_1127_pp0_iter15_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter15_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1100]
INFO: [Synth 8-4471] merging register 'buf_val_5_z_addr_reg_1133_pp0_iter15_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter15_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1196]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_buf_val_y_load_2_6_reg_539_reg[31:0]' into 'ap_phi_reg_pp0_iter9_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2597]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_buf_val_z_load_2_6_reg_527_reg[31:0]' into 'ap_phi_reg_pp0_iter9_buf_val_x_load_2_6_reg_551_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2598]
INFO: [Synth 8-4471] merging register 'buf_val_4_y_addr_reg_1109_pp0_iter16_reg_reg[9:0]' into 'buf_val_4_x_addr_reg_1103_pp0_iter16_reg_reg[9:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1087]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter2_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2274]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter2_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2284]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter10_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2389]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter10_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2390]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter11_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2397]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter11_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2398]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter12_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2405]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter12_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2406]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter13_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2413]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter13_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2414]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter14_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2421]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter14_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2422]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter15_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2429]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter15_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2430]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter16_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2437]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter16_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2438]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter17_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2445]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter17_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2446]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter18_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2453]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter18_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2454]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter19_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2461]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter19_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2462]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2469]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2470]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter20_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2477]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter20_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2478]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter21_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2485]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter21_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2486]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter22_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2493]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter22_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2494]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter23_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2501]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter23_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2502]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter24_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2509]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter24_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2510]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter25_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2517]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter25_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2518]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter26_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2525]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter26_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2526]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter27_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2533]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter27_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2534]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter28_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2541]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter28_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2542]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter3_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2549]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter3_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2550]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter4_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2557]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter4_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2558]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter5_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2565]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter5_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2566]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter6_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2573]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter6_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2574]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter7_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2581]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter7_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2582]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter8_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2589]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter8_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2590]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter9_buf_val_y_load_2_6_reg_539_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2597]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter9_buf_val_z_load_2_6_reg_527_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2598]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_y_addr_reg_954_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2605]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_z_addr_reg_960_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2606]
WARNING: [Synth 8-6014] Unused sequential element buf_val_6_x_addr_reg_966_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1023]
WARNING: [Synth 8-6014] Unused sequential element buf_val_6_y_addr_reg_972_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1119]
WARNING: [Synth 8-6014] Unused sequential element buf_val_6_z_addr_reg_978_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1215]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_y_addr_reg_954_pp0_iter1_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2620]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_z_addr_reg_960_pp0_iter1_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2621]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_y_addr_reg_954_pp0_iter2_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2636]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_y_addr_reg_954_pp0_iter3_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2637]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_y_addr_reg_954_pp0_iter4_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1039]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_z_addr_reg_960_pp0_iter2_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2639]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_z_addr_reg_960_pp0_iter3_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2640]
WARNING: [Synth 8-6014] Unused sequential element buf_val_1_z_addr_reg_960_pp0_iter4_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1135]
WARNING: [Synth 8-6014] Unused sequential element buf_val_2_y_addr_reg_1043_pp0_iter5_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2646]
WARNING: [Synth 8-6014] Unused sequential element buf_val_2_y_addr_reg_1043_pp0_iter6_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2647]
WARNING: [Synth 8-6014] Unused sequential element buf_val_2_y_addr_reg_1043_pp0_iter7_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2648]
WARNING: [Synth 8-6014] Unused sequential element buf_val_2_y_addr_reg_1043_pp0_iter8_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1055]
WARNING: [Synth 8-6014] Unused sequential element buf_val_2_z_addr_reg_1049_pp0_iter5_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2650]
WARNING: [Synth 8-6014] Unused sequential element buf_val_2_z_addr_reg_1049_pp0_iter6_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2651]
WARNING: [Synth 8-6014] Unused sequential element buf_val_2_z_addr_reg_1049_pp0_iter7_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2652]
WARNING: [Synth 8-6014] Unused sequential element buf_val_2_z_addr_reg_1049_pp0_iter8_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1151]
WARNING: [Synth 8-6014] Unused sequential element buf_val_3_y_addr_reg_1091_pp0_iter10_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2658]
WARNING: [Synth 8-6014] Unused sequential element buf_val_3_y_addr_reg_1091_pp0_iter11_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2659]
WARNING: [Synth 8-6014] Unused sequential element buf_val_3_y_addr_reg_1091_pp0_iter12_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1071]
WARNING: [Synth 8-6014] Unused sequential element buf_val_3_y_addr_reg_1091_pp0_iter9_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2658]
WARNING: [Synth 8-6014] Unused sequential element buf_val_3_z_addr_reg_1097_pp0_iter10_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2662]
WARNING: [Synth 8-6014] Unused sequential element buf_val_3_z_addr_reg_1097_pp0_iter11_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2663]
WARNING: [Synth 8-6014] Unused sequential element buf_val_3_z_addr_reg_1097_pp0_iter12_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1167]
WARNING: [Synth 8-6014] Unused sequential element buf_val_3_z_addr_reg_1097_pp0_iter9_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2662]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_x_addr_reg_1103_pp0_iter10_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2666]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_x_addr_reg_1103_pp0_iter11_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:988]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_x_addr_reg_1103_pp0_iter12_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2668]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_x_addr_reg_1103_pp0_iter9_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2666]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_y_addr_reg_1109_pp0_iter10_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2674]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_y_addr_reg_1109_pp0_iter11_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1084]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_y_addr_reg_1109_pp0_iter12_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2676]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_y_addr_reg_1109_pp0_iter13_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2677]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_y_addr_reg_1109_pp0_iter14_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2678]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_y_addr_reg_1109_pp0_iter15_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2679]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_y_addr_reg_1109_pp0_iter16_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:1087]
WARNING: [Synth 8-6014] Unused sequential element buf_val_4_y_addr_reg_1109_pp0_iter9_reg_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2674]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_932_pp0_iter7_reg_reg' and it is trimmed from '11' to '10' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2867]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_932_pp0_iter6_reg_reg' and it is trimmed from '11' to '10' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2866]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_932_pp0_iter5_reg_reg' and it is trimmed from '11' to '10' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2865]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_932_pp0_iter4_reg_reg' and it is trimmed from '11' to '10' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2864]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_932_pp0_iter3_reg_reg' and it is trimmed from '11' to '10' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2863]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_932_pp0_iter2_reg_reg' and it is trimmed from '11' to '10' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2862]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_932_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2626]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_932_reg' and it is trimmed from '11' to '10' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_gradient_weight_y.v:2612]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_776_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_440_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_423_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/7c57/hdl/verilog/a0_fifo_w32_d4096_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM mem_reg
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:50 ; elapsed = 00:02:36 . Memory (MB): peak = 3590.668 ; gain = 1770.449 ; free physical = 57415 ; free virtual = 59613
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ND_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].MANT_DEL' (delay) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized22) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'a0_optical_flow_fdivbkb:/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized22) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'a0_optical_flow_uitocud:/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_faddhbi:/a0_optical_flow_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'a0_optical_flow_faddhbi:/a0_optical_flow_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_faddhbi:/a0_optical_flow_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'a0_optical_flow_faddhbi:/a0_optical_flow_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized2) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fmulibs:/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'a0_optical_flow_fmulibs:/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fmulibs:/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'a0_optical_flow_fmulibs:/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fsubDeQ:/a0_optical_flow_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'a0_optical_flow_fsubDeQ:/a0_optical_flow_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_optical_flow_fsubDeQ:/a0_optical_flow_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'a0_optical_flow_fsubDeQ:/a0_optical_flow_ap_fsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |a0_optical_flow_fdivbkb      |          10|      4509|
|2     |a0_Loop_FRAMES_CP_OUTER__GC0 |           1|      8994|
|3     |a0_gradient_xy_calc__GC0     |           1|     17968|
|4     |a0_gradient_z_calc__GC0      |           1|      8032|
|5     |a0_gradient_weight_y__GB0    |           1|     35891|
|6     |a0_gradient_weight_y__GB1    |           1|      9242|
|7     |a0_gradient_weight_x__GB0    |           1|     37075|
|8     |a0_gradient_weight_x__GB1    |           1|     10518|
|9     |a0_flow_calc__GC0            |           1|      8609|
|10    |a0_tensor_weight_y           |           1|     35988|
|11    |a0_optical_flow__GCB1        |           1|      5256|
|12    |a0_optical_flow__GCB2        |           1|     37643|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 1 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/DIV_BY_ZERO_REG.REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3886] merging instance 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U10/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U10/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_FRAMES_CP_OUTER_U0i_2/\optical_flow_uitocud_U10/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U9/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U9/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_FRAMES_CP_OUTER_U0i_2/\optical_flow_uitocud_U9/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U8/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U8/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_FRAMES_CP_OUTER_U0i_2/\optical_flow_uitocud_U8/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U7/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U7/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_FRAMES_CP_OUTER_U0i_2/\optical_flow_uitocud_U7/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U6/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Loop_FRAMES_CP_OUTER_U0i_2/optical_flow_uitocud_U6/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_FRAMES_CP_OUTER_U0i_2/\optical_flow_uitocud_U6/a0_optical_flow_ap_uitofp_2_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[63]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[62]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[61]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[60]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[59]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[58]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[57]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[56]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[51]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[48]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[42]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[39]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[38]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[63]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[62]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[61]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[60]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[59]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[58]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[57]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[56]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[51]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[31]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[29]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[30]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[28]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[27]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[26]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[25]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[24]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[23]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[5]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[0]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[1]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[2]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[3]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[4]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[11]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[6]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[7]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[8]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[9]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[10]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[17]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[12]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[13]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[14]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[15]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[16]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[18]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[19]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[20]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[21]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U47/din1_buf1_reg[22]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[31]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[29]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[30]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[28]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[27]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[26]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[25]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[24]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[23]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[5]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[0]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[1]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[2]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[3]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[4]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[11]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[6]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[7]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[8]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[9]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[10]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[17]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[12]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[13]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[14]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[15]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[16]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[18]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[19]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[20]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[21]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U48/din1_buf1_reg[22]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[31]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[29]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[30]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[28]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[27]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[26]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[25]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/gradient_z_calc_U0i_4/\optical_flow_fmulibs_U49/din1_buf1_reg[24] )
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[23]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[5]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[0]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[1]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[2]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[3]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[4]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[11]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[6]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[7]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[8]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[9]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[10]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[17]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[12]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[13]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[14]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[15]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[16]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[18]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[19]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[20]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[21]' (FDE) to 'inst/gradient_z_calc_U0i_4/optical_flow_fmulibs_U49/din1_buf1_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gradient_z_calc_U0i_4/\optical_flow_fmulibs_U49/din1_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/gradient_weight_y_U0i_6/optical_flow_fmulibs_U80/din1_buf1_reg[31]' (FDE) to 'inst/gradient_weight_y_U0i_6/optical_flow_fmulibs_U89/din1_buf1_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/gradient_weight_y_U0i_6/\optical_flow_fmulibs_U92/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gradient_weight_y_U0i_6/\optical_flow_fmulibs_U92/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gradient_weight_y_U0i_6/\optical_flow_faddhbi_U59/a0_optical_flow_ap_fadd_2_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter1_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\optical_flow_fmulibs_U245/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter2_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter3_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter4_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter5_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter6_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter7_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter8_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter9_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter10_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter11_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter12_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter13_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter14_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter15_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter16_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter17_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/\ap_phi_reg_pp0_iter18_buf_1_load_reg_130_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\outer_product_U0/optical_flow_fmulibs_U154/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\outer_product_U0/optical_flow_fmulibs_U155/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\outer_product_U0/optical_flow_fmulibs_U156/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0 /i_synth/\MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\outer_product_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb:/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (a0_optical_flow_fdivbkb:/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb__1:/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (a0_optical_flow_fdivbkb__1:/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb__1:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb__1:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb__1:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb__1:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (a0_optical_flow_fdivbkb__1:/\a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Loop_FRAMES_CP_OUTER_U0i_2/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gradient_z_calc_U0i_4/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/flow_calc_U0i_9/ap_done_reg_reg)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U129/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\optical_flow_fmulibs_U127/din1_buf1_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM gradient_z_U/mem_reg
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:05:45 . Memory (MB): peak = 3618.586 ; gain = 1798.367 ; free physical = 55032 ; free virtual = 57397
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0i_3/i_0/buf_1_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0i_3/i_1/buf_2_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0i_3/i_2/buf_3_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0i_3/i_4/buf_4_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/i_1/buf_val_2_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/i_2/buf_val_3_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/i_5/buf_val_4_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/i_6/buf_val_5_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/i_11/buf_val_2_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/i_12/buf_val_3_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/i_13/buf_val_4_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/i_14/buf_val_5_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/i_16/buf_val_5_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_6/i_0/buf_val_4_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_6/i_1/buf_val_3_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_6/i_2/buf_val_2_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/i_1/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/i_1/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/i_1/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/i_1/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/i_1/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/i_1/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/i_0/gradient_z_U/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/i_0/gradient_z_U/mem_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/i_0/gradient_z_U/mem_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |a0_optical_flow_fdivbkb      |           5|      2839|
|2     |a0_Loop_FRAMES_CP_OUTER__GC0 |           1|      6284|
|3     |a0_gradient_xy_calc__GC0     |           1|     15914|
|4     |a0_gradient_z_calc__GC0      |           1|      7205|
|5     |a0_gradient_weight_y__GB0    |           1|     31651|
|6     |a0_gradient_weight_y__GB1    |           1|      7787|
|7     |a0_gradient_weight_x__GB0    |           1|     32598|
|8     |a0_gradient_weight_x__GB1    |           1|      9063|
|9     |a0_flow_calc__GC0            |           1|      7537|
|10    |a0_tensor_weight_y           |           1|     28659|
|11    |a0_optical_flow__GCB1        |           1|      4614|
|12    |a0_optical_flow__GCB2        |           1|     31677|
|13    |a0_optical_flow_fdivbkb__1   |           3|      2701|
|14    |a0_optical_flow_fdivbkb__2   |           2|      3513|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:48 ; elapsed = 00:07:18 . Memory (MB): peak = 3618.586 ; gain = 1798.367 ; free physical = 53872 ; free virtual = 56354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM gradient_z_U/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM gradient_z_U/mem_reg
INFO: [Synth 8-5556] The block RAM buf_val_1_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:06 ; elapsed = 00:07:36 . Memory (MB): peak = 3618.586 ; gain = 1798.367 ; free physical = 53036 ; free virtual = 55519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |a0_optical_flow_fdivbkb      |           5|      2839|
|2     |a0_Loop_FRAMES_CP_OUTER__GC0 |           1|      6284|
|3     |a0_gradient_xy_calc__GC0     |           1|     15908|
|4     |a0_gradient_z_calc__GC0      |           1|      7205|
|5     |a0_gradient_weight_y__GB0    |           1|     31645|
|6     |a0_gradient_weight_y__GB1    |           1|      7787|
|7     |a0_gradient_weight_x__GB0    |           1|     32592|
|8     |a0_gradient_weight_x__GB1    |           1|      9063|
|9     |a0_flow_calc__GC0            |           1|      7537|
|10    |a0_tensor_weight_y           |           1|     28653|
|11    |a0_optical_flow__GCB1        |           1|      4614|
|12    |a0_optical_flow__GCB2        |           1|     30783|
|13    |a0_optical_flow_fdivbkb__1   |           3|      2701|
|14    |a0_optical_flow_fdivbkb__2   |           2|      3513|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_6/buf_val_4_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_6/buf_val_3_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_6/buf_val_2_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0i_3/gradient_xy_calc_U0/buf_2_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0i_3/gradient_xy_calc_U0/buf_3_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0i_3/gradient_xy_calc_U0/buf_4_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/gradient_weight_y_U0/buf_val_2_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/gradient_weight_y_U0/buf_val_3_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/gradient_weight_y_U0/buf_val_4_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/gradient_weight_y_U0/buf_val_5_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/gradient_weight_y_U0/buf_val_2_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/gradient_weight_y_U0/buf_val_3_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/gradient_weight_y_U0/buf_val_4_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/gradient_weight_y_U0/buf_val_5_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0i_5/gradient_weight_y_U0/buf_val_5_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/gradient_z_U/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/gradient_z_U/mem_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/gradient_z_U/mem_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:52 ; elapsed = 00:09:50 . Memory (MB): peak = 3626.590 ; gain = 1806.371 ; free physical = 55467 ; free virtual = 57945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |a0_optical_flow_fdivbkb      |           1|      2466|
|2     |a0_Loop_FRAMES_CP_OUTER__GC0 |           1|      3578|
|3     |a0_gradient_xy_calc__GC0     |           1|      9847|
|4     |a0_gradient_z_calc__GC0      |           1|      4420|
|5     |a0_gradient_weight_y__GB0    |           1|     19586|
|6     |a0_gradient_weight_y__GB1    |           1|      4480|
|7     |a0_gradient_weight_x__GB0    |           1|     21686|
|8     |a0_gradient_weight_x__GB1    |           1|      5788|
|9     |a0_flow_calc__GC0            |           1|      3952|
|10    |a0_tensor_weight_y           |           1|     16287|
|11    |a0_optical_flow__GCB1        |           1|      2375|
|12    |a0_optical_flow__GCB2        |           1|     18634|
|13    |a0_optical_flow_fdivbkb__1   |           1|      2471|
|14    |a0_optical_flow_fdivbkb__2   |           1|      2674|
|15    |a0_optical_flow_fdivbkb__5   |           1|      2466|
|16    |a0_optical_flow_fdivbkb__6   |           1|      2466|
|17    |a0_optical_flow_fdivbkb__7   |           1|      2466|
|18    |a0_optical_flow_fdivbkb__8   |           1|      2466|
|19    |a0_optical_flow_fdivbkb__9   |           1|      2471|
|20    |a0_optical_flow_fdivbkb__10  |           1|      2471|
|21    |a0_optical_flow_fdivbkb__11  |           1|      2674|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0/buf_2_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0/buf_3_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_xy_calc_U0/buf_4_U/a0_gradient_xy_calc_dEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_2_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_3_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_4_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_5_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_2_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_3_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_4_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_5_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_5_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_4_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_3_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_weight_y_U0/buf_val_2_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tensor_weight_y_U0/buf_val_2_val_U/a0_tensor_weight_y_bBew_ram_U/ram_reg_bram_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_z_U/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_z_U/mem_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gradient_z_U/mem_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:06 ; elapsed = 00:10:04 . Memory (MB): peak = 3626.590 ; gain = 1806.371 ; free physical = 55305 ; free virtual = 57851
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:06 ; elapsed = 00:10:05 . Memory (MB): peak = 3626.590 ; gain = 1806.371 ; free physical = 55296 ; free virtual = 57842
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:23 ; elapsed = 00:10:21 . Memory (MB): peak = 3626.590 ; gain = 1806.371 ; free physical = 55068 ; free virtual = 57614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:23 ; elapsed = 00:10:22 . Memory (MB): peak = 3626.590 ; gain = 1806.371 ; free physical = 55055 ; free virtual = 57601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:26 ; elapsed = 00:10:25 . Memory (MB): peak = 3626.590 ; gain = 1806.371 ; free physical = 55029 ; free virtual = 57575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:26 ; elapsed = 00:10:25 . Memory (MB): peak = 3626.590 ; gain = 1806.371 ; free physical = 55021 ; free virtual = 57567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    29|
|2     |DSP48E1     |   482|
|3     |LUT1        |  1161|
|4     |LUT2        |  7597|
|5     |LUT3        | 15401|
|6     |LUT4        |  8372|
|7     |LUT5        |  6174|
|8     |LUT6        |  8749|
|9     |MUXCY       | 14115|
|10    |MUXF7       |    25|
|11    |RAMB18E2_1  |     1|
|12    |RAMB18E2_2  |     1|
|13    |RAMB36E2    |    15|
|14    |RAMB36E2_10 |     5|
|15    |RAMB36E2_4  |     1|
|16    |RAMB36E2_5  |     1|
|17    |RAMB36E2_6  |     2|
|18    |RAMB36E2_7  |     5|
|19    |RAMB36E2_8  |     6|
|20    |RAMB36E2_9  |     1|
|21    |SRL16E      |  1667|
|22    |SRLC32E     |   294|
|23    |XORCY       |  9388|
|24    |FDE         |  1037|
|25    |FDRE        | 45159|
|26    |FDSE        |    59|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:26 ; elapsed = 00:10:25 . Memory (MB): peak = 3626.590 ; gain = 1806.371 ; free physical = 55021 ; free virtual = 57567
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 552 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:12 ; elapsed = 00:08:51 . Memory (MB): peak = 3626.590 ; gain = 35.938 ; free physical = 56617 ; free virtual = 59163
Synthesis Optimization Complete : Time (s): cpu = 00:06:27 ; elapsed = 00:10:31 . Memory (MB): peak = 3626.590 ; gain = 1806.371 ; free physical = 56630 ; free virtual = 59163
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3869 instances were transformed.
  (CARRY4) => CARRY8: 2350 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 482 instances
  FDE => FDRE: 1037 instances

INFO: [Common 17-83] Releasing license: Synthesis
969 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:16 ; elapsed = 00:11:22 . Memory (MB): peak = 3654.668 ; gain = 1865.492 ; free physical = 57783 ; free virtual = 60313
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.runs/zcu102_optical_flow_1_0_synth_1/zcu102_optical_flow_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3654.680 ; gain = 0.012 ; free physical = 57624 ; free virtual = 60327
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3715.531 ; gain = 60.852 ; free physical = 57575 ; free virtual = 60327
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3715.531 ; gain = 0.000 ; free physical = 57506 ; free virtual = 60328
