// Seed: 3872559739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
  always @(negedge 1'd0) begin
    id_1[1'h0 : 1] = 1;
    assert (1 === 1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  output wire id_39;
  input wire id_38;
  input wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(1'd0 or posedge 1)
    if (1) begin
      $display(1);
      cover (1);
      if (id_22) $display(1);
    end else id_6 <= id_33;
  assign id_22 = id_30 == 1;
  id_40(
      .id_0(id_34[1]), .id_1(id_14)
  );
  assign id_5#(.id_1(id_13[1'b0==1])) [1'b0] = id_15 !== "";
  module_0(
      id_5, id_16, id_36, id_36, id_4, id_11, id_10
  );
  assign id_33 = 1;
endmodule
