ffff
#define MP_DRAM_CNTL_RDRET_DATA_52__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_53__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_53__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_54__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_54__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_55__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_55__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_56__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_56__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_57__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_57__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_58__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_58__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_59__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_59__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_60__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_60__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_61__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_61__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_62__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_62__DATA__SHIFT 0x0
#define MP_DRAM_CNTL_RDRET_DATA_63__DATA_MASK 0xffffffff
#define MP_DRAM_CNTL_RDRET_DATA_63__DATA__SHIFT 0x0
#define MP_IOC_CTRL__IOC_mst_send_MASK 0x1
#define MP_IOC_CTRL__IOC_mst_send__SHIFT 0x0
#define MP_IOC_CTRL__IOC_mst_stop_MASK 0x2
#define MP_IOC_CTRL__IOC_mst_stop__SHIFT 0x1
#define MP_IOC_CTRL__IOC_mst_force_active_MASK 0x4
#define MP_IOC_CTRL__IOC_mst_force_active__SHIFT 0x2
#define MP_IOC_CTRL__IOC_mst_rdValid_MASK 0x8
#define MP_IOC_CTRL__IOC_mst_rdValid__SHIFT 0x3
#define MP_IOC_CTRL__IOC_mst_busy_MASK 0x10
#define MP_IOC_CTRL__IOC_mst_busy__SHIFT 0x4
#define MP_IOC_CTRL__IOC_mst_disabled_MASK 0x20
#define MP_IOC_CTRL__IOC_mst_disabled__SHIFT 0x5
#define MP_IOC_CTRL__IOC_mst_debug_rst_MASK 0x40
#define MP_IOC_CTRL__IOC_mst_debug_rst__SHIFT 0x6
#define MP_IOC_CTRL__IOC_mst_stop_ack_MASK 0x80
#define MP_IOC_CTRL__IOC_mst_stop_ack__SHIFT 0x7
#define MP_IOC_CTRL__IOC_mst_rderr_MASK 0x300
#define MP_IOC_CTRL__IOC_mst_rderr__SHIFT 0x8
#define MP_IOC_RDDATA__IOC_mst_rdData_MASK 0xffffffff
#define MP_IOC_RDDATA__IOC_mst_rdData__SHIFT 0x0
#define MP_IOC_PHASE1__BiuCqfC_AwqReqCommit_MASK 0x2
#define MP_IOC_PHASE1__BiuCqfC_AwqReqCommit__SHIFT 0x1
#define MP_IOC_PHASE1__BiuCqfC_AltReqRdCmd_MASK 0x4
#define MP_IOC_PHASE1__BiuCqfC_AltReqRdCmd__SHIFT 0x2
#define MP_IOC_PHASE1__BiuCqfC_AltReqAddrLo_MASK 0xfffffff8
#define MP_IOC_PHASE1__BiuCqfC_AltReqAddrLo__SHIFT 0x3
#define MP_IOC_PHASE2__BiuCqfC_AltReqAddrMid_MASK 0xff
#define MP_IOC_PHASE2__BiuCqfC_AltReqAddrMid__SHIFT 0x0
#define MP_IOC_PHASE2__BiuCqfC_AltReqMask_MASK 0xff00
#define MP_IOC_PHASE2__BiuCqfC_AltReqMask__SHIFT 0x8
#define MP_IOC_PHASE2__BiuCqfC_AltReqSize_MASK 0x30000
#define MP_IOC_PHASE2__BiuCqfC_AltReqSize__SHIFT 0x10
#define MP_IOC_PHASE2__BiuCqfC_AltReqAddrHi_MASK 0xff000000
#define MP_IOC_PHASE2__BiuCqfC_AltReqAddrHi__SHIFT 0x18
#define MP_IOC_PHASE3__BiuDbfC_C2aDataOut_MASK 0xffffffff
#define MP_IOC_PHASE3__BiuDbfC_C2aDataOut__SHIFT 0x0
#define MP_IOC_READ_0__data_MASK 0xffffffff
#define MP_IOC_READ_0__data__SHIFT 0x0
#define MP_IOC_READ_1__data_MASK 0xffffffff
#define MP_IOC_READ_1__data__SHIFT 0x0
#define MP_IOC_READ_2__data_MASK 0xffffffff
#define MP_IOC_READ_2__data__SHIFT 0x0
#define MP_IOC_READ_3__data_MASK 0xffffffff
#define MP_IOC_READ_3__data__SHIFT 0x0
#define MP_IOC_READ_4__data_MASK 0xffffffff
#define MP_IOC_READ_4__data__SHIFT 0x0
#define MP_IOC_READ_5__data_MASK 0xffffffff
#define MP_IOC_READ_5__data__SHIFT 0x0
#define MP_IOC_READ_6__data_MASK 0xffffffff
#define MP_IOC_READ_6__data__SHIFT 0x0
#define MP_IOC_READ_7__data_MASK 0xffffffff
#define MP_IOC_READ_7__data__SHIFT 0x0
#define MP_IOC_READ_8__data_MASK 0xffffffff
#define MP_IOC_READ_8__data__SHIFT 0x0
#define MP_IOC_READ_9__data_MASK 0xffffffff
#define MP_IOC_READ_9__data__SHIFT 0x0
#define MP_IOC_READ_10__data_MASK 0xffffffff
#define MP_IOC_READ_10__data__SHIFT 0x0
#define MP_IOC_READ_11__data_MASK 0xffffffff
#define MP_IOC_READ_11__data__SHIFT 0x0
#define MP_IOC_READ_12__data_MASK 0xffffffff
#define MP_IOC_READ_12__data__SHIFT 0x0
#define MP_IOC_READ_13__data_MASK 0xffffffff
#define MP_IOC_READ_13__data__SHIFT 0x0
#define MP_IOC_READ_14__data_MASK 0xffffffff
#define MP_IOC_READ_14__data__SHIFT 0x0
#define MP_IOC_READ_15__data_MASK 0xffffffff
#define MP_IOC_READ_15__data__SHIFT 0x0
#define MP_IOC_WRITE_0__data_MASK 0xffffffff
#define MP_IOC_WRITE_0__data__SHIFT 0x0
#define MP_IOC_WRITE_1__data_MASK 0xffffffff
#define MP_IOC_WRITE_1__data__SHIFT 0x0
#define MP_IOC_WRITE_2__data_MASK 0xffffffff
#define MP_IOC_WRITE_2__data__SHIFT 0x0
#define MP_IOC_WRITE_3__data_MASK 0xffffffff
#define MP_IOC_WRITE_3__data__SHIFT 0x0
#define MP_IOC_WRITE_4__data_MASK 0xffffffff
#define MP_IOC_WRITE_4__data__SHIFT 0x0
#define MP_IOC_WRITE_5__data_MASK 0xffffffff
#define MP_IOC_WRITE_5__data__SHIFT 0x0
#define MP_IOC_WRITE_6__data_MASK 0xffffffff
#define MP_IOC_WRITE_6__data__SHIFT 0x0
#define MP_IOC_WRITE_7__data_MASK 0xffffffff
#define MP_IOC_WRITE_7__data__SHIFT 0x0
#define MP_IOC_WRITE_8__data_MASK 0xffffffff
#define MP_IOC_WRITE_8__data__SHIFT 0x0
#define MP_IOC_WRITE_9__data_MASK 0xffffffff
#define MP_IOC_WRITE_9__data__SHIFT 0x0
#define MP_IOC_WRITE_10__data_MASK 0xffffffff
#define MP_IOC_WRITE_10__data__SHIFT 0x0
#define MP_IOC_WRITE_11__data_MASK 0xffffffff
#define MP_IOC_WRITE_11__data__SHIFT 0x0
#define MP_IOC_WRITE_12__data_MASK 0xffffffff
#define MP_IOC_WRITE_12__data__SHIFT 0x0
#define MP_IOC_WRITE_13__data_MASK 0xffffffff
#define MP_IOC_WRITE_13__data__SHIFT 0x0
#define MP_IOC_WRITE_14__data_MASK 0xffffffff
#define MP_IOC_WRITE_14__data__SHIFT 0x0
#define MP_IOC_WRITE_15__data_MASK 0xffffffff
#define MP_IOC_WRITE_15__data__SHIFT 0x0
#define MP_INTERRUPT_CONTROL__MAX_CREDIT_VALUE_MASK 0x1f
#define MP_INTERRUPT_CONTROL__MAX_CREDIT_VALUE__SHIFT 0x0
#define MP_INTERRUPT_CONTROL__MP0_SW_TRIG_MASK_MASK 0x20
#define MP_INTERRUPT_CONTROL__MP0_SW_TRIG_MASK__SHIFT 0x5
#define MP_INTERRUPT_CONTROL__MP0_SW_INT_ACK_MASK 0x40
#define MP_INTERRUPT_CONTROL__MP0_SW_INT_ACK__SHIFT 0x6
#define MP_INTERRUPT_CONTROL__MP1_SW_TRIG_MASK_MASK 0x80
#define MP_INTERRUPT_CONTROL__MP1_SW_TRIG_MASK__SHIFT 0x7
#define MP_INTERRUPT_CONTROL__MP1_SW_INT_ACK_MASK 0x100
#define MP_INTERRUPT_CONTROL__MP1_SW_INT_ACK__SHIFT 0x8
#define MP0_SW_INT__VALID_MASK 0x1
#define MP0_SW_INT__VALID__SHIFT 0x0
#define MP0_SW_INT__INT_ID_MASK 0x1fe
#define MP0_SW_INT__INT_ID__SHIFT 0x1
#define MP0_SW_INT_CTXID__CTXID_MASK 0xfffffff
#define MP0_SW_INT_CTXID__CTXID__SHIFT 0x0
#define MP1_SW_INT__VALID_MASK 0x1
#define MP1_SW_INT__VALID__SHIFT 0x0
#define MP1_SW_INT__INT_ID_MASK 0x1fe
#define MP1_SW_INT__INT_ID__SHIFT 0x1
#define MP1_SW_INT_CTXID__CTXID_MASK 0xfffffff
#define MP1_SW_INT_CTXID__CTXID__SHIFT 0x0
#define DISP_TIMER_ID__DISP_T0_INT_ID_MASK 0xff
#define DISP_TIMER_ID__DISP_T0_INT_ID__SHIFT 0x0
#define DISP_TIMER_ID__DISP_T1_INT_ID_MASK 0xff00
#define DISP_TIMER_ID__DISP_T1_INT_ID__SHIFT 0x8
#define PWRHW_SMC_IND_INDEX__SMC_IND_ADDR_MASK 0xffffffff
#define PWRHW_SMC_IND_INDEX__SMC_IND_ADDR__SHIFT 0x0
#define PWRHW_SMC_IND_DATA__SMC_IND_DATA_MASK 0xffffffff
#define PWRHW_SMC_IND_DATA__SMC_IND_DATA__SHIFT 0x0
#define CURRENT_STATE_CPU0__CURRENT_PSTATE_ID_MASK 0x7
#define CURRENT_STATE_CPU0__CURRENT_PSTATE_ID__SHIFT 0x0
#define CURRENT_STATE_CPU0__CURRENT_DID_MASK 0x38
#define CURRENT_STATE_CPU0__CURRENT_DID__SHIFT 0x3
#define CURRENT_STATE_CPU0__CURRENT_FID_MASK 0xfc0
#define CURRENT_STATE_CPU0__CURRENT_FID__SHIFT 0x6
#define CURRENT_STATE_CPU0__CPU_COF_MASK 0xfff000
#define CURRENT_STATE_CPU0__CPU_COF__SHIFT 0xc
#define CURRENT_STATE_CPU0__CPU_COF_IND_PROG_MASK 0x7f000000
#define CURRENT_STATE_CPU0__CPU_COF_IND_PROG__SHIFT 0x18
#define CURRENT_STATE_CPU1__CURRENT_PSTATE_ID_MASK 0x7
#define CURRENT_STATE_CPU1__CURRENT_PSTATE_ID__SHIFT 0x0
#define CURRENT_STATE_CPU1__CURRENT_DID_MASK 0x38
#define CURRENT_STATE_CPU1__CURRENT_DID__SHIFT 0x3
#define CURRENT_STATE_CPU1__CURRENT_FID_MASK 0xfc0
#define CURRENT_STATE_CPU1__CURRENT_FID__SHIFT 0x6
#define CURRENT_STATE_CPU1__CPU_COF_MASK 0xfff000
#define CURRENT_STATE_CPU1__CPU_COF__SHIFT 0xc
#define CURRENT_STATE_CPU1__CPU_COF_IND_PROG_MASK 0x7f000000
#define CURRENT_STATE_CPU1__CPU_COF_IND_PROG__SHIFT 0x18
#define CPU_REDUN_DONE0__CPU_REDUN_DONE_MASK 0x1
#define CPU_REDUN_DONE0__CPU_REDUN_DONE__SHIFT 0x0
#define CPU_REDUN_DONE1__CPU_REDUN_DONE_MASK 0x1
#define CPU_REDUN_DONE1__CPU_REDUN_DONE__SHIFT 0x0
#define CURRENT_VID_CPU0__CURRENT_VID_MASK 0xff
#define CURRENT_VID_CPU0__CURRENT_VID__SHIFT 0x0
#define CURRENT_VID_CPU1__CURRENT_VID_MASK 0xff
#define CURRENT_VID_CPU1__CURRENT_VID__SHIFT 0x0
#define UNBPM_PWRMGT_ACK__REQUESTOR_CODE_MASK 0x1f
#define UNBPM_PWRMGT_ACK__REQUESTOR_CODE__SHIFT 0x0
#define UNBPM_PWRMGT_ACK__REQUEST_ACK_MASK 0x100
#define UNBPM_PWRMGT_ACK__REQUEST_ACK__SHIFT 0x8
#define UNBPM_PWRMGT_ACK__REQUEST_NACK_MASK 0x10000
#define UNBPM_PWRMGT_ACK__REQUEST_NACK__SHIFT 0x10
#define UNBPM_PWRMGT_ACK__ERROR_CODE_MASK 0xff000000
#define UNBPM_PWRMGT_ACK__ERROR_CODE__SHIFT 0x18
#define CURRENT_FREQ_STATE_NB__CURRENT_FID_MASK 0xff
#define CURRENT_FREQ_STATE_NB__CURRENT_FID__SHIFT 0x0
#define CURRENT_FREQ_STATE_NB__CURRENT_DID_MASK 0xff00
#define CURRENT_FREQ_STATE_NB__CURRENT_DID__SHIFT 0x8
#define CURRENT_FREQ_STATE_NB__NB_LOW_POWER_MASK 0xff0000
#define CURRENT_FREQ_STATE_NB__NB_LOW_POWER__SHIFT 0x10
#define CURRENT_FREQ_STATE_NB__NB_STUTTER_MODE_MASK 0xff000000
#define CURRENT_FREQ_STATE_NB__NB_STUTTER_MODE__SHIFT 0x18
#define CURRENT_PSTATE_NB__CURRENT_PSTATE_ID_MASK 0xff
#define CURRENT_PSTATE_NB__CURRENT_PSTATE_ID__SHIFT 0x0
#define CURRENT_PSTATE_NB__CURRENT_PSTATE_LO_MASK 0x100
#define CURRENT_PSTATE_NB__CURRENT_PSTATE_LO__SHIFT 0x8
#define CURRENT_PSTATE_NB__CURRENT_MEM_PSTATE_ID_MASK 0x200
#define CURRENT_PSTATE_NB__CURRENT_MEM_PSTATE_ID__SHIFT 0x9
#define UNBPM_MSG_INT_CONFIG__MSG_REG_TARGET_ADDR_MASK 0xffffffff
#define UNBPM_MSG_INT_CONFIG__MSG_REG_TARGET_ADDR__SHIFT 0x0
#define UNBPM_NBPWRMGT_CMD__TARGET_BLOCK_MASK 0x3
#define UNBPM_NBPWRMGT_CMD__TARGET_BLOCK__SHIFT 0x0
#define UNBPM_NBPWRMGT_CMD__TARGET_CMD_MASK 0x100
#define UNBPM_NBPWRMGT_CMD__TARGET_CMD__SHIFT 0x8
#define UNBPM_NBPWRMGT_CMD__DCT_SR_MAP_MASK 0xff0000
#define UNBPM_NBPWRMGT_CMD__DCT_SR_MAP__SHIFT 0x10
#define UNBPM_NBPWRMGT_CMD__RETURN_NB_ACK_MASK 0x1000000
#define UNBPM_NBPWRMGT_CMD__RETURN_NB_ACK__SHIFT 0x18
#define UNBPM_NBPWRMGT_CMD__OVERRIDE_PARAMS_MASK 0x2000000
#define UNBPM_NBPWRMGT_CMD__OVERRIDE_PARAMS__SHIFT 0x19
#define UNBPM_NBPWRMGT_CMD__SET_NB_LOW_POWER_MASK 0x4000000
#define UNBPM_NBPWRMGT_CMD__SET_NB_LOW_POWER__SHIFT 0x1a
#define UNBPM_NBPWRMGT_CMD__SET_NB_STUTTER_MODE_MASK 0x8000000
#define UNBPM_NBPWRMGT_CMD__SET_NB_STUTTER_MODE__SHIFT 0x1b
#define UNBPM_NBPWRMGT_FSM_CFG__DIS_AUTO_PWRGATE_ON_EXIT_MASK 0x2
#define UNBPM_NBPWRMGT_FSM_CFG__DIS_AUTO_PWRGATE_ON_EXIT__SHIFT 0x1
#define DDR0_FUSE_SSB_XFER__START_STATUS_XFER_MASK 0x1
#define DDR0_FUSE_SSB_XFER__START_STATUS_XFER__SHIFT 0x0
#define DDR0_FUSE_SSB_XFER_CFG__FUSE_DDR0_LAST_ADDR_MASK 0x7ff
#define DDR0_FUSE_SSB_XFER_CFG__FUSE_DDR0_LAST_ADDR__SHIFT 0x0
#define DDR1_FUSE_SSB_XFER__START_STATUS_XFER_MASK 0x1
#define DDR1_FUSE_SSB_XFER__START_STATUS_XFER__SHIFT 0x0
#define DDR1_FUSE_SSB_XFER_CFG__FUSE_DDR1_LAST_ADDR_MASK 0x7ff
#define DDR1_FUSE_SSB_XFER_CFG__FUSE_DDR1_LAST_ADDR__SHIFT 0x0
#define UNBPM_FUSES_VAL_PWROK__CK_FUSES_VAL_PWROK_MASK 0x1
#define UNBPM_FUSES_VAL_PWROK__CK_FUSES_VAL_PWROK__SHIFT 0x0
#define SYNFIFO_CLK_RATIO__CK_CCLK_IS_FASTER0_MASK 0x1
#define SYNFIFO_CLK_RATIO__CK_CCLK_IS_FASTER0__SHIFT 0x0
#define SYNFIFO_CLK_RATIO__CK_CCLK_IS_FASTER1_MASK 0x2
#define SYNFIFO_CLK_RATIO__CK_CCLK_IS_FASTER1__SHIFT 0x1
#define SYNFIFO_CLK_RATIO__CK_NCLK_IS_FASTER0_MASK 0x4
#define SYNFIFO_CLK_RATIO__CK_NCLK_IS_FASTER0__SHIFT 0x2
#define SYNFIFO_CLK_RATIO__CK_NCLK_IS_FASTER1_MASK 0x8
#define SYNFIFO_CLK_RATIO__CK_NCLK_IS_FASTER1__SHIFT 0x3
#define SYNFIFO_CLK_RATIO__CK_SYNFIFO_ASYNC_EN0_MASK 0x10
#define SYNFIFO_CLK_RATIO__CK_SYNFIFO_ASYNC_EN0__SHIFT 0x4
#define SYNFIFO_CLK_RATIO__CK_SYNFIFO_ASYNC_EN1_MASK 0x20
#define SYNFIFO_CLK_RATIO__CK_SYNFIFO_ASYNC_EN1__SHIFT 0x5
#define MISC_SMU_PWRMGT_CFG0__TARGET_ADDR_MASK 0xffffffff
#define MISC_SMU_PWRMGT_CFG0__TARGET_ADDR__SHIFT 0x0
#define MISC_GNB_PWRMGT_CFG1__TIMER_EN_MASK 0x1
#define MISC_GNB_PWRMGT_CFG1__TIMER_EN__SHIFT 0x0
#define MISC_GNB_PWRMGT_CFG1__TIMER_INTERVAL_MASK 0x1fffe
#define MISC_GNB_PWRMGT_CFG1__TIMER_INTERVAL__SHIFT 0x1
#define MISC_GNB_PWRMGT_CFG1__INT_GEN_EN_MASK 0x20000
#define MISC_GNB_PWRMGT_CFG1__INT_GEN_EN__SHIFT 0x11
#define MISC_SMU_PWRMGT_CFG1__TIMER_EN_MASK 0x1
#define MISC_SMU_PWRMGT_CFG1__TIMER_EN__SHIFT 0x0
#define MISC_SMU_PWRMGT_CFG1__TIMER_INTERVAL_MASK 0x1fffe
#define MISC_SMU_PWRMGT_CFG1__TIMER_INTERVAL__SHIFT 0x1
#define MISC_SMU_PWRMGT_CFG1__INT_GEN_EN_MASK 0x20000
#define MISC_SMU_PWRMGT_CFG1__INT_GEN_EN__SHIFT 0x11
#define MISC_GNB_PWRMGT_DATA__GN_ON_INB_WAKE_MASK 0x1
#define MISC_GNB_PWRMGT_DATA__GN_ON_INB_WAKE__SHIFT 0x0
#define MISC_GNB_PWRMGT_DATA__GN_ALLOW_NB_PSTATES_MASK 0x2
#define MISC_GNB_PWRMGT_DATA__GN_ALLOW_NB_PSTATES__SHIFT 0x1
#define MISC_GNB_PWRMGT_DATA__GN_FLUSH_REQ_TOGGLE_MASK 0x4
#define MISC_GNB_PWRMGT_DATA__GN_FLUSH_REQ_TOGGLE__SHIFT 0x2
#define MISC_GNB_PWRMGT_DATA__GN_CROSS_TRIGGER_MASK 0x78
#define MISC_GNB_PWRMGT_DATA__GN_CROSS_TRIGGER__SHIFT 0x3
#define MISC_GNB_PWRMGT_DATA__GN_STOP_CLOCKS_MASK 0x80
#define MISC_GNB_PWRMGT_DATA__GN_STOP_CLOCKS__SHIFT 0x7
#define MISC_GNB_PWRMGT_DATA__GN_ON3_CH0LINK_WAKE_MASK 0x100
#define MISC_GNB_PWRMGT_DATA__GN_ON3_CH0LINK_WAKE__SHIFT 0x8
#define MISC_GNB_PWRMGT_DATA__GN_ON3_CH1LINK_WAKE_MASK 0x200
#define MISC_GNB_PWRMGT_DATA__GN_ON3_CH1LINK_WAKE__SHIFT 0x9
#define GN_GNB_SLOW__GN_GNB_SLOW_DATA_MASK 0x1
#define GN_GNB_SLOW__GN_GNB_SLOW_DATA__SHIFT 0x0
#define GN_FORCE_NBPS1__GN_FORCE_NBPS1_DATA_MASK 0x1
#define GN_FORCE_NBPS1__GN_FORCE_NBPS1_DATA__SHIFT 0x0
#define MISC_SMU_PWRMGT_DATA__NB_NBPS_MASK 0x1
#define MISC_SMU_PWRMGT_DATA__NB_NBPS__SHIFT 0x0
#define MISC_SMU_PWRMGT_DATA__NB_MEMPS_MASK 0x2
#define MISC_SMU_PWRMGT_DATA__NB_MEMPS__SHIFT 0x1
#define NB_COF__NB_COF_MASK 0xffff
#define NB_COF__NB_COF__SHIFT 0x0
#define UNBPM_CK_IRESET__CK_IRESET_LOCAL_MASK 0x1
#define UNBPM_CK_IRESET__CK_IRESET_LOCAL__SHIFT 0x0
#define CURRENT_VID_NB__CURRENT_VID_MASK 0xff
#define CURRENT_VID_NB__CURRENT_VID__SHIFT 0x0
#define SPR_FUSE_PSTATEPWR1__PwrValue0_MASK 0xff
#define SPR_FUSE_PSTATEPWR1__PwrValue0__SHIFT 0x0
#define SPR_FUSE_PSTATEPWR1__PwrValue1_MASK 0xff00
#define SPR_FUSE_PSTATEPWR1__PwrValue1__SHIFT 0x8
#define SPR_FUSE_PSTATEPWR1__PwrValue2_MASK 0xff0000
#define SPR_FUSE_PSTATEPWR1__PwrValue2__SHIFT 0x10
#define SPR_FUSE_PSTATEPWR1__PwrValue3_MASK 0xff000000
#define SPR_FUSE_PSTATEPWR1__PwrValue3__SHIFT 0x18
#define SPR_FUSE_PSTATEPWR2__PwrValue4_MASK 0xff
#define SPR_FUSE_PSTATEPWR2__PwrValue4__SHIFT 0x0
#define SPR_FUSE_PSTATEPWR2__PwrDiv0_MASK 0x300
#define SPR_FUSE_PSTATEPWR2__PwrDiv0__SHIFT 0x8
#define SPR_FUSE_PSTATEPWR2__PwrDiv1_MASK 0xc00
#define SPR_FUSE_PSTATEPWR2__PwrDiv1__SHIFT 0xa
#define SPR_FUSE_PSTATEPWR2__PwrDiv2_MASK 0x3000
#define SPR_FUSE_PSTATEPWR2__PwrDiv2__SHIFT 0xc
#define SPR_FUSE_PSTATEPWR2__PwrDiv3_MASK 0xc000
#define SPR_FUSE_PSTATEPWR2__PwrDiv3__SHIFT 0xe
#define SPR_FUSE_PSTATEPWR2__PwrDiv4_MASK 0x30000
#define SPR_FUSE_PSTATEPWR2__PwrDiv4__SHIFT 0x10
#define SPR_FUSE_PSTATEPWR2__PwrDiv5_MASK 0xc0000
#define SPR_FUSE_PSTATEPWR2__PwrDiv5__SHIFT 0x12
#define SPR_FUSE_PSTATEPWR2__PwrDiv6_MASK 0x300000
#define SPR_FUSE_PSTATEPWR2__PwrDiv6__SHIFT 0x14
#define SPR_FUSE_PSTATEPWR2__PwrDiv7_MASK 0xc00000
#define SPR_FUSE_PSTATEPWR2__PwrDiv7__SHIFT 0x16
#define SPR_FUSE_PSTATEPWR2__Reserved_MASK 0xff000000
#define SPR_FUSE_PSTATEPWR2__Reserved__SHIFT 0x18
#define SPR_FUSE_PSTATEPWR3__PwrValue5_MASK 0xff
#define SPR_FUSE_PSTATEPWR3__PwrValue5__SHIFT 0x0
#define SPR_FUSE_PSTATEPWR3__PwrValue6_MASK 0xff00
#define SPR_FUSE_PSTATEPWR3__PwrValue6__SHIFT 0x8
#define SPR_FUSE_PSTATEPWR3__PwrValue7_MASK 0xff0000
#define SPR_FUSE_PSTATEPWR3__PwrValue7__SHIFT 0x10
#define SPR_FUSE_PSTATEPWR3__Reserved_MASK 0xff000000
#define SPR_FUSE_PSTATEPWR3__Reserved__SHIFT 0x18
#define SPR_FUSE_THERMAL_SCRATCH__ThermalScratch_MASK 0xffffffff
#define SPR_FUSE_THERMAL_SCRATCH__ThermalScratch__SHIFT 0x0
#define SPR_PRODUCT_INFO0__BrandId_MASK 0xffff
#define SPR_PRODUCT_INFO0__BrandId__SHIFT 0x0
#define SPR_PRODUCT_INFO0__Reserved0_MASK 0x70000
#define SPR_PRODUCT_INFO0__Reserved0__SHIFT 0x10
#define SPR_PRODUCT_INFO0__SerialNumRdDis_MASK 0x80000
#define SPR_PRODUCT_INFO0__SerialNumRdDis__SHIFT 0x13
#define SPR_PRODUCT_INFO0__Reserved1_MASK 0xfff00000
#define SPR_PRODUCT_INFO0__Reserved1__SHIFT 0x14
#define SPR_SERIALNUM_REG1__SPR_SERIALNUM_REG1_MASK 0xffffffff
#define SPR_SERIALNUM_REG1__SPR_SERIALNUM_REG1__SHIFT 0x0
#define SPR_SERIALNUM_REG2__SPR_SERIALNUM_REG2_MASK 0xffffffff
#define SPR_SERIALNUM_REG2__SPR_SERIALNUM_REG2__SHIFT 0x0
#define SPR_PRODUCT_INFO1__DiDtMode_MASK 0x1
#define SPR_PRODUCT_INFO1__DiDtMode__SHIFT 0x0
#define SPR_PRODUCT_INFO1__DiDtCfg0_MASK 0x3e
#define SPR_PRODUCT_INFO1__DiDtCfg0__SHIFT 0x1
#define SPR_PRODUCT_INFO1__DiDtCfg1_MASK 0x3fc0
#define SPR_PRODUCT_INFO1__DiDtCfg1__SHIFT 0x6
#define SPR_PRODUCT_INFO1__DiDtCfg2_MASK 0xc000
#define SPR_PRODUCT_INFO1__DiDtCfg2__SHIFT 0xe
#define SPR_PRODUCT_INFO1__DiDtCfg3_MASK 0x10000
#define SPR_PRODUCT_INFO1__DiDtCfg3__SHIFT 0x10
#define SPR_PRODUCT_INFO1__DiDtCfg4_MASK 0x1e0000
#define SPR_PRODUCT_INFO1__DiDtCfg4__SHIFT 0x11
#define SPR_PRODUCT_INFO1__Reserved_MASK 0xffe00000
#define SPR_PRODUCT_INFO1__Reserved__SHIFT 0x15
#define SPR_EXT_PRODUCT_INFO__Reserved_MASK 0xffffffff
#define SPR_EXT_PRODUCT_INFO__Reserved__SHIFT 0x0
#define SPR_MSIDFUSE__MSID_MASK 0xffffff
#define SPR_MSIDFUSE__MSID__SHIFT 0x0
#define SPR_MSIDFUSE__Reserved_MASK 0xff000000
#define SPR_MSIDFUSE__Reserved__SHIFT 0x18
#define SPR_LINK_PRODUCT_INFO__Reserved_MASK 0xffffffff
#define SPR_LINK_PRODUCT_INFO__Reserved__SHIFT 0x0
#define SPR_BRAND_NAME_ADDR__Index_MASK 0xf
#define SPR_BRAND_NAME_ADDR__Index__SHIFT 0x0
#define SPR_BRAND_NAME_ADDR__Reserved_MASK 0xfffffff0
#define SPR_BRAND_NAME_ADDR__Reserved__SHIFT 0x4
#define SPR_BRAND_NAME_DATA__DATA_MASK 0xffffffff
#define SPR_BRAND_NAME_DATA__DATA__SHIFT 0x0
#define SPR_COMBO_PHY_PRODUCT_INFO__SPR_COMBO_PHY_PRODUCT_INFO_MASK 0xffffffff
#define SPR_COMBO_PHY_PRODUCT_INFO__SPR_COMBO_PHY_PRODUCT_INFO__SHIFT 0x0
#define MISC_GNB_PWRMGT_CFG0__TARGET_ADDR_MASK 0xffffffff
#define MISC_GNB_PWRMGT_CFG0__TARGET_ADDR__SHIFT 0x0
#define UNBPM_EXIT_TO_PSTATE__EXIT_TO_PSTATE_MASK 0x1
#define UNBPM_EXIT_TO_PSTATE__EXIT_TO_PSTATE__SHIFT 0x0
#define UNBPM_WARM_RESET_HS_STATUS__NB_CSTATE_ACTIVE_MASK 0x1
#define UNBPM_WARM_RESET_HS_STATUS__NB_CSTATE_ACTIVE__SHIFT 0x0
#define UNBPM_WARM_RESET_HS_STATUS__WARM_RESET_HS_DONE_MASK 0x2
#define UNBPM_WARM_RESET_HS_STATUS__WARM_RESET_HS_DONE__SHIFT 0x1
#define UNBPM_VOLTAGE_CNTL__VOLTAGE_EN_MASK 0x1
#define UNBPM_VOLTAGE_CNTL__VOLTAGE_EN__SHIFT 0x0
#define UNBPM_VOLTAGE_CNTL__VOLTAGE_LEVEL_MASK 0x1fe
#define UNBPM_VOLTAGE_CNTL__VOLTAGE_LEVEL__SHIFT 0x1
#define UNBPM_VOLTAGE_STATUS__VOLTAGE_STATUS_MASK 0x1
#define UNBPM_VOLTAGE_STATUS__VOLTAGE_STATUS__SHIFT 0x0
#define UNBPM_VOLTAGE_STATUS__VOLTAGE_CURRENT_LEVEL_MASK 0x1fe
#define UNBPM_VOLTAGE_STATUS__VOLTAGE_CURRENT_LEVEL__SHIFT 0x1
#define NUM_BOOST_STATES__NUM_BOOST_STATES_MASK 0x7
#define NUM_BOOST_STATES__NUM_BOOST_STATES__SHIFT 0x0
#define WARM_RESET_NB_CONTROL__WARM_RESET_CPU_VID_MASK 0xff
#define WARM_RESET_NB_CONTROL__WARM_RESET_CPU_VID__SHIFT 0x0
#define WARM_RESET_NB_CONTROL__NB_DISABLE_CORE_MASK 0xff00
#define WARM_RESET_NB_CONTROL__NB_DISABLE_CORE__SHIFT 0x8
#define ONION_NO_STREAMS_PEND__ONION_NO_STREAMS_PEND_MASK 0x1
#define ONION_NO_STREAMS_PEND__ONION_NO_STREAMS_PEND__SHIFT 0x0
#define ONION_NO_STREAMS_PEND__ONION3_NO_STREAMS_PEND_0_MASK 0x2
#define ONION_NO_STREAMS_PEND__ONION3_NO_STREAMS_PEND_0__SHIFT 0x1
#define ONION_NO_STREAMS_PEND__ONION3_NO_STREAMS_PEND_1_MASK 0x4
#define ONION_NO_STREAMS_PEND__ONION3_NO_STREAMS_PEND_1__SHIFT 0x2
#define SPR_PROGRAMMABLE_CTRL__PllRegUpTime_MASK 0x3
#define SPR_PROGRAMMABLE_CTRL__PllRegUpTime__SHIFT 0x0
#define SPR_PROGRAMMABLE_CTRL__PllVddOutUpTime_MASK 0xc
#define SPR_PROGRAMMABLE_CTRL__PllVddOutUpTime__SHIFT 0x2
#define SPR_PROGRAMMABLE_CTRL__ResonanceTime_MASK 0x30
#define SPR_PROGRAMMABLE_CTRL__ResonanceTime__SHIFT 0x4
#define SPR_PROGRAMMABLE_CTRL__C6PLLPwrDnReg_MASK 0x40
#define SPR_PROGRAMMABLE_CTRL__C6PLLPwrDnReg__SHIFT 0x6
#define SPR_PROGRAMMABLE_CTRL__CC6PLLPwrDnVCO_MASK 0x80
#define SPR_PROGRAMMABLE_CTRL__CC6PLLPwrDnVCO__SHIFT 0x7
#define SPR_PROGRAMMABLE_CTRL__CC6PLLPwrDnReg_MASK 0x100
#define SPR_PROGRAMMABLE_CTRL__CC6PLLPwrDnReg__SHIFT 0x8
#define SPR_PROGRAMMABLE_CTRL__NbPLLPwrDnReg_MASK 0x200
#define SPR_PROGRAMMABLE_CTRL__NbPLLPwrDnReg__SHIFT 0x9
#define SPR_PROGRAMMABLE_CTRL__SOIWait_MASK 0x3c00
#define SPR_PROGRAMMABLE_CTRL__SOIWait__SHIFT 0xa
#define PHN_FUSERX_MISC_FUSES__Spare_MASK 0xff
#define PHN_FUSERX_MISC_FUSES__Spare__SHIFT 0x0
#define PHN_FUSERX_MISC_FUSES__OverClockRefClkDis_MASK 0x100
#define PHN_FUSERX_MISC_FUSES__OverClockRefClkDis__SHIFT 0x8
#define PHN_FUSERX_MISC_FUSES__MemPstate_MASK 0x1e00
#define PHN_FUSERX_MISC_FUSES__MemPstate__SHIFT 0x9
#define PHN_FUSERX_MISC_FUSES__NbPstateHi_MASK 0x6000
#define PHN_FUSERX_MISC_FUSES__NbPstateHi__SHIFT 0xd
#define PHN_FUSERX_MISC_FUSES__NbPstateLo_MASK 0x18000
#define PHN_FUSERX_MISC_FUSES__NbPstateLo__SHIFT 0xf
#define PHN_FUSERX_MISC_FUSES__ScanCLK400MHz_MASK 0x20000
#define PHN_FUSERX_MISC_FUSES__ScanCLK400MHz__SHIFT 0x11
#define PHN_FUSERX_MISC_FUSES__CoreDis_MASK 0x3c0000
#define PHN_FUSERX_MISC_FUSES__CoreDis__SHIFT 0x12
#define PHN_FUSERX_MISC_FUSES__PHN_FusesValid_MASK 0x80000000
#define PHN_FUSERX_MISC_FUSES__PHN_FusesValid__SHIFT 0x1f
#define UNBPM_PWRCTRL_MISC__PWRGATEMASTERDIS_MASK 0x1
#define UNBPM_PWRCTRL_MISC__PWRGATEMASTERDIS__SHIFT 0x0
#define CSTATE_ACTIVE_SAMPLER__SAMPLE_TIME_MASK 0x1f
#define CSTATE_ACTIVE_SAMPLER__SAMPLE_TIME__SHIFT 0x0
#define UNBPM_DEBUG_CONFIG_STATUS__AXI_MASTER_QOS_MASK 0xf
#define UNBPM_DEBUG_CONFIG_STATUS__AXI_MASTER_QOS__SHIFT 0x0
#define UNBPM_DEBUG_CONFIG_STATUS__FIFO_BUFF_FLUSH_MASK 0x10
#define UNBPM_DEBUG_CONFIG_STATUS__FIFO_BUFF_FLUSH__SHIFT 0x4
#define UNBPM_DEBUG_CONFIG_STATUS__MASTER_DEBUG_EN_MASK 0x20
#define UNBPM_DEBUG_CONFIG_STATUS__MASTER_DEBUG_EN__SHIFT 0x5
#define UNBPM_DEBUG_CONFIG_STATUS__AXI_MASTER_ACTIVE_MASK 0x100
#define UNBPM_DEBUG_CONFIG_STATUS__AXI_MASTER_ACTIVE__SHIFT 0x8
#define UNBPM_DEBUG_CONFIG_STATUS__AXI_MASTER_BUSY_MASK 0x200
#define UNBPM_DEBUG_CONFIG_STATUS__AXI_MASTER_BUSY__SHIFT 0x9
#define UNBPM_DEBUG_CONFIG_STATUS__FIFO_DATA_COUNT_MASK 0x3c00
#define UNBPM_DEBUG_CONFIG_STATUS__FIFO_DATA_COUNT__SHIFT 0xa
#define UNBPM_DEBUG_CONFIG_STATUS__MST_OUTSTANDING_TRANS_MASK 0xff0000
#define UNBPM_DEBUG_CONFIG_STATUS__MST_OUTSTANDING_TRANS__SHIFT 0x10
#define UNBPM_AXIMST_LAST_CMD__AXI_MASTER_LAST_CMD_MASK 0xffffffff
#define UNBPM_AXIMST_LAST_CMD__AXI_MASTER_LAST_CMD__SHIFT 0x0
#define UNB_IF_INTRGEN_LAST_SENT__GNBPM_LAST_DATA_SENT_MASK 0xffff
#define UNB_IF_INTRGEN_LAST_SENT__GNBPM_LAST_DATA_SENT__SHIFT 0x0
#define UNB_IF_INTRGEN_LAST_SENT__SMUPM_LAST_DATA_SENT_MASK 0xffff0000
#define UNB_IF_INTRGEN_LAST_SENT__SMUPM_LAST_DATA_SENT__SHIFT 0x10
#define UNBPM_DEBUG_BUS_CNTL__DEBUG_BUS_LOGGING_EN_MASK 0x1
#define UNBPM_DEBUG_BUS_CNTL__DEBUG_BUS_LOGGING_EN__SHIFT 0x0
#define UNBPM_DEBUG_BUS_CNTL__DEBUG_BUS_CYCLE_NUM_MASK 0x1fe
#define UNBPM_DEBUG_BUS_CNTL__DEBUG_BUS_CYCLE_NUM__SHIFT 0x1
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqNb_MASK 0x1
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqNb__SHIFT 0x0
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqDct_MASK 0x6
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqDct__SHIFT 0x1
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqCpu_MASK 0x38
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqCpu__SHIFT 0x3
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqCpuPwrTog_MASK 0x40
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqCpuPwrTog__SHIFT 0x6
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqNbPstateLo_MASK 0x80
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqNbPstateLo__SHIFT 0x7
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqNbMemPstate_MASK 0x100
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqNbMemPstate__SHIFT 0x8
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqCpuNbFid_MASK 0x7e00
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqCpuNbFid__SHIFT 0x9
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqDid_MASK 0x38000
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqDid__SHIFT 0xf
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqPstate_MASK 0x40000
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqPstate__SHIFT 0x12
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqPstateId_MASK 0x380000
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqPstateId__SHIFT 0x13
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqGateEn_MASK 0x400000
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqGateEn__SHIFT 0x16
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqCpuPrbEn_MASK 0x800000
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NB_PwrMgtReqCpuPrbEn__SHIFT 0x17
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NbPwrMgtReqOutstanding_MASK 0x7000000
#define UNBPM_PWRMGT_REQ_DBG_STATUS__NbPwrMgtReqOutstanding__SHIFT 0x18
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_VidChgZeroVid_MASK 0x1
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_VidChgZeroVid__SHIFT 0x0
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_VidPlane_MASK 0x6
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_VidPlane__SHIFT 0x1
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_VidChgRamp_MASK 0x8
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_VidChgRamp__SHIFT 0x3
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_Vid_MASK 0xff0
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_Vid__SHIFT 0x4
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_VSTime_MASK 0x7000
#define UNBPM_VIDCHG_REQ_DBG_STATUS__NB_VSTime__SHIFT 0xc
#define UNBPM_VIDCHG_REQ_DBG_STATUS__CK_VidChgBusy_MASK 0x10000
#define UNBPM_VIDCHG_REQ_DBG_STATUS__CK_VidChgBusy__SHIFT 0x10
#define UNBPM_SCRATCH_0__DATA_MASK 0xffffffff
#define UNBPM_SCRATCH_0__DATA__SHIFT 0x0
#define UNBPM_SCRATCH_1__DATA_MASK 0xffffffff
#define UNBPM_SCRATCH_1__DATA__SHIFT 0x0
#define POWERON_CPU_0__POWERON_MASK 0x1
#define POWERON_CPU_0__POWERON__SHIFT 0x0
#define POWERREADY_CPU_0__POWERREADY_MASK 0x1
#define POWERREADY_CPU_0__POWERREADY__SHIFT 0x0
#define PGRUNFEEDBACK_CPU_0__PG_RUNFEEDBACK_MASK 0x1
#define PGRUNFEEDBACK_CPU_0__PG_RUNFEEDBACK__SHIFT 0x0
#define RCC3ON_CPU_0__CK_RCC3ON_MASK 0x1
#define RCC3ON_CPU_0__CK_RCC3ON__SHIFT 0x0
#define RCC3ON_CPU_0__RCC3_PSM_EN_MASK 0x2
#define RCC3ON_CPU_0__RCC3_PSM_EN__SHIFT 0x1
#define RCC3ON_CPU_0__RCC3_PSM_CLK_DIV_MASK 0xc
#define RCC3ON_CPU_0__RCC3_PSM_CLK_DIV__SHIFT 0x2
#define RCC3ON_CPU_0__RCC3_AVG_EN_MASK 0x10
#define RCC3ON_CPU_0__RCC3_AVG_EN__SHIFT 0x4
#define RCC3ON_CPU_0__RCC3_AVG_DIV_MASK 0x7e0
#define RCC3ON_CPU_0__RCC3_AVG_DIV__SHIFT 0x5
#define RCC3ON_CPU_0__RCC3_DIDT_TIMER_MASK 0x1f800
#define RCC3ON_CPU_0__RCC3_DIDT_TIMER__SHIFT 0xb
#define RCC3ON_CPU_0__RCC3_WAKE_MIN_14_0_MASK 0xfffe0000
#define RCC3ON_CPU_0__RCC3_WAKE_MIN_14_0__SHIFT 0x11
#define RCC3EXITDONE_CPU_0__RCC3EXITDONE_MASK 0x1
#define RCC3EXITDONE_CPU_0__RCC3EXITDONE__SHIFT 0x0
#define CORE_FUNC_LATE_SSB_XFER_0__START_STATUS_XFER_MASK 0x1
#define CORE_FUNC_LATE_SSB_XFER_0__START_STATUS_XFER__SHIFT 0x0
#define CORE_FUNC_LATE_SSB_XFER_CFG_0__FUSE_FUNC_LAST_ADDR_MASK 0x7ff
#define CORE_FUNC_LATE_SSB_XFER_CFG_0__FUSE_FUNC_LAST_ADDR__SHIFT 0x0
#define CORE_FUNC_LATE_SSB_XFER_CFG_0__FUSE_LATE_LAST_ADDR_MASK 0x7ff0000
#define CORE_FUNC_LATE_SSB_XFER_CFG_0__FUSE_LATE_LAST_ADDR__SHIFT 0x10
#define CORE_REDUN_SSB_XFER_0__START_STATUS_XFER_MASK 0x1
#define CORE_REDUN_SSB_XFER_0__START_STATUS_XFER__SHIFT 0x0
#define CORE_REDUN_SSB_XFER_CFG_0__FUSE_REDUN_LAST_ADDR_MASK 0x7ff
#define CORE_REDUN_SSB_XFER_CFG_0__FUSE_REDUN_LAST_ADDR__SHIFT 0x0
#define CORE_APM_SSB_XFER_0__START_STATUS_XFER_MASK 0x1
#define CORE_APM_SSB_XFER_0__START_STATUS_XFER__SHIFT 0x0
#define CORE_APM_SSB_XFER_CFG_0__FUSE_APM_LAST_ADDR_MASK 0x7ff
#define CORE_APM_SSB_XFER_CFG_0__FUSE_APM_LAST_ADDR__SHIFT 0x0
#define COREPM_PWRCTRL_MISC_0__PWRGATEMASTERDIS_MASK 0x1
#define COREPM_PWRCTRL_MISC_0__PWRGATEMASTERDIS__SHIFT 0x0
#define LDOIVRON_CPU_0__CK_LDOIVRON_MASK 0x1
#define LDOIVRON_CPU_0__CK_LDOIVRON__SHIFT 0x0
#define LDOIVREXITDONE_CPU_0__LDOIVREXITDONE_MASK 0x1
#define LDOIVREXITDONE_CPU_0__LDOIVREXITDONE__SHIFT 0x0
#define RCC3_TARGETPSMREF_CPU_0__RCC3_TARGETPSMREF_MASK 0x3fff
#define RCC3_TARGETPSMREF_CPU_0__RCC3_TARGETPSMREF__SHIFT 0x0
#define IVR_TARGETPSMREF_CPU_0__IVR_TARGETPSMREF_MASK 0x3fff
#define IVR_TARGETPSMREF_CPU_0__IVR_TARGETPSMREF__SHIFT 0x0
#define CK_JTCOOLRESET_LATCHED_CPU_0__CK_JTCOOLRESET_LATCHED_MASK 0x1
#define CK_JTCOOLRESET_LATCHED_CPU_0__CK_JTCOOLRESET_LATCHED__SHIFT 0x0
#define CK_DISABLECORE_CPU_0__CK_DISABLECORE_MASK 0x1
#define CK_DISABLECORE_CPU_0__CK_DISABLECORE__SHIFT 0x0
#define COREPM_ID_0__COREPM_INDEX_MASK 0x1
#define CORE