/*********www.mdy-edu.com Ã÷µÂÑï¿Æ½Ì ×¢ÊÍ¿ªÊ¼****************
Ã÷µÂÑï×¨×¢FPGAÅàÑµºÍÑĞ¾¿£¬²¢³Ğ½ÓFPGAÏîÄ¿£¬±¾ÏîÄ¿´úÂë½âÊÍ¿ÉÔÚÃ÷µÂÑï¹Ù·½ÂÛÌ³Ñ§Ï°£¨http://www.fpgabbs.cn/£©£¬Ã÷µÂÑïÕÆÎÕÓĞPCIE£¬MIPI£¬ÊÓÆµÆ´½ÓµÈ¼¼Êõ£¬Ìí¼ÓQÈº97925396»¥ÏàÌÖÂÛÑ§Ï°
**********www.mdy-edu.com Ã÷µÂÑï¿Æ½Ì ×¢ÊÍ½áÊø****************/

module sccb(
        clk       ,
        rst_n     ,
        ren       ,
        wen       ,
        sub_addr  ,
        rdata     ,
        rdata_vld ,
        wdata     ,
        rdy       ,
        sio_c     ,
        sio_d_r   ,
        en_sio_d_w,
        sio_d_w         
    );

    //ä½¿ç”¨flag_selåšçŠ¶æ€å¯„å­˜çš„æ—¶å€™æœ€å¥½ç”¨parameter å®šä¹‰ RD WR ,è¿™æ ·ä¸ä¼š0ï¼Œ1æé”™ï¼Œä¸”æ›´ç›´è§‚
    //æµ‹è¯•ç¨‹åºé‡Œé¢sub_addr wdata æ•°å€¼åªå­˜åœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œæ‰€ä»¥éœ€è¦ç¼“å­˜ï¼Œä½†æ˜¯å®é™…åº”ç”¨ä¸­ åº”è¯¥ï¼Ÿ æ˜¯ä¸éœ€è¦ç¼“å­˜çš„


    //å‚æ•°å®šä¹‰
    parameter      SIO_C  = 120 ; 
    parameter       WEN_SEL = 1;
    parameter       REN_SEL = 0;

    //è¾“å…¥ä¿¡å·å®šä¹‰
    input               clk             ;//25m
    input               rst_n           ;
    input               ren             ;
    input               wen             ;
    input   [7:0]       sub_addr        ;
    input   [7:0]       wdata           ;

    //è¾“å‡ºä¿¡å·å®šä¹‰
    output  [7:0]       rdata           ;
    output              rdata_vld       ;
    output              sio_c           ;//208kHz
    output              rdy             ;

    input               sio_d_r         ;
    output              en_sio_d_w      ;
    output              sio_d_w         ;

    reg                 en_sio_d_w      ;
    reg                 sio_d_w         ;



    reg     [7:0]       rdata           ;
    reg                 rdata_vld       ;
    reg                 sio_c           ;//208kHz
    reg                 rdy             ;


    wire                add_count_sck   ;
    wire                end_count_sck   ;
    reg     [7:0]       count_sck       ; 

    wire                add_count_bit   ;
    wire                end_count_bit   ;
    reg     [7:0]       count_bit       ; 

    wire                add_count_duan  ;
    wire                end_count_duan  ;
    reg     [7:0]       count_duan      ; 

    reg                 flag_add        ;
    reg                 flag_sel        ;

    reg     [5:0]       bit_num         ;
    reg     [1:0]       duan_num        ;

    wire                sio_c_h2l       ;
    wire                sio_c_l2h       ;

    reg     [29:0]      out_data        ;

    wire    [7:0]       rd_com          ;

    wire                en_sio_d_w_h2l  ;
    wire                en_sio_d_w_l2h  ;

    wire                out_data_time   ;

    wire                rdata_time      ;


    reg     [7:0]       wdata_fifo      ;
    reg     [7:0]       sub_addr_fifo   ;  


    always @(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            count_sck <= 0;
        end
        else if(add_count_sck)begin
            if(end_count_sck)
                count_sck <= 0;
            else
                count_sck <= count_sck + 1;
        end
    end
    assign add_count_sck = flag_add;
    assign end_count_sck = add_count_sck && count_sck == SIO_C - 1;
    
    always @(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            count_bit <= 0;
        end
        else if(add_count_bit)begin
            if(end_count_bit)
                count_bit <= 0;
            else
                count_bit <= count_bit + 1;
        end
    end
    assign add_count_bit = end_count_sck;
    assign end_count_bit = add_count_bit && count_bit == bit_num + 2 - 1;
    
    always @(posedge clk or negedge rst_n)begin
        if(!rst_n)begin
            count_duan <= 0;
        end
        else if(add_count_duan)begin
            if(end_count_duan)
                count_duan <= 0;
            else
                count_duan <= count_duan + 1;
        end
    end
    assign add_count_duan = end_count_bit;
    assign end_count_duan = add_count_duan && count_duan == duan_num - 1;
    
    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            flag_add <= 1'b0;
        end
        else if(ren || wen)begin
            flag_add <= 1'b1;
        end
        else if(end_count_duan)begin
            flag_add<= 1'b0;
        end
    end
    
    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            flag_sel <= 1'b0;
        end
        else if(wen)begin
            flag_sel <= WEN_SEL;
        end
        else if(ren)begin
            flag_sel <= REN_SEL;
        end
    end
    

    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            sub_addr_fifo <= 8'd0;
        end
        else if(ren || wen)begin
            sub_addr_fifo <= sub_addr;
        end
    end
    
    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            wdata_fifo <= 8'd0;
        end
        else if(wen)begin
            wdata_fifo <= wdata;
        end
    end


    //æ³¨æ„ï¼šåˆ†éš”ç¬¦æ˜¯æ²¡æœ‰æ—¶é’Ÿçš„ï¼Œæ‰€ä»¥ä¸åˆå¹¶å…¥æ•°æ®ä½
    always  @(*)begin
        if(flag_sel == WEN_SEL)begin
            bit_num = 30;//èµ·å§‹ä½ + æŒ‡ä»¤ä½ + X + åœ°å€ä½ + X + æ•°æ®ä½ + X + ç»“æŸä½  = 30
            duan_num = 1;
        end
        else if(flag_sel == REN_SEL)begin
            bit_num = 21;//èµ·å§‹ä½ + æŒ‡ä»¤ä½ + X + åœ°å€ä½ + X + ç»“æŸä½ = 23
            duan_num = 2;//åˆ† è¯»æ®µ å’Œ å†™æ®µ
        end
        else begin
            bit_num = 1;
            duan_num = 1;
        end
    end
    
    //sio_c = SIO_SCK
    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            sio_c <= 1'b1;
        end
        else if(sio_c_h2l)begin
            sio_c <= 1'b0;
        end
        else if(sio_c_l2h)begin
            sio_c <= 1'b1;
        end
    end
    //SCKæ˜¯å…ˆä½åé«˜
    //count_bit < bit_num - 2   -2æ˜¯å‡å»2ä¸ªåœæ­¢ä½
    assign sio_c_h2l = count_bit >= 0 && count_bit < (bit_num - 2) && add_count_sck && count_sck == SIO_C - 1;
    assign sio_c_l2h = count_bit >= 1 && count_bit < bit_num && add_count_sck && count_sck == SIO_C / 2 - 1;

    always  @(*)begin
        if(flag_sel == REN_SEL)begin
            //è¯»
            //1'b0 ,   rd_com , 1'b1 , sub_addr_fifo , 1'b1 , 1'b0 , 1'b1 ,9'h0
            //èµ·å§‹ä½   æŒ‡ä»¤ä½      X    åœ°å€ä½       X          ç»“æŸä½   å¯¹å…¶è¡¥é›¶
            out_data = {1'b0 , rd_com , 1'b1 , sub_addr_fifo , 1'b1 , 1'b0 , 1'b1 ,9'h0};
        end
        else if(flag_sel == WEN_SEL)begin
            //å†™
            //1'b0 , 8'h42 , 1'b1 , sub_addr_fifo , 1'b1 , wdata_fifo , 1'b1 , 1'b0 , 1'b1
            out_data = {1'b0 , 8'h42 , 1'b1 , sub_addr_fifo , 1'b1 , wdata_fifo , 1'b1 , 1'b0 , 1'b1};
        end
        else begin
            out_data = 0;
        end
    end
    //å…ˆå†™å†è¯»
    //è¿™é‡Œåˆ†æˆ2æ®µï¼Œç¬¬ä¸€æ®µæ˜¯å†™ï¼Œæ‰€ä»¥å‘0x42 ç¬¬äºŒæ®µæ˜¯è¯»ï¼Œæ‰€ä»¥å‘0x43
    assign rd_com = (flag_sel == REN_SEL && count_duan == 0) ? 8'h42 : 8'h43;//å†™æ˜¯0x42 è¯»æ˜¯0x43


    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            en_sio_d_w <= 1'b0;
        end
        else if(ren || wen)begin//è¯»å’Œå†™å¼€å§‹çš„ç¬¬ä¸€æ®µéƒ½æ˜¯ è¾“å‡º
            en_sio_d_w <= 1'b1;
        end
        else if(end_count_duan)begin//åœ¨ç¬¬ä¸€ï¼Œå’Œ ç¬¬äºŒæ®µç»“æŸçš„æ—¶å€™éƒ½è®¾ä¸º è¾“å…¥
            en_sio_d_w <= 1'b0;
        end
        else if(en_sio_d_w_h2l)begin//åœ¨è¯»çš„ç¬¬äºŒæ®µçš„æ—¶å€™è¦åˆ‡æ¢ä¸ºè¾“å…¥ è¯»æ¨¡å—çš„æ•°æ®
            en_sio_d_w <= 1'b0;
        end
        else if(en_sio_d_w_l2h)begin//åœ¨è¯»çš„ç¬¬äºŒæ®µ è¯»æ¨¡å—çš„æ•°æ® å®Œæˆååˆ‡æ¢ä¸ºè¾“å‡º ï¼Œè¾“å‡ºåœæ­¢ä½å’Œé—´éš”ç¬¦
            en_sio_d_w <= 1'b1;
        end
    end
    //ç¬¬ä¸€ä¸ªè¯»æ®µ å’Œ å†™æ®µ éƒ½æ˜¯è¾“å‡º ï¼Œåªæœ‰åœ¨ç¬¬äºŒä¸ªè¯»æ®µä¸­çš„è¯»8ä½æ•°æ®æ‰æ˜¯è¾“å…¥   åœ¨è®¡æ•°å™¨0ç‚¹å˜åŒ– ?
    //æ³¨æ„è¿™é‡Œä½¿ç”¨add_count_sckè€Œéadd_count_bitåˆ¤æ–­
    assign en_sio_d_w_h2l = flag_sel == REN_SEL && count_duan == 2-1  && count_bit == 11 - 1 && add_count_sck && count_sck == 1-1;
    assign en_sio_d_w_l2h = flag_sel == REN_SEL && count_duan == 2-1  && count_bit == 20 - 1 && add_count_sck && count_sck == 1-1;


    //sio_d_w= SIO_SDA
    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            sio_d_w <= 1'b1;
        end
        else if(out_data_time)begin
            sio_d_w <= out_data[30 - count_bit - 1];//é«˜ä½å…ˆå‘
        end
    end
    //bit_num < count_bit  åˆ¤æ–­æ˜¯å¦ ä¸æ˜¯ é—´éš”ç¬¦ ï¼Œåœ¨SCKä½ç”µå¹³ä¸­ç‚¹è¾“å‡ºæ•°æ®
    assign out_data_time = (count_bit < bit_num) && add_count_sck && count_sck == SIO_C/4 - 1;
    
    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            rdata <= 8'd0;
        end
        else if(rdata_time)begin
            rdata[17 -count_bit] <= sio_d_r;  // rdata[7~0] = (18 - 1) - count_bit((11-1) ~ (18 - 1)) = 17 
        end
    end
    //æ˜¯å¦åœ¨â€œè¯»â€ 
    //æ˜¯å¦åœ¨â€œè¯»çš„ç¬¬äºŒæ®µâ€ 
    //æ˜¯å¦åœ¨â€œè¯»çš„èŒƒå›´å†…â€
    //æ³¨æ„è¿™é‡Œä½¿ç”¨add_count_sckè€Œéadd_count_bitåˆ¤æ–­
    assign rdata_time = flag_sel == REN_SEL && count_duan == 2-1 && (count_bit >= 11-1 && count_bit < 18) && add_count_sck &&count_sck == SIO_C/4*3 - 1;  
    

    always  @(posedge clk or negedge rst_n)begin
        if(rst_n==1'b0)begin
            rdata_vld <= 1'b0;
        end
        else if(flag_sel == REN_SEL && end_count_duan)begin//åœ¨è¯»çš„æ—¶å€™ï¼Œè¯»æ®µï¼ˆè¯»æ®µ = 2ï¼‰ç»“æŸï¼Œ
            rdata_vld <= 1'b1;
        end
        else begin
            rdata_vld <= 1'b0;
        end
    end
    
    //RDYæ˜¯ ç©ºé—²çš„æ—¶å€™=1 å¿™çš„æ—¶å€™ = 0
    always  @(*)begin
        if( ren || wen || flag_add)begin
            rdy = 1'b0;
        end
        else begin
            rdy = 1'b1;
        end
    end
    
    




endmodule
