<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1107" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1107{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1107{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1107{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1107{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1107{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t6_1107{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.52px;}
#t7_1107{left:96px;bottom:996px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t8_1107{left:96px;bottom:956px;letter-spacing:-0.03px;}
#t9_1107{left:167px;bottom:956px;letter-spacing:0.17px;word-spacing:0.01px;}
#ta_1107{left:96px;bottom:921px;letter-spacing:0.14px;word-spacing:-1.06px;}
#tb_1107{left:96px;bottom:899px;letter-spacing:0.13px;word-spacing:-0.94px;}
#tc_1107{left:96px;bottom:878px;letter-spacing:0.11px;word-spacing:-0.46px;}
#td_1107{left:96px;bottom:856px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_1107{left:96px;bottom:835px;letter-spacing:0.13px;word-spacing:-1.17px;}
#tf_1107{left:96px;bottom:814px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tg_1107{left:96px;bottom:792px;letter-spacing:0.12px;}
#th_1107{left:96px;bottom:757px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_1107{left:96px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.66px;}
#tj_1107{left:96px;bottom:714px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tk_1107{left:96px;bottom:675px;letter-spacing:-0.03px;}
#tl_1107{left:167px;bottom:675px;letter-spacing:0.17px;word-spacing:-0.01px;}
#tm_1107{left:96px;bottom:639px;letter-spacing:0.14px;word-spacing:-0.7px;}
#tn_1107{left:96px;bottom:618px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_1107{left:96px;bottom:597px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tp_1107{left:96px;bottom:562px;letter-spacing:0.12px;word-spacing:-1.03px;}
#tq_1107{left:279px;bottom:562px;letter-spacing:0.13px;word-spacing:-0.78px;}
#tr_1107{left:96px;bottom:540px;letter-spacing:0.13px;word-spacing:-0.52px;}
#ts_1107{left:96px;bottom:519px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tt_1107{left:96px;bottom:497px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tu_1107{left:96px;bottom:462px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tv_1107{left:385px;bottom:462px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tw_1107{left:96px;bottom:427px;letter-spacing:0.09px;word-spacing:-0.41px;}
#tx_1107{left:324px;bottom:427px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ty_1107{left:96px;bottom:392px;letter-spacing:-0.04px;word-spacing:-0.27px;}
#tz_1107{left:242px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t10_1107{left:96px;bottom:357px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_1107{left:96px;bottom:298px;letter-spacing:0.2px;}
#t12_1107{left:192px;bottom:298px;letter-spacing:0.24px;}
#t13_1107{left:96px;bottom:262px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t14_1107{left:96px;bottom:241px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_1107{left:96px;bottom:219px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t16_1107{left:96px;bottom:198px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t17_1107{left:96px;bottom:163px;letter-spacing:0.13px;word-spacing:-1.11px;}
#t18_1107{left:96px;bottom:141px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t19_1107{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1107{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1107{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1107{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1107{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1107{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1107{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_1107{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s8_1107{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1107" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1107Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1107" style="-webkit-user-select: none;"><object width="935" height="1210" data="1107/1107.svg" type="image/svg+xml" id="pdf1107" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1107" class="t s1_1107">Advanced Programmable Interrupt Controller (APIC) </span><span id="t2_1107" class="t s2_1107">652 </span>
<span id="t3_1107" class="t s3_1107">24593—Rev. 3.41—June 2023 </span><span id="t4_1107" class="t s3_1107">AMD64 Technology </span>
<span id="t5_1107" class="t s4_1107">MSR addresses in the range 800h through 8FFh that are not listed in Table 16-2 are unimplemented </span>
<span id="t6_1107" class="t s4_1107">and reserved. A #GP(0) exception is generated if a WRMSR or an RDMSR instruction attempts to </span>
<span id="t7_1107" class="t s4_1107">access an unimplemented MSR in the x2APIC address range. </span>
<span id="t8_1107" class="t s5_1107">16.11.2 </span><span id="t9_1107" class="t s5_1107">WRMSR / RDMSR serialization for x2APIC Register </span>
<span id="ta_1107" class="t s4_1107">The WRMSR instruction is used to write the APIC register set in x2APIC mode. Normally WRMSR is </span>
<span id="tb_1107" class="t s4_1107">a serializing instruction, however when accessing x2APIC registers, the serializing aspect of WRMSR </span>
<span id="tc_1107" class="t s4_1107">is relaxed to allow for more efficient access to those registers. Consequently, a WRMSR write to an </span>
<span id="td_1107" class="t s4_1107">x2APIC register may complete before older store operations are complete and have become globally </span>
<span id="te_1107" class="t s4_1107">visible. When strong ordering of an x2APIC write access is required with respect to preceding memory </span>
<span id="tf_1107" class="t s4_1107">operations, software can insert a serializing instruction (such as MFENCE) before the WRMSR </span>
<span id="tg_1107" class="t s4_1107">instruction. </span>
<span id="th_1107" class="t s4_1107">The RDMSR instruction is not a serializing instruction and remains non-serializing when reading </span>
<span id="ti_1107" class="t s4_1107">x2APIC MSRs. However, WRMSR and RDMSR instructions targeting the x2APIC MSRs are always </span>
<span id="tj_1107" class="t s4_1107">executed in program order with respect to each other. </span>
<span id="tk_1107" class="t s5_1107">16.11.3 </span><span id="tl_1107" class="t s5_1107">Reserved Bit Checking in x2APIC Mode </span>
<span id="tm_1107" class="t s4_1107">When writing x2APIC MSRs, the WRMSR instruction checks for reserved bits. Attempting to write a </span>
<span id="tn_1107" class="t s4_1107">‘1’ to a reserved bit causes a #GP(0) exception. For x2APIC MSRs, WRMSR reserved bit checks are </span>
<span id="to_1107" class="t s4_1107">summarized as follows: </span>
<span id="tp_1107" class="t s6_1107">Legacy APIC registers. </span><span id="tq_1107" class="t s4_1107">Reserved bit checks for existing APIC registers are the same as described for </span>
<span id="tr_1107" class="t s4_1107">each register in non-x2APIC mode. For details, see the APIC register descriptions in sections 16.3 </span>
<span id="ts_1107" class="t s4_1107">through section 16.6 above. Except for the Interrupt Command Register, attempting to write a ‘1’ into </span>
<span id="tt_1107" class="t s4_1107">bits 63:32 of the legacy APIC registers causes a #GP(0) exception. </span>
<span id="tu_1107" class="t s6_1107">Interrupt Command Register (ICR). </span><span id="tv_1107" class="t s4_1107">See the description of the 64-bit ICR register in section 16.13. </span>
<span id="tw_1107" class="t s6_1107">Error Status Register (ESR). </span><span id="tx_1107" class="t s4_1107">A WRMSR of a non-zero value causes a #GP(0) exception. </span>
<span id="ty_1107" class="t s6_1107">SELF IPI register. </span><span id="tz_1107" class="t s4_1107">See the description of the 32-bit SELF IPI register in Section 16.15 on page 655. </span>
<span id="t10_1107" class="t s4_1107">The RDMSR instruction returns a zero for any reserved bit. </span>
<span id="t11_1107" class="t s7_1107">16.12 </span><span id="t12_1107" class="t s7_1107">x2APIC_ID </span>
<span id="t13_1107" class="t s4_1107">Unique local APIC IDs are assigned to each logical processor in the system. In x2APIC mode, the </span>
<span id="t14_1107" class="t s4_1107">APIC ID is expanded to 32 bits and is referred to as the ‘x2APIC_ID’. It is assigned by hardware at </span>
<span id="t15_1107" class="t s4_1107">reset time based on the processor topology of the system. The x2APIC_ID is a concatenation of </span>
<span id="t16_1107" class="t s4_1107">several fields such as socket ID, core ID and thread ID. </span>
<span id="t17_1107" class="t s4_1107">Because the number of sockets, cores and threads may differ for each SOC, the format of x2APIC ID is </span>
<span id="t18_1107" class="t s4_1107">model-dependent. Some fields may not be present, depending on the processor model and the </span>
<span id="t19_1107" class="t s8_1107">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
