digraph "CFG for '_Z28arr_times_const_checkerboardPffS_iiii' function" {
	label="CFG for '_Z28arr_times_const_checkerboardPffS_iiii' function";

	Node0x474f290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %3\l  br i1 %17, label %18, label %36\l|{<s0>T|<s1>F}}"];
	Node0x474f290:s0 -> Node0x4751200;
	Node0x474f290:s1 -> Node0x4751290;
	Node0x4751200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = sdiv i32 %16, 2\l  %20 = freeze i32 %19\l  %21 = freeze i32 %4\l  %22 = sdiv i32 %20, %21\l  %23 = mul i32 %22, %21\l  %24 = sub i32 %20, %23\l  %25 = add nsw i32 %22, %24\l  %26 = srem i32 %25, 2\l  %27 = shl nsw i32 %26, 1\l  %28 = sub nsw i32 1, %27\l  %29 = sitofp i32 %28 to float\l  %30 = sext i32 %16 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %33 = fmul contract float %32, %1\l  %34 = fmul contract float %33, %29\l  %35 = getelementptr inbounds float, float addrspace(1)* %2, i64 %30\l  store float %34, float addrspace(1)* %35, align 4, !tbaa !7\l  br label %36\l}"];
	Node0x4751200 -> Node0x4751290;
	Node0x4751290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  ret void\l}"];
}
