// Seed: 1241598116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  assign module_1.id_5 = 0;
  inout wire id_7;
  output wire id_6;
  inout tri1 id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_5 = "" !=? id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd53,
    parameter id_5 = 32'd26
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  inout wire _id_5;
  output logic [7:0] id_4;
  inout supply1 id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3
  );
  inout wire _id_1;
  assign id_4[1<id_5] = 1'd0;
  assign id_3 = 1'b0 ==? id_2;
  wire id_7;
  logic [1 : id_1] id_8;
  logic id_9;
  ;
endmodule
