1730403943 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab14-memvif/mem_interface.sv
1728906203 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab14-memvif/mem.sv
1730562654 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab14-memvif/mem_test.sv
1728908091 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab14-memvif/top.sv
