\hypertarget{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__ll__tim_8h_source}{}\doxysection{stm32l4xx\+\_\+ll\+\_\+tim.\+h}
\label{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__ll__tim_8h_source}\index{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_tim.h@{nucleo-\/l432c\_piezo-\/beeper/SwitchBuzz/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_tim.h}}
\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__ll__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef \_\_STM32L4xx\_LL\_TIM\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define \_\_STM32L4xx\_LL\_TIM\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}stm32l4xx.h"{}}}
\DoxyCodeLine{29 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#if defined (TIM1) || defined (TIM8) || defined (TIM2) || defined (TIM3) ||  defined (TIM4) || defined (TIM5) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM6) || defined (TIM7)}}
\DoxyCodeLine{35 }
\DoxyCodeLine{40 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{41 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{45 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t OFFSET\_TAB\_CCMRx[] =}
\DoxyCodeLine{46 \{}
\DoxyCodeLine{47   0x00U,   \textcolor{comment}{/* 0: TIMx\_CH1  */}}
\DoxyCodeLine{48   0x00U,   \textcolor{comment}{/* 1: TIMx\_CH1N */}}
\DoxyCodeLine{49   0x00U,   \textcolor{comment}{/* 2: TIMx\_CH2  */}}
\DoxyCodeLine{50   0x00U,   \textcolor{comment}{/* 3: TIMx\_CH2N */}}
\DoxyCodeLine{51   0x04U,   \textcolor{comment}{/* 4: TIMx\_CH3  */}}
\DoxyCodeLine{52   0x04U,   \textcolor{comment}{/* 5: TIMx\_CH3N */}}
\DoxyCodeLine{53   0x04U,   \textcolor{comment}{/* 6: TIMx\_CH4  */}}
\DoxyCodeLine{54   0x3CU,   \textcolor{comment}{/* 7: TIMx\_CH5  */}}
\DoxyCodeLine{55   0x3CU    \textcolor{comment}{/* 8: TIMx\_CH6  */}}
\DoxyCodeLine{56 \};}
\DoxyCodeLine{57 }
\DoxyCodeLine{58 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_OCxx[] =}
\DoxyCodeLine{59 \{}
\DoxyCodeLine{60   0U,            \textcolor{comment}{/* 0: OC1M, OC1FE, OC1PE */}}
\DoxyCodeLine{61   0U,            \textcolor{comment}{/* 1: -\/ NA */}}
\DoxyCodeLine{62   8U,            \textcolor{comment}{/* 2: OC2M, OC2FE, OC2PE */}}
\DoxyCodeLine{63   0U,            \textcolor{comment}{/* 3: -\/ NA */}}
\DoxyCodeLine{64   0U,            \textcolor{comment}{/* 4: OC3M, OC3FE, OC3PE */}}
\DoxyCodeLine{65   0U,            \textcolor{comment}{/* 5: -\/ NA */}}
\DoxyCodeLine{66   8U,            \textcolor{comment}{/* 6: OC4M, OC4FE, OC4PE */}}
\DoxyCodeLine{67   0U,            \textcolor{comment}{/* 7: OC5M, OC5FE, OC5PE */}}
\DoxyCodeLine{68   8U             \textcolor{comment}{/* 8: OC6M, OC6FE, OC6PE */}}
\DoxyCodeLine{69 \};}
\DoxyCodeLine{70 }
\DoxyCodeLine{71 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_ICxx[] =}
\DoxyCodeLine{72 \{}
\DoxyCodeLine{73   0U,            \textcolor{comment}{/* 0: CC1S, IC1PSC, IC1F */}}
\DoxyCodeLine{74   0U,            \textcolor{comment}{/* 1: -\/ NA */}}
\DoxyCodeLine{75   8U,            \textcolor{comment}{/* 2: CC2S, IC2PSC, IC2F */}}
\DoxyCodeLine{76   0U,            \textcolor{comment}{/* 3: -\/ NA */}}
\DoxyCodeLine{77   0U,            \textcolor{comment}{/* 4: CC3S, IC3PSC, IC3F */}}
\DoxyCodeLine{78   0U,            \textcolor{comment}{/* 5: -\/ NA */}}
\DoxyCodeLine{79   8U,            \textcolor{comment}{/* 6: CC4S, IC4PSC, IC4F */}}
\DoxyCodeLine{80   0U,            \textcolor{comment}{/* 7: -\/ NA */}}
\DoxyCodeLine{81   0U             \textcolor{comment}{/* 8: -\/ NA */}}
\DoxyCodeLine{82 \};}
\DoxyCodeLine{83 }
\DoxyCodeLine{84 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_CCxP[] =}
\DoxyCodeLine{85 \{}
\DoxyCodeLine{86   0U,            \textcolor{comment}{/* 0: CC1P */}}
\DoxyCodeLine{87   2U,            \textcolor{comment}{/* 1: CC1NP */}}
\DoxyCodeLine{88   4U,            \textcolor{comment}{/* 2: CC2P */}}
\DoxyCodeLine{89   6U,            \textcolor{comment}{/* 3: CC2NP */}}
\DoxyCodeLine{90   8U,            \textcolor{comment}{/* 4: CC3P */}}
\DoxyCodeLine{91   10U,           \textcolor{comment}{/* 5: CC3NP */}}
\DoxyCodeLine{92   12U,           \textcolor{comment}{/* 6: CC4P */}}
\DoxyCodeLine{93   16U,           \textcolor{comment}{/* 7: CC5P */}}
\DoxyCodeLine{94   20U            \textcolor{comment}{/* 8: CC6P */}}
\DoxyCodeLine{95 \};}
\DoxyCodeLine{96 }
\DoxyCodeLine{97 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_OISx[] =}
\DoxyCodeLine{98 \{}
\DoxyCodeLine{99   0U,            \textcolor{comment}{/* 0: OIS1 */}}
\DoxyCodeLine{100   1U,            \textcolor{comment}{/* 1: OIS1N */}}
\DoxyCodeLine{101   2U,            \textcolor{comment}{/* 2: OIS2 */}}
\DoxyCodeLine{102   3U,            \textcolor{comment}{/* 3: OIS2N */}}
\DoxyCodeLine{103   4U,            \textcolor{comment}{/* 4: OIS3 */}}
\DoxyCodeLine{104   5U,            \textcolor{comment}{/* 5: OIS3N */}}
\DoxyCodeLine{105   6U,            \textcolor{comment}{/* 6: OIS4 */}}
\DoxyCodeLine{106   8U,            \textcolor{comment}{/* 7: OIS5 */}}
\DoxyCodeLine{107   10U            \textcolor{comment}{/* 8: OIS6 */}}
\DoxyCodeLine{108 \};}
\DoxyCodeLine{113 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{118 \textcolor{comment}{/* Defines used for the bit position in the register and perform offsets */}}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define TIM\_POSITION\_BRK\_SOURCE            (POSITION\_VAL(Source) \& 0x1FUL)}}
\DoxyCodeLine{120 }
\DoxyCodeLine{121 \textcolor{comment}{/* Generic bit definitions for TIMx\_OR2 register */}}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#define TIMx\_OR2\_BKINP     TIM1\_OR2\_BKINP     }}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define TIMx\_OR2\_ETRSEL    TIM1\_OR2\_ETRSEL    }}
\DoxyCodeLine{125 \textcolor{comment}{/* Remap mask definitions */}}
\DoxyCodeLine{126 \textcolor{preprocessor}{\#define TIMx\_OR1\_RMP\_SHIFT 16U}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define TIMx\_OR1\_RMP\_MASK  0x0000FFFFU}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define TIM1\_OR1\_RMP\_MASK  ((TIM1\_OR1\_ETR\_ADC1\_RMP | TIM1\_OR1\_ETR\_ADC3\_RMP | TIM1\_OR1\_TI1\_RMP) << TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{130 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define TIM1\_OR1\_RMP\_MASK  ((TIM1\_OR1\_ETR\_ADC1\_RMP | TIM1\_OR1\_TI1\_RMP) << TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define TIM2\_OR1\_RMP\_MASK  ((TIM2\_OR1\_TI4\_RMP | TIM2\_OR1\_ETR1\_RMP | TIM2\_OR1\_ITR1\_RMP) << TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#define TIM3\_OR1\_RMP\_MASK  (TIM3\_OR1\_TI1\_RMP << TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#if defined(ADC2) \&\& defined(ADC3)}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define TIM8\_OR1\_RMP\_MASK  ((TIM8\_OR1\_ETR\_ADC2\_RMP | TIM8\_OR1\_ETR\_ADC3\_RMP | TIM8\_OR1\_TI1\_RMP) << TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define TIM8\_OR1\_RMP\_MASK  (TIM8\_OR1\_TI1\_RMP << TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC2 \& ADC3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define TIM15\_OR1\_RMP\_MASK (TIM15\_OR1\_TI1\_RMP << TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#define TIM16\_OR1\_RMP\_MASK (TIM16\_OR1\_TI1\_RMP << TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#define TIM17\_OR1\_RMP\_MASK (TIM17\_OR1\_TI1\_RMP << TIMx\_OR1\_RMP\_SHIFT)}}
\DoxyCodeLine{143 }
\DoxyCodeLine{144 \textcolor{comment}{/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx\_BDTR register */}}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define DT\_DELAY\_1 ((uint8\_t)0x7F)}}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define DT\_DELAY\_2 ((uint8\_t)0x3F)}}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define DT\_DELAY\_3 ((uint8\_t)0x1F)}}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define DT\_DELAY\_4 ((uint8\_t)0x1F)}}
\DoxyCodeLine{149 }
\DoxyCodeLine{150 \textcolor{comment}{/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx\_BDTR register */}}
\DoxyCodeLine{151 \textcolor{preprocessor}{\#define DT\_RANGE\_1 ((uint8\_t)0x00)}}
\DoxyCodeLine{152 \textcolor{preprocessor}{\#define DT\_RANGE\_2 ((uint8\_t)0x80)}}
\DoxyCodeLine{153 \textcolor{preprocessor}{\#define DT\_RANGE\_3 ((uint8\_t)0xC0)}}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#define DT\_RANGE\_4 ((uint8\_t)0xE0)}}
\DoxyCodeLine{155 }
\DoxyCodeLine{159 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#define TIMx\_OR2\_BKDFBK0E   TIMx\_OR2\_BKDF1BK0E}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define TIMx\_OR3\_BK2DFBK1E  TIMx\_OR3\_BK2DF1BK1E}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{171 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define TIM\_GET\_CHANNEL\_INDEX( \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{189 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH1) ? 0U :\(\backslash\)}}
\DoxyCodeLine{190 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH1N) ? 1U :\(\backslash\)}}
\DoxyCodeLine{191 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH2) ? 2U :\(\backslash\)}}
\DoxyCodeLine{192 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH2N) ? 3U :\(\backslash\)}}
\DoxyCodeLine{193 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH3) ? 4U :\(\backslash\)}}
\DoxyCodeLine{194 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH3N) ? 5U :\(\backslash\)}}
\DoxyCodeLine{195 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH4) ? 6U :\(\backslash\)}}
\DoxyCodeLine{196 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH5) ? 7U : 8U)}}
\DoxyCodeLine{197 }
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define TIM\_CALC\_DTS(\_\_TIMCLK\_\_, \_\_CKD\_\_)                                                        \(\backslash\)}}
\DoxyCodeLine{207 \textcolor{preprocessor}{  (((\_\_CKD\_\_) == LL\_TIM\_CLOCKDIVISION\_DIV1) ? ((uint64\_t)1000000000000U/(\_\_TIMCLK\_\_))         : \(\backslash\)}}
\DoxyCodeLine{208 \textcolor{preprocessor}{   ((\_\_CKD\_\_) == LL\_TIM\_CLOCKDIVISION\_DIV2) ? ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_) >> 1U)) : \(\backslash\)}}
\DoxyCodeLine{209 \textcolor{preprocessor}{   ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_) >> 2U)))}}
\DoxyCodeLine{215 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{224 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{225 \{}
\DoxyCodeLine{226   uint16\_t Prescaler;         }
\DoxyCodeLine{232   uint32\_t CounterMode;       }
\DoxyCodeLine{238   uint32\_t Autoreload;        }
\DoxyCodeLine{247   uint32\_t ClockDivision;     }
\DoxyCodeLine{253   uint32\_t RepetitionCounter;  }
\DoxyCodeLine{266 \} LL\_TIM\_InitTypeDef;}
\DoxyCodeLine{267 }
\DoxyCodeLine{271 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{272 \{}
\DoxyCodeLine{273   uint32\_t OCMode;        }
\DoxyCodeLine{279   uint32\_t OCState;       }
\DoxyCodeLine{285   uint32\_t OCNState;      }
\DoxyCodeLine{291   uint32\_t CompareValue;  }
\DoxyCodeLine{297   uint32\_t OCPolarity;    }
\DoxyCodeLine{303   uint32\_t OCNPolarity;   }
\DoxyCodeLine{310   uint32\_t OCIdleState;   }
\DoxyCodeLine{316   uint32\_t OCNIdleState;  }
\DoxyCodeLine{321 \} LL\_TIM\_OC\_InitTypeDef;}
\DoxyCodeLine{322 }
\DoxyCodeLine{327 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{328 \{}
\DoxyCodeLine{329 }
\DoxyCodeLine{330   uint32\_t ICPolarity;    }
\DoxyCodeLine{336   uint32\_t ICActiveInput; }
\DoxyCodeLine{342   uint32\_t ICPrescaler;   }
\DoxyCodeLine{348   uint32\_t ICFilter;      }
\DoxyCodeLine{353 \} LL\_TIM\_IC\_InitTypeDef;}
\DoxyCodeLine{354 }
\DoxyCodeLine{355 }
\DoxyCodeLine{359 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{360 \{}
\DoxyCodeLine{361   uint32\_t EncoderMode;     }
\DoxyCodeLine{367   uint32\_t IC1Polarity;     }
\DoxyCodeLine{373   uint32\_t IC1ActiveInput;  }
\DoxyCodeLine{379   uint32\_t IC1Prescaler;    }
\DoxyCodeLine{385   uint32\_t IC1Filter;       }
\DoxyCodeLine{391   uint32\_t IC2Polarity;      }
\DoxyCodeLine{397   uint32\_t IC2ActiveInput;  }
\DoxyCodeLine{403   uint32\_t IC2Prescaler;    }
\DoxyCodeLine{409   uint32\_t IC2Filter;       }
\DoxyCodeLine{415 \} LL\_TIM\_ENCODER\_InitTypeDef;}
\DoxyCodeLine{416 }
\DoxyCodeLine{420 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{421 \{}
\DoxyCodeLine{422 }
\DoxyCodeLine{423   uint32\_t IC1Polarity;        }
\DoxyCodeLine{429   uint32\_t IC1Prescaler;       }
\DoxyCodeLine{437   uint32\_t IC1Filter;          }
\DoxyCodeLine{444   uint32\_t CommutationDelay;   }
\DoxyCodeLine{451 \} LL\_TIM\_HALLSENSOR\_InitTypeDef;}
\DoxyCodeLine{452 }
\DoxyCodeLine{456 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{457 \{}
\DoxyCodeLine{458   uint32\_t OSSRState;            }
\DoxyCodeLine{467   uint32\_t OSSIState;            }
\DoxyCodeLine{476   uint32\_t LockLevel;            }
\DoxyCodeLine{482   uint8\_t DeadTime;              }
\DoxyCodeLine{492   uint16\_t BreakState;           }
\DoxyCodeLine{501   uint32\_t BreakPolarity;        }
\DoxyCodeLine{510   uint32\_t BreakFilter;          }
\DoxyCodeLine{519   uint32\_t Break2State;          }
\DoxyCodeLine{528   uint32\_t Break2Polarity;        }
\DoxyCodeLine{537   uint32\_t Break2Filter;          }
\DoxyCodeLine{546   uint32\_t AutomaticOutput;      }
\DoxyCodeLine{554 \} LL\_TIM\_BDTR\_InitTypeDef;}
\DoxyCodeLine{555 }
\DoxyCodeLine{559 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{560 }
\DoxyCodeLine{561 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_UIF                          TIM\_SR\_UIF           }}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC1IF                        TIM\_SR\_CC1IF         }}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC2IF                        TIM\_SR\_CC2IF         }}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC3IF                        TIM\_SR\_CC3IF         }}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC4IF                        TIM\_SR\_CC4IF         }}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC5IF                        TIM\_SR\_CC5IF         }}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC6IF                        TIM\_SR\_CC6IF         }}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_COMIF                        TIM\_SR\_COMIF         }}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_TIF                          TIM\_SR\_TIF           }}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_BIF                          TIM\_SR\_BIF           }}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_B2IF                         TIM\_SR\_B2IF          }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC1OF                        TIM\_SR\_CC1OF         }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC2OF                        TIM\_SR\_CC2OF         }}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC3OF                        TIM\_SR\_CC3OF         }}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC4OF                        TIM\_SR\_CC4OF         }}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_SBIF                         TIM\_SR\_SBIF          }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_DISABLE            0x00000000U             }}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_ENABLE             TIM\_BDTR\_BKE            }}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_DISABLE            0x00000000U              }}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_ENABLE             TIM\_BDTR\_BK2E            }}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define LL\_TIM\_AUTOMATICOUTPUT\_DISABLE         0x00000000U             }}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define LL\_TIM\_AUTOMATICOUTPUT\_ENABLE          TIM\_BDTR\_AOE            }}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{618 }
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_UIE                        TIM\_DIER\_UIE         }}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC1IE                      TIM\_DIER\_CC1IE       }}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC2IE                      TIM\_DIER\_CC2IE       }}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC3IE                      TIM\_DIER\_CC3IE       }}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC4IE                      TIM\_DIER\_CC4IE       }}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_COMIE                      TIM\_DIER\_COMIE       }}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_TIE                        TIM\_DIER\_TIE         }}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_BIE                        TIM\_DIER\_BIE         }}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define LL\_TIM\_UPDATESOURCE\_REGULAR            0x00000000U          }}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define LL\_TIM\_UPDATESOURCE\_COUNTER            TIM\_CR1\_URS          }}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define LL\_TIM\_ONEPULSEMODE\_SINGLE             TIM\_CR1\_OPM          }}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define LL\_TIM\_ONEPULSEMODE\_REPETITIVE         0x00000000U          }}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_UP                  0x00000000U          }}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_DOWN                TIM\_CR1\_DIR          }}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_CENTER\_DOWN         TIM\_CR1\_CMS\_0        }}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_CENTER\_UP           TIM\_CR1\_CMS\_1        }}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN      TIM\_CR1\_CMS          }}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKDIVISION\_DIV1              0x00000000U          }}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKDIVISION\_DIV2              TIM\_CR1\_CKD\_0        }}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKDIVISION\_DIV4              TIM\_CR1\_CKD\_1        }}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERDIRECTION\_UP             0x00000000U          }}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERDIRECTION\_DOWN           TIM\_CR1\_DIR          }}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define LL\_TIM\_CCUPDATESOURCE\_COMG\_ONLY        0x00000000U          }}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define LL\_TIM\_CCUPDATESOURCE\_COMG\_AND\_TRGI    TIM\_CR2\_CCUS         }}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define LL\_TIM\_CCDMAREQUEST\_CC                 0x00000000U          }}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define LL\_TIM\_CCDMAREQUEST\_UPDATE             TIM\_CR2\_CCDS         }}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_OFF                   0x00000000U          }}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_1                     TIM\_BDTR\_LOCK\_0      }}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_2                     TIM\_BDTR\_LOCK\_1      }}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_3                     TIM\_BDTR\_LOCK        }}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH1                     TIM\_CCER\_CC1E     }}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH1N                    TIM\_CCER\_CC1NE    }}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH2                     TIM\_CCER\_CC2E     }}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH2N                    TIM\_CCER\_CC2NE    }}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH3                     TIM\_CCER\_CC3E     }}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH3N                    TIM\_CCER\_CC3NE    }}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH4                     TIM\_CCER\_CC4E     }}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH5                     TIM\_CCER\_CC5E     }}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH6                     TIM\_CCER\_CC6E     }}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define LL\_TIM\_OCSTATE\_DISABLE                 0x00000000U             }}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define LL\_TIM\_OCSTATE\_ENABLE                  TIM\_CCER\_CC1E           }}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{739 }
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_FROZEN                   0x00000000U                                              }}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_ACTIVE                   TIM\_CCMR1\_OC1M\_0                                         }}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_INACTIVE                 TIM\_CCMR1\_OC1M\_1                                         }}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_TOGGLE                   (TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_FORCED\_INACTIVE          TIM\_CCMR1\_OC1M\_2                                         }}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_FORCED\_ACTIVE            (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_PWM1                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1)                    }}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_PWM2                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0) }}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_RETRIG\_OPM1              TIM\_CCMR1\_OC1M\_3                                         }}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_RETRIG\_OPM2              (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_COMBINED\_PWM1            (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_2)                    }}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_COMBINED\_PWM2            (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0 | TIM\_CCMR1\_OC1M\_2) }}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM1          (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_2) }}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM2          (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M)                      }}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define LL\_TIM\_OCPOLARITY\_HIGH                 0x00000000U                 }}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define LL\_TIM\_OCPOLARITY\_LOW                  TIM\_CCER\_CC1P               }}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define LL\_TIM\_OCIDLESTATE\_LOW                 0x00000000U             }}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define LL\_TIM\_OCIDLESTATE\_HIGH                TIM\_CR2\_OIS1            }}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_NONE                   0x00000000U           }}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_OC1REFC                TIM\_CCR5\_GC5C1        }}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_OC2REFC                TIM\_CCR5\_GC5C2        }}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_OC3REFC                TIM\_CCR5\_GC5C3        }}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define LL\_TIM\_ACTIVEINPUT\_DIRECTTI            (TIM\_CCMR1\_CC1S\_0 << 16U) }}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define LL\_TIM\_ACTIVEINPUT\_INDIRECTTI          (TIM\_CCMR1\_CC1S\_1 << 16U) }}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define LL\_TIM\_ACTIVEINPUT\_TRC                 (TIM\_CCMR1\_CC1S << 16U)   }}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV1                      0x00000000U                    }}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV2                      (TIM\_CCMR1\_IC1PSC\_0 << 16U)    }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV4                      (TIM\_CCMR1\_IC1PSC\_1 << 16U)    }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV8                      (TIM\_CCMR1\_IC1PSC << 16U)      }}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1                 0x00000000U                                                        }}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1\_N2              (TIM\_CCMR1\_IC1F\_0 << 16U)                                          }}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1\_N4              (TIM\_CCMR1\_IC1F\_1 << 16U)                                          }}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1\_N8              ((TIM\_CCMR1\_IC1F\_1 | TIM\_CCMR1\_IC1F\_0) << 16U)                     }}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV2\_N6              (TIM\_CCMR1\_IC1F\_2 << 16U)                                          }}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV2\_N8              ((TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_0) << 16U)                     }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV4\_N6              ((TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_1) << 16U)                     }}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV4\_N8              ((TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_1 | TIM\_CCMR1\_IC1F\_0) << 16U)  }}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV8\_N6              (TIM\_CCMR1\_IC1F\_3 << 16U)                                          }}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV8\_N8              ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_0) << 16U)                     }}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV16\_N5             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_1) << 16U)                     }}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV16\_N6             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_1 | TIM\_CCMR1\_IC1F\_0) << 16U)  }}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV16\_N8             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_2) << 16U)                     }}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV32\_N5             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_0) << 16U)  }}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV32\_N6             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_1) << 16U)  }}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV32\_N8             (TIM\_CCMR1\_IC1F << 16U)                                            }}
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_POLARITY\_RISING              0x00000000U                      }}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_POLARITY\_FALLING             TIM\_CCER\_CC1P                    }}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_POLARITY\_BOTHEDGE            (TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP) }}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKSOURCE\_INTERNAL            0x00000000U                                          }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKSOURCE\_EXT\_MODE1           (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)   }}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKSOURCE\_EXT\_MODE2           TIM\_SMCR\_ECE                                         }}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X2\_TI1                     TIM\_SMCR\_SMS\_0                                                     }}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X2\_TI2                     TIM\_SMCR\_SMS\_1                                                     }}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X4\_TI12                   (TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)                                   }}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_RESET                      0x00000000U                                     }}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_ENABLE                     TIM\_CR2\_MMS\_0                                   }}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_UPDATE                     TIM\_CR2\_MMS\_1                                   }}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_CC1IF                      (TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0)                 }}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC1REF                     TIM\_CR2\_MMS\_2                                   }}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC2REF                     (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_0)                 }}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC3REF                     (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1)                 }}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC4REF                     (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0) }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_RESET                     0x00000000U                                                         }}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_ENABLE                    TIM\_CR2\_MMS2\_0                                                      }}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_UPDATE                    TIM\_CR2\_MMS2\_1                                                      }}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_CC1F                      (TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC1                       TIM\_CR2\_MMS2\_2                                                      }}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC2                       (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC3                       (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4                       (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC5                       TIM\_CR2\_MMS2\_3                                                      }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC6                       (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4\_RISINGFALLING         (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC6\_RISINGFALLING         (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_RISING     (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2)                                   }}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_FALLING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_RISING     (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 |TIM\_CR2\_MMS2\_1)                   }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_FALLING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0) }}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_DISABLED              0x00000000U                         }}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_RESET                 TIM\_SMCR\_SMS\_2                      }}
\DoxyCodeLine{907 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_GATED                 (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_0)   }}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_TRIGGER               (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1)   }}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER TIM\_SMCR\_SMS\_3                      }}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR0                         0x00000000U                                                     }}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR1                         TIM\_SMCR\_TS\_0                                                   }}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR2                         TIM\_SMCR\_TS\_1                                                   }}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR3                         (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1)                                 }}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_TI1F\_ED                      TIM\_SMCR\_TS\_2                                                   }}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_TI1FP1                       (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_0)                                 }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_TI2FP2                       (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_1)                                 }}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ETRF                         (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_0)                 }}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_POLARITY\_NONINVERTED        0x00000000U             }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_POLARITY\_INVERTED           TIM\_SMCR\_ETP            }}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV1              0x00000000U             }}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV2              TIM\_SMCR\_ETPS\_0         }}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV4              TIM\_SMCR\_ETPS\_1         }}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV8              TIM\_SMCR\_ETPS           }}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1                0x00000000U                                          }}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1\_N2             TIM\_SMCR\_ETF\_0                                       }}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1\_N4             TIM\_SMCR\_ETF\_1                                       }}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1\_N8             (TIM\_SMCR\_ETF\_1 | TIM\_SMCR\_ETF\_0)                    }}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV2\_N6             TIM\_SMCR\_ETF\_2                                       }}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV2\_N8             (TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_0)                    }}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV4\_N6             (TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_1)                    }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV4\_N8             (TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_1 | TIM\_SMCR\_ETF\_0)   }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV8\_N6             TIM\_SMCR\_ETF\_3                                       }}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV8\_N8             (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_0)                    }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV16\_N5            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_1)                    }}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV16\_N6            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_1 | TIM\_SMCR\_ETF\_0)   }}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV16\_N8            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_2)                    }}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV32\_N5            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_0)   }}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV32\_N6            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_1)   }}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV32\_N8            TIM\_SMCR\_ETF                                         }}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define LL\_TIM\_ETRSOURCE\_LEGACY                0x00000000U                                       }}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define LL\_TIM\_ETRSOURCE\_COMP1                 TIM1\_OR2\_ETRSEL\_0                                 }}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define LL\_TIM\_ETRSOURCE\_COMP2                 TIM1\_OR2\_ETRSEL\_1                                 }}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_POLARITY\_LOW              0x00000000U               }}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_POLARITY\_HIGH             TIM\_BDTR\_BKP              }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1              0x00000000U   }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1\_N2           0x00010000U   }}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1\_N4           0x00020000U   }}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1\_N8           0x00030000U   }}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV2\_N6           0x00040000U   }}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV2\_N8           0x00050000U   }}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV4\_N6           0x00060000U   }}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV4\_N8           0x00070000U   }}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV8\_N6           0x00080000U   }}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV8\_N8           0x00090000U   }}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV16\_N5          0x000A0000U   }}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV16\_N6          0x000B0000U   }}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV16\_N8          0x000C0000U   }}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV32\_N5          0x000D0000U   }}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV32\_N6          0x000E0000U   }}
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV32\_N8          0x000F0000U   }}
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_POLARITY\_LOW             0x00000000U             }}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_POLARITY\_HIGH            TIM\_BDTR\_BK2P           }}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1             0x00000000U   }}
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N2          0x00100000U   }}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N4          0x00200000U   }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N8          0x00300000U   }}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N6          0x00400000U   }}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N8          0x00500000U   }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N6          0x00600000U   }}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N8          0x00700000U   }}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N6          0x00800000U   }}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N8          0x00900000U   }}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N5         0x00A00000U   }}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N6         0x00B00000U   }}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N8         0x00C00000U   }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N5         0x00D00000U   }}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N6         0x00E00000U   }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N8         0x00F00000U   }}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define LL\_TIM\_OSSI\_DISABLE                    0x00000000U             }}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define LL\_TIM\_OSSI\_ENABLE                     TIM\_BDTR\_OSSI           }}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define LL\_TIM\_OSSR\_DISABLE                    0x00000000U             }}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define LL\_TIM\_OSSR\_ENABLE                     TIM\_BDTR\_OSSR           }}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_INPUT\_BKIN                0x00000000U  }}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_INPUT\_BKIN2               0x00000004U  }}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKIN                TIM1\_OR2\_BKINE      }}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP1             TIM1\_OR2\_BKCMP1E    }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP2             TIM1\_OR2\_BKCMP2E    }}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#if defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_DF1BK               TIM1\_OR2\_BKDF1BK0E  }}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM1\_Channel0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_POLARITY\_LOW               TIM1\_OR2\_BKINP           }}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_POLARITY\_HIGH              0x00000000U              }}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CR1           0x00000000U                                                      }}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CR2           TIM\_DCR\_DBA\_0                                                    }}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_SMCR          TIM\_DCR\_DBA\_1                                                    }}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_DIER          (TIM\_DCR\_DBA\_1 |  TIM\_DCR\_DBA\_0)                                 }}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_SR            TIM\_DCR\_DBA\_2                                                    }}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_EGR           (TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_0)                                  }}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCMR1         (TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1)                                  }}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCMR2         (TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCER          TIM\_DCR\_DBA\_3                                                    }}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CNT           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_0)                                  }}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_PSC           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_1)                                  }}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_ARR           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_RCR           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2)                                  }}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR1          (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR2          (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1)                  }}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR3          (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)  }}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR4          TIM\_DCR\_DBA\_4                                                    }}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_BDTR          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_0)                                  }}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_OR1           (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2)                                  }}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCMR3         (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR5          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1)                  }}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR6          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)  }}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_OR2           (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_3)                                  }}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_OR3           (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_1TRANSFER       0x00000000U                                                     }}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_2TRANSFERS      TIM\_DCR\_DBL\_0                                                   }}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_3TRANSFERS      TIM\_DCR\_DBL\_1                                                   }}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_4TRANSFERS      (TIM\_DCR\_DBL\_1 |  TIM\_DCR\_DBL\_0)                                }}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_5TRANSFERS      TIM\_DCR\_DBL\_2                                                   }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_6TRANSFERS      (TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_0)                                 }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_7TRANSFERS      (TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1)                                 }}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_8TRANSFERS      (TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_9TRANSFERS      TIM\_DCR\_DBL\_3                                                   }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_10TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_0)                                 }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_11TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_1)                                 }}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_12TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_13TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2)                                 }}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_14TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_15TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1)                 }}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_16TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0) }}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_17TRANSFERS     TIM\_DCR\_DBL\_4                                                   }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_18TRANSFERS     (TIM\_DCR\_DBL\_4 |  TIM\_DCR\_DBL\_0)                                }}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETR\_ADC1\_RMP\_NC   TIM1\_OR1\_RMP\_MASK                                                }}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETR\_ADC1\_RMP\_AWD1 (TIM1\_OR1\_ETR\_ADC1\_RMP\_0 | TIM1\_OR1\_RMP\_MASK)                    }}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETR\_ADC1\_RMP\_AWD2 (TIM1\_OR1\_ETR\_ADC1\_RMP\_1 | TIM1\_OR1\_RMP\_MASK)                    }}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETR\_ADC1\_RMP\_AWD3 (TIM1\_OR1\_ETR\_ADC1\_RMP | TIM1\_OR1\_RMP\_MASK)                      }}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETR\_ADC3\_RMP\_NC   TIM1\_OR1\_RMP\_MASK                                                }}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETR\_ADC3\_RMP\_AWD1 (TIM1\_OR1\_ETR\_ADC3\_RMP\_0 | TIM1\_OR1\_RMP\_MASK)                    }}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETR\_ADC3\_RMP\_AWD2 (TIM1\_OR1\_ETR\_ADC3\_RMP\_1 | TIM1\_OR1\_RMP\_MASK)                    }}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETR\_ADC3\_RMP\_AWD3 (TIM1\_OR1\_ETR\_ADC3\_RMP | TIM1\_OR1\_RMP\_MASK)                      }}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1174 }
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_TI1\_RMP\_GPIO  TIM1\_OR1\_RMP\_MASK                                                    }}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_TI1\_RMP\_COMP1 (TIM1\_OR1\_TI1\_RMP | TIM1\_OR1\_RMP\_MASK)                               }}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ITR1\_RMP\_TIM8\_TRGO  TIM2\_OR1\_RMP\_MASK                                              }}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ITR1\_RMP\_OTG\_FS\_SOF (TIM2\_OR1\_ITR1\_RMP | TIM2\_OR1\_RMP\_MASK)                        }}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1191 \textcolor{comment}{/* STM32L496xx || STM32L4A6xx || */}}
\DoxyCodeLine{1192 \textcolor{comment}{/* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#if defined (STM32L412xx) || defined (STM32L422xx) ||defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ITR1\_RMP\_NONE          0x00000000U                                                 }\textcolor{comment}{/* !< No internal trigger on TIM2\_ITR1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ITR1\_RMP\_USB\_SOF       TIM2\_OR1\_ITR1\_RMP                                           }\textcolor{comment}{/* !< TIM2\_ITR1 is connected to USB SOF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L431xx || STM32L432xx || STM32L442xx || STM32L433xx || STM32L443xx || */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1197 \textcolor{comment}{/* STM32L451xx || STM32L452xx || STM32L462xx */}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETR\_RMP\_GPIO TIM2\_OR1\_RMP\_MASK                                                     }}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETR\_RMP\_LSE  (TIM2\_OR1\_ETR1\_RMP | TIM2\_OR1\_RMP\_MASK)                               }}
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_GPIO        TIM2\_OR1\_RMP\_MASK                                              }}
\DoxyCodeLine{1208 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_COMP1       (TIM2\_OR1\_TI4\_RMP\_0 | TIM2\_OR1\_RMP\_MASK)                       }}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#if defined (STM32L412xx) || defined (STM32L422xx)}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_COMP2       (TIM2\_OR1\_TI4\_RMP\_1 | TIM2\_OR1\_RMP\_MASK)                       }}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_COMP1\_COMP2 (TIM2\_OR1\_TI4\_RMP | TIM2\_OR1\_RMP\_MASK)                         }}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#if defined(TIM3)}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_GPIO         TIM3\_OR1\_RMP\_MASK                                             }}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP1        (TIM3\_OR1\_TI1\_RMP\_0 | TIM3\_OR1\_RMP\_MASK)                      }}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP2        (TIM3\_OR1\_TI1\_RMP\_1 | TIM3\_OR1\_RMP\_MASK)                      }}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP1\_COMP2  (TIM3\_OR1\_TI1\_RMP | TIM3\_OR1\_RMP\_MASK)                        }}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1230 }
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#if defined(TIM8)}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETR\_ADC2\_RMP\_NC   TIM8\_OR1\_RMP\_MASK                                                }}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETR\_ADC2\_RMP\_AWD1 (TIM8\_OR1\_ETR\_ADC2\_RMP\_0 | TIM8\_OR1\_RMP\_MASK)                    }}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETR\_ADC2\_RMP\_AWD2 (TIM8\_OR1\_ETR\_ADC2\_RMP\_1 | TIM8\_OR1\_RMP\_MASK)                    }}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETR\_ADC2\_RMP\_AWD3 (TIM8\_OR1\_ETR\_ADC2\_RMP | TIM8\_OR1\_RMP\_MASK)                      }}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETR\_ADC3\_RMP\_NC   TIM8\_OR1\_RMP\_MASK                                                }}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETR\_ADC3\_RMP\_AWD1 (TIM8\_OR1\_ETR\_ADC3\_RMP\_0 | TIM8\_OR1\_RMP\_MASK)                    }}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETR\_ADC3\_RMP\_AWD2 (TIM8\_OR1\_ETR\_ADC3\_RMP\_1 | TIM8\_OR1\_RMP\_MASK)                    }}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETR\_ADC3\_RMP\_AWD3 (TIM8\_OR1\_ETR\_ADC3\_RMP | TIM8\_OR1\_RMP\_MASK)                      }}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_TI1\_RMP\_GPIO  TIM8\_OR1\_RMP\_MASK                                                    }}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_TI1\_RMP\_COMP2 (TIM8\_OR1\_TI1\_RMP | TIM8\_OR1\_RMP\_MASK)                               }}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1263 }
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_GPIO TIM15\_OR1\_RMP\_MASK                                                   }}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_LSE  (TIM15\_OR1\_TI1\_RMP | TIM15\_OR1\_RMP\_MASK)                             }}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_ENCODERMODE\_NOREDIRECTION TIM15\_OR1\_RMP\_MASK                                      }}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_ENCODERMODE\_TIM2          (TIM15\_OR1\_ENCODER\_MODE\_0 | TIM15\_OR1\_RMP\_MASK)         }}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_ENCODERMODE\_TIM3          (TIM15\_OR1\_ENCODER\_MODE\_1 | TIM15\_OR1\_RMP\_MASK)         }}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_ENCODERMODE\_TIM4          (TIM15\_OR1\_ENCODER\_MODE | TIM15\_OR1\_RMP\_MASK)           }}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_GPIO TIM16\_OR1\_RMP\_MASK                                                   }}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_LSI  (TIM16\_OR1\_TI1\_RMP\_0 | TIM16\_OR1\_RMP\_MASK)                           }}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_LSE  (TIM16\_OR1\_TI1\_RMP\_1 | TIM16\_OR1\_RMP\_MASK)                           }}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_RTC  (TIM16\_OR1\_TI1\_RMP\_1 | TIM16\_OR1\_TI1\_RMP\_0 | TIM16\_OR1\_RMP\_MASK)     }}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#if defined TIM16\_OR1\_TI1\_RMP\_2}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_MSI     (TIM16\_OR1\_TI1\_RMP\_2 | TIM16\_OR1\_RMP\_MASK)                           }}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_HSE\_32  (TIM16\_OR1\_TI1\_RMP\_2 | TIM16\_OR1\_TI1\_RMP\_0 | TIM16\_OR1\_RMP\_MASK)     }}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_MCO     (TIM16\_OR1\_TI1\_RMP\_2 | TIM16\_OR1\_TI1\_RMP\_1 | TIM16\_OR1\_RMP\_MASK)     }}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#if defined(TIM17)}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_GPIO   TIM17\_OR1\_RMP\_MASK                                                 }}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_MSI    (TIM17\_OR1\_TI1\_RMP\_0 | TIM17\_OR1\_RMP\_MASK)                         }}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_HSE\_32 (TIM17\_OR1\_TI1\_RMP\_1 | TIM17\_OR1\_RMP\_MASK)                         }}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_MCO    (TIM17\_OR1\_TI1\_RMP | TIM17\_OR1\_RMP\_MASK)                           }}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM17 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1312 }
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_NC     0x00000000U         }}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_ETR    TIM\_SMCR\_OCCS       }}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_DFBK  LL\_TIM\_BKIN\_SOURCE\_DF1BK}}
\DoxyCodeLine{1333 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define LL\_TIM\_WriteReg(\_\_INSTANCE\_\_, \_\_REG\_\_, \_\_VALUE\_\_) WRITE\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_, (\_\_VALUE\_\_))}}
\DoxyCodeLine{1349 }
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define LL\_TIM\_ReadReg(\_\_INSTANCE\_\_, \_\_REG\_\_) READ\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_)}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_GETFLAG\_UIFCPY(\_\_CNT\_\_)  \(\backslash\)}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{  (READ\_BIT((\_\_CNT\_\_), TIM\_CNT\_UIFCPY) >> TIM\_CNT\_UIFCPY\_Pos)}}
\DoxyCodeLine{1375 }
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_DEADTIME(\_\_TIMCLK\_\_, \_\_CKD\_\_, \_\_DT\_\_)  \(\backslash\)}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{  ( (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((DT\_DELAY\_1+1U) * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_))))    ?  \(\backslash\)}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{    (uint8\_t)(((uint64\_t)((\_\_DT\_\_)*1000U) / TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_)))  \& DT\_DELAY\_1) :      \(\backslash\)}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{    (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((64U + (DT\_DELAY\_2+1U)) * 2U * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_))))  ?  \(\backslash\)}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{    (uint8\_t)(DT\_RANGE\_2 | ((uint8\_t)((uint8\_t)((((uint64\_t)((\_\_DT\_\_)*1000U))/ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),   \(\backslash\)}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{                                                 (\_\_CKD\_\_))) >> 1U) -\/ (uint8\_t) 64) \& DT\_DELAY\_2)) :\(\backslash\)}}
\DoxyCodeLine{1393 \textcolor{preprocessor}{    (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((32U + (DT\_DELAY\_3+1U)) * 8U * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_))))  ?  \(\backslash\)}}
\DoxyCodeLine{1394 \textcolor{preprocessor}{    (uint8\_t)(DT\_RANGE\_3 | ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),  \(\backslash\)}}
\DoxyCodeLine{1395 \textcolor{preprocessor}{                                                 (\_\_CKD\_\_))) >> 3U) -\/ (uint8\_t) 32) \& DT\_DELAY\_3)) :\(\backslash\)}}
\DoxyCodeLine{1396 \textcolor{preprocessor}{    (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((32U + (DT\_DELAY\_4+1U)) * 16U * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_)))) ?  \(\backslash\)}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{    (uint8\_t)(DT\_RANGE\_4 | ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),  \(\backslash\)}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{                                                 (\_\_CKD\_\_))) >> 4U) -\/ (uint8\_t) 32) \& DT\_DELAY\_4)) :\(\backslash\)}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{    0U)}}
\DoxyCodeLine{1400 }
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_PSC(\_\_TIMCLK\_\_, \_\_CNTCLK\_\_)   \(\backslash\)}}
\DoxyCodeLine{1409 \textcolor{preprocessor}{  (((\_\_TIMCLK\_\_) >= (\_\_CNTCLK\_\_)) ? (uint32\_t)((((\_\_TIMCLK\_\_) + (\_\_CNTCLK\_\_)/2U)/(\_\_CNTCLK\_\_)) -\/ 1U) : 0U)}}
\DoxyCodeLine{1410 }
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_ARR(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_FREQ\_\_) \(\backslash\)}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{  ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_) + 1U)) >= (\_\_FREQ\_\_)) ? (((\_\_TIMCLK\_\_)/((\_\_FREQ\_\_) * ((\_\_PSC\_\_) + 1U))) -\/ 1U) : 0U)}}
\DoxyCodeLine{1421 }
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_DELAY(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_DELAY\_\_)  \(\backslash\)}}
\DoxyCodeLine{1432 \textcolor{preprocessor}{  ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_) * (uint64\_t)(\_\_DELAY\_\_)) \(\backslash\)}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{              / ((uint64\_t)1000000U * (uint64\_t)((\_\_PSC\_\_) + 1U))))}}
\DoxyCodeLine{1434 }
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_PULSE(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_DELAY\_\_, \_\_PULSE\_\_)  \(\backslash\)}}
\DoxyCodeLine{1446 \textcolor{preprocessor}{  ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_), (\_\_PSC\_\_), (\_\_PULSE\_\_)) \(\backslash\)}}
\DoxyCodeLine{1447 \textcolor{preprocessor}{              + \_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_), (\_\_PSC\_\_), (\_\_DELAY\_\_))))}}
\DoxyCodeLine{1448 }
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_GET\_ICPSC\_RATIO(\_\_ICPSC\_\_)  \(\backslash\)}}
\DoxyCodeLine{1460 \textcolor{preprocessor}{  ((uint32\_t)(0x01U << (((\_\_ICPSC\_\_) >> 16U) >> TIM\_CCMR1\_IC1PSC\_Pos)))}}
\DoxyCodeLine{1461 }
\DoxyCodeLine{1462 }
\DoxyCodeLine{1472 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1486 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1487 \{}
\DoxyCodeLine{1488   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{1489 \}}
\DoxyCodeLine{1490 }
\DoxyCodeLine{1497 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1498 \{}
\DoxyCodeLine{1499   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{1500 \}}
\DoxyCodeLine{1501 }
\DoxyCodeLine{1508 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledCounter(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1509 \{}
\DoxyCodeLine{1510   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{1511 \}}
\DoxyCodeLine{1512 }
\DoxyCodeLine{1519 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1520 \{}
\DoxyCodeLine{1521   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{1522 \}}
\DoxyCodeLine{1523 }
\DoxyCodeLine{1530 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1531 \{}
\DoxyCodeLine{1532   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{1533 \}}
\DoxyCodeLine{1534 }
\DoxyCodeLine{1541 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledUpdateEvent(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1542 \{}
\DoxyCodeLine{1543   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}}) == (uint32\_t)\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}}) ? 1UL : 0UL);}
\DoxyCodeLine{1544 \}}
\DoxyCodeLine{1545 }
\DoxyCodeLine{1562 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetUpdateSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t UpdateSource)}
\DoxyCodeLine{1563 \{}
\DoxyCodeLine{1564   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}, UpdateSource);}
\DoxyCodeLine{1565 \}}
\DoxyCodeLine{1566 }
\DoxyCodeLine{1575 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_GetUpdateSource(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1576 \{}
\DoxyCodeLine{1577   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}));}
\DoxyCodeLine{1578 \}}
\DoxyCodeLine{1579 }
\DoxyCodeLine{1589 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetOnePulseMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t OnePulseMode)}
\DoxyCodeLine{1590 \{}
\DoxyCodeLine{1591   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}, OnePulseMode);}
\DoxyCodeLine{1592 \}}
\DoxyCodeLine{1593 }
\DoxyCodeLine{1602 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_GetOnePulseMode(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1603 \{}
\DoxyCodeLine{1604   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}));}
\DoxyCodeLine{1605 \}}
\DoxyCodeLine{1606 }
\DoxyCodeLine{1626 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetCounterMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CounterMode)}
\DoxyCodeLine{1627 \{}
\DoxyCodeLine{1628   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}), CounterMode);}
\DoxyCodeLine{1629 \}}
\DoxyCodeLine{1630 }
\DoxyCodeLine{1646 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_GetCounterMode(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1647 \{}
\DoxyCodeLine{1648   uint32\_t counter\_mode;}
\DoxyCodeLine{1649 }
\DoxyCodeLine{1650   counter\_mode = (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}));}
\DoxyCodeLine{1651 }
\DoxyCodeLine{1652   \textcolor{keywordflow}{if} (counter\_mode == 0U)}
\DoxyCodeLine{1653   \{}
\DoxyCodeLine{1654     counter\_mode = (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{1655   \}}
\DoxyCodeLine{1656 }
\DoxyCodeLine{1657   \textcolor{keywordflow}{return} counter\_mode;}
\DoxyCodeLine{1658 \}}
\DoxyCodeLine{1659 }
\DoxyCodeLine{1666 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1667 \{}
\DoxyCodeLine{1668   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{1669 \}}
\DoxyCodeLine{1670 }
\DoxyCodeLine{1677 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1678 \{}
\DoxyCodeLine{1679   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{1680 \}}
\DoxyCodeLine{1681 }
\DoxyCodeLine{1688 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledARRPreload(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1689 \{}
\DoxyCodeLine{1690   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}})) ? 1UL : 0UL);}
\DoxyCodeLine{1691 \}}
\DoxyCodeLine{1692 }
\DoxyCodeLine{1707 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetClockDivision(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ClockDivision)}
\DoxyCodeLine{1708 \{}
\DoxyCodeLine{1709   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}, ClockDivision);}
\DoxyCodeLine{1710 \}}
\DoxyCodeLine{1711 }
\DoxyCodeLine{1725 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_GetClockDivision(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1726 \{}
\DoxyCodeLine{1727   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}));}
\DoxyCodeLine{1728 \}}
\DoxyCodeLine{1729 }
\DoxyCodeLine{1739 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Counter)}
\DoxyCodeLine{1740 \{}
\DoxyCodeLine{1741   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}, Counter);}
\DoxyCodeLine{1742 \}}
\DoxyCodeLine{1743 }
\DoxyCodeLine{1752 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_GetCounter(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1753 \{}
\DoxyCodeLine{1754   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}));}
\DoxyCodeLine{1755 \}}
\DoxyCodeLine{1756 }
\DoxyCodeLine{1765 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_GetDirection(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1766 \{}
\DoxyCodeLine{1767   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{1768 \}}
\DoxyCodeLine{1769 }
\DoxyCodeLine{1781 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Prescaler)}
\DoxyCodeLine{1782 \{}
\DoxyCodeLine{1783   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}}, Prescaler);}
\DoxyCodeLine{1784 \}}
\DoxyCodeLine{1785 }
\DoxyCodeLine{1792 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_GetPrescaler(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1793 \{}
\DoxyCodeLine{1794   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}}));}
\DoxyCodeLine{1795 \}}
\DoxyCodeLine{1796 }
\DoxyCodeLine{1808 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetAutoReload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t AutoReload)}
\DoxyCodeLine{1809 \{}
\DoxyCodeLine{1810   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}, AutoReload);}
\DoxyCodeLine{1811 \}}
\DoxyCodeLine{1812 }
\DoxyCodeLine{1821 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_GetAutoReload(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1822 \{}
\DoxyCodeLine{1823   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}));}
\DoxyCodeLine{1824 \}}
\DoxyCodeLine{1825 }
\DoxyCodeLine{1836 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetRepetitionCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t RepetitionCounter)}
\DoxyCodeLine{1837 \{}
\DoxyCodeLine{1838   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}, RepetitionCounter);}
\DoxyCodeLine{1839 \}}
\DoxyCodeLine{1840 }
\DoxyCodeLine{1849 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_GetRepetitionCounter(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1850 \{}
\DoxyCodeLine{1851   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}));}
\DoxyCodeLine{1852 \}}
\DoxyCodeLine{1853 }
\DoxyCodeLine{1862 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableUIFRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1863 \{}
\DoxyCodeLine{1864   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{1865 \}}
\DoxyCodeLine{1866 }
\DoxyCodeLine{1873 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableUIFRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1874 \{}
\DoxyCodeLine{1875   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{1876 \}}
\DoxyCodeLine{1877 }
\DoxyCodeLine{1883 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveUIFCPY(\textcolor{keyword}{const} uint32\_t Counter)}
\DoxyCodeLine{1884 \{}
\DoxyCodeLine{1885   \textcolor{keywordflow}{return} (((Counter \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}})) ? 1UL : 0UL);}
\DoxyCodeLine{1886 \}}
\DoxyCodeLine{1887 }
\DoxyCodeLine{1906 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_CC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1907 \{}
\DoxyCodeLine{1908   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{1909 \}}
\DoxyCodeLine{1910 }
\DoxyCodeLine{1919 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_CC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1920 \{}
\DoxyCodeLine{1921   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{1922 \}}
\DoxyCodeLine{1923 }
\DoxyCodeLine{1935 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_CC\_SetUpdate(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CCUpdateSource)}
\DoxyCodeLine{1936 \{}
\DoxyCodeLine{1937   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}}, CCUpdateSource);}
\DoxyCodeLine{1938 \}}
\DoxyCodeLine{1939 }
\DoxyCodeLine{1949 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_CC\_SetDMAReqTrigger(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DMAReqTrigger)}
\DoxyCodeLine{1950 \{}
\DoxyCodeLine{1951   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}, DMAReqTrigger);}
\DoxyCodeLine{1952 \}}
\DoxyCodeLine{1953 }
\DoxyCodeLine{1962 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_CC\_GetDMAReqTrigger(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{1963 \{}
\DoxyCodeLine{1964   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}));}
\DoxyCodeLine{1965 \}}
\DoxyCodeLine{1966 }
\DoxyCodeLine{1981 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_CC\_SetLockLevel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t LockLevel)}
\DoxyCodeLine{1982 \{}
\DoxyCodeLine{1983   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}}, LockLevel);}
\DoxyCodeLine{1984 \}}
\DoxyCodeLine{1985 }
\DoxyCodeLine{2010 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_CC\_EnableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channels)}
\DoxyCodeLine{2011 \{}
\DoxyCodeLine{2012   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, Channels);}
\DoxyCodeLine{2013 \}}
\DoxyCodeLine{2014 }
\DoxyCodeLine{2039 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_CC\_DisableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channels)}
\DoxyCodeLine{2040 \{}
\DoxyCodeLine{2041   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, Channels);}
\DoxyCodeLine{2042 \}}
\DoxyCodeLine{2043 }
\DoxyCodeLine{2068 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_CC\_IsEnabledChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channels)}
\DoxyCodeLine{2069 \{}
\DoxyCodeLine{2070   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, Channels) == (Channels)) ? 1UL : 0UL);}
\DoxyCodeLine{2071 \}}
\DoxyCodeLine{2072 }
\DoxyCodeLine{2113 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_ConfigOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Configuration)}
\DoxyCodeLine{2114 \{}
\DoxyCodeLine{2115   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2116   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2117   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2118   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} << SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{2119              (Configuration \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2120   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}} << SHIFT\_TAB\_OISx[iChannel]),}
\DoxyCodeLine{2121              (Configuration \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}) << SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{2122 \}}
\DoxyCodeLine{2123 }
\DoxyCodeLine{2158 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Mode)}
\DoxyCodeLine{2159 \{}
\DoxyCodeLine{2160   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2161   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2162   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}  | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_OCxx[iChannel]), Mode << SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{2163 \}}
\DoxyCodeLine{2164 }
\DoxyCodeLine{2197 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_GetMode(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2198 \{}
\DoxyCodeLine{2199   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2200   \textcolor{keyword}{const} \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2201   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_OCxx[iChannel])) >> SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{2202 \}}
\DoxyCodeLine{2203 }
\DoxyCodeLine{2231 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Polarity)}
\DoxyCodeLine{2232 \{}
\DoxyCodeLine{2233   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2234   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} << SHIFT\_TAB\_CCxP[iChannel]),  Polarity << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2235 \}}
\DoxyCodeLine{2236 }
\DoxyCodeLine{2263 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_GetPolarity(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2264 \{}
\DoxyCodeLine{2265   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2266   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} << SHIFT\_TAB\_CCxP[iChannel])) >> SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2267 \}}
\DoxyCodeLine{2268 }
\DoxyCodeLine{2300 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetIdleState(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t IdleState)}
\DoxyCodeLine{2301 \{}
\DoxyCodeLine{2302   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2303   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}} << SHIFT\_TAB\_OISx[iChannel]),  IdleState << SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{2304 \}}
\DoxyCodeLine{2305 }
\DoxyCodeLine{2332 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_GetIdleState(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2333 \{}
\DoxyCodeLine{2334   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2335   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}} << SHIFT\_TAB\_OISx[iChannel])) >> SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{2336 \}}
\DoxyCodeLine{2337 }
\DoxyCodeLine{2357 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_EnableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2358 \{}
\DoxyCodeLine{2359   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2360   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2361   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2362 }
\DoxyCodeLine{2363 \}}
\DoxyCodeLine{2364 }
\DoxyCodeLine{2383 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_DisableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2384 \{}
\DoxyCodeLine{2385   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2386   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2387   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2388 }
\DoxyCodeLine{2389 \}}
\DoxyCodeLine{2390 }
\DoxyCodeLine{2409 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_IsEnabledFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2410 \{}
\DoxyCodeLine{2411   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2412   \textcolor{keyword}{const} \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2413   uint32\_t bitfield = \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}} << SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{2414   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg, bitfield) == bitfield) ? 1UL : 0UL);}
\DoxyCodeLine{2415 \}}
\DoxyCodeLine{2416 }
\DoxyCodeLine{2435 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2436 \{}
\DoxyCodeLine{2437   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2438   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2439   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2440 \}}
\DoxyCodeLine{2441 }
\DoxyCodeLine{2460 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2461 \{}
\DoxyCodeLine{2462   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2463   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2464   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2465 \}}
\DoxyCodeLine{2466 }
\DoxyCodeLine{2485 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_IsEnabledPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2486 \{}
\DoxyCodeLine{2487   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2488   \textcolor{keyword}{const} \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2489   uint32\_t bitfield = \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}} << SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{2490   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg, bitfield) == bitfield) ? 1UL : 0UL);}
\DoxyCodeLine{2491 \}}
\DoxyCodeLine{2492 }
\DoxyCodeLine{2514 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_EnableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2515 \{}
\DoxyCodeLine{2516   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2517   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2518   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2519 \}}
\DoxyCodeLine{2520 }
\DoxyCodeLine{2541 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_DisableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2542 \{}
\DoxyCodeLine{2543   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2544   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2545   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2546 \}}
\DoxyCodeLine{2547 }
\DoxyCodeLine{2570 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_IsEnabledClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2571 \{}
\DoxyCodeLine{2572   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2573   \textcolor{keyword}{const} \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2574   uint32\_t bitfield = \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}} << SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{2575   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg, bitfield) == bitfield) ? 1UL : 0UL);}
\DoxyCodeLine{2576 \}}
\DoxyCodeLine{2577 }
\DoxyCodeLine{2589 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DeadTime)}
\DoxyCodeLine{2590 \{}
\DoxyCodeLine{2591   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}}, DeadTime);}
\DoxyCodeLine{2592 \}}
\DoxyCodeLine{2593 }
\DoxyCodeLine{2606 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2607 \{}
\DoxyCodeLine{2608   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}, CompareValue);}
\DoxyCodeLine{2609 \}}
\DoxyCodeLine{2610 }
\DoxyCodeLine{2623 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2624 \{}
\DoxyCodeLine{2625   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}, CompareValue);}
\DoxyCodeLine{2626 \}}
\DoxyCodeLine{2627 }
\DoxyCodeLine{2640 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2641 \{}
\DoxyCodeLine{2642   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}, CompareValue);}
\DoxyCodeLine{2643 \}}
\DoxyCodeLine{2644 }
\DoxyCodeLine{2657 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2658 \{}
\DoxyCodeLine{2659   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}, CompareValue);}
\DoxyCodeLine{2660 \}}
\DoxyCodeLine{2661 }
\DoxyCodeLine{2671 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2672 \{}
\DoxyCodeLine{2673   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}}, CompareValue);}
\DoxyCodeLine{2674 \}}
\DoxyCodeLine{2675 }
\DoxyCodeLine{2685 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{2686 \{}
\DoxyCodeLine{2687   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}}, CompareValue);}
\DoxyCodeLine{2688 \}}
\DoxyCodeLine{2689 }
\DoxyCodeLine{2701 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_GetCompareCH1(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2702 \{}
\DoxyCodeLine{2703   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{2704 \}}
\DoxyCodeLine{2705 }
\DoxyCodeLine{2717 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_GetCompareCH2(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2718 \{}
\DoxyCodeLine{2719   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{2720 \}}
\DoxyCodeLine{2721 }
\DoxyCodeLine{2733 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_GetCompareCH3(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2734 \{}
\DoxyCodeLine{2735   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{2736 \}}
\DoxyCodeLine{2737 }
\DoxyCodeLine{2749 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_GetCompareCH4(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2750 \{}
\DoxyCodeLine{2751   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{2752 \}}
\DoxyCodeLine{2753 }
\DoxyCodeLine{2762 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_GetCompareCH5(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2763 \{}
\DoxyCodeLine{2764   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}}));}
\DoxyCodeLine{2765 \}}
\DoxyCodeLine{2766 }
\DoxyCodeLine{2775 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_OC\_GetCompareCH6(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2776 \{}
\DoxyCodeLine{2777   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}}));}
\DoxyCodeLine{2778 \}}
\DoxyCodeLine{2779 }
\DoxyCodeLine{2795 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetCH5CombinedChannels(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t GroupCH5)}
\DoxyCodeLine{2796 \{}
\DoxyCodeLine{2797   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\_CCR5\_GC5C3}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\_CCR5\_GC5C2}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\_CCR5\_GC5C1}}), GroupCH5);}
\DoxyCodeLine{2798 \}}
\DoxyCodeLine{2799 }
\DoxyCodeLine{2842 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_IC\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Configuration)}
\DoxyCodeLine{2843 \{}
\DoxyCodeLine{2844   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2845   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2846   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_ICxx[iChannel]),}
\DoxyCodeLine{2847              ((Configuration >> 16U) \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}))                \(\backslash\)}
\DoxyCodeLine{2848              << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{2849   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{2850              (Configuration \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})) << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2851 \}}
\DoxyCodeLine{2852 }
\DoxyCodeLine{2871 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetActiveInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICActiveInput)}
\DoxyCodeLine{2872 \{}
\DoxyCodeLine{2873   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2874   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2875   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{2876 \}}
\DoxyCodeLine{2877 }
\DoxyCodeLine{2895 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IC\_GetActiveInput(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2896 \{}
\DoxyCodeLine{2897   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2898   \textcolor{keyword}{const} \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2899   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_ICxx[iChannel])) >> SHIFT\_TAB\_ICxx[iChannel]) << 16U);}
\DoxyCodeLine{2900 \}}
\DoxyCodeLine{2901 }
\DoxyCodeLine{2921 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICPrescaler)}
\DoxyCodeLine{2922 \{}
\DoxyCodeLine{2923   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2924   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2925   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}) << SHIFT\_TAB\_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{2926 \}}
\DoxyCodeLine{2927 }
\DoxyCodeLine{2946 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IC\_GetPrescaler(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2947 \{}
\DoxyCodeLine{2948   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2949   \textcolor{keyword}{const} \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2950   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}) << SHIFT\_TAB\_ICxx[iChannel])) >> SHIFT\_TAB\_ICxx[iChannel]) << 16U);}
\DoxyCodeLine{2951 \}}
\DoxyCodeLine{2952 }
\DoxyCodeLine{2984 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetFilter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICFilter)}
\DoxyCodeLine{2985 \{}
\DoxyCodeLine{2986   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2987   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2988   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}) << SHIFT\_TAB\_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{2989 \}}
\DoxyCodeLine{2990 }
\DoxyCodeLine{3021 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IC\_GetFilter(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3022 \{}
\DoxyCodeLine{3023   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3024   \textcolor{keyword}{const} \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3025   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}) << SHIFT\_TAB\_ICxx[iChannel])) >> SHIFT\_TAB\_ICxx[iChannel]) << 16U);}
\DoxyCodeLine{3026 \}}
\DoxyCodeLine{3027 }
\DoxyCodeLine{3050 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICPolarity)}
\DoxyCodeLine{3051 \{}
\DoxyCodeLine{3052   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3053   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{3054              ICPolarity << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{3055 \}}
\DoxyCodeLine{3056 }
\DoxyCodeLine{3078 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IC\_GetPolarity(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3079 \{}
\DoxyCodeLine{3080   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3081   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel])) >>}
\DoxyCodeLine{3082           SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{3083 \}}
\DoxyCodeLine{3084 }
\DoxyCodeLine{3093 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_IC\_EnableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3094 \{}
\DoxyCodeLine{3095   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{3096 \}}
\DoxyCodeLine{3097 }
\DoxyCodeLine{3106 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_IC\_DisableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3107 \{}
\DoxyCodeLine{3108   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{3109 \}}
\DoxyCodeLine{3110 }
\DoxyCodeLine{3119 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IC\_IsEnabledXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3120 \{}
\DoxyCodeLine{3121   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}})) ? 1UL : 0UL);}
\DoxyCodeLine{3122 \}}
\DoxyCodeLine{3123 }
\DoxyCodeLine{3135 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IC\_GetCaptureCH1(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3136 \{}
\DoxyCodeLine{3137   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{3138 \}}
\DoxyCodeLine{3139 }
\DoxyCodeLine{3151 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IC\_GetCaptureCH2(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3152 \{}
\DoxyCodeLine{3153   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{3154 \}}
\DoxyCodeLine{3155 }
\DoxyCodeLine{3167 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IC\_GetCaptureCH3(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3168 \{}
\DoxyCodeLine{3169   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{3170 \}}
\DoxyCodeLine{3171 }
\DoxyCodeLine{3183 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IC\_GetCaptureCH4(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3184 \{}
\DoxyCodeLine{3185   \textcolor{keywordflow}{return} (uint32\_t)(\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{3186 \}}
\DoxyCodeLine{3187 }
\DoxyCodeLine{3204 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3205 \{}
\DoxyCodeLine{3206   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{3207 \}}
\DoxyCodeLine{3208 }
\DoxyCodeLine{3217 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3218 \{}
\DoxyCodeLine{3219   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{3220 \}}
\DoxyCodeLine{3221 }
\DoxyCodeLine{3230 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledExternalClock(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3231 \{}
\DoxyCodeLine{3232   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}})) ? 1UL : 0UL);}
\DoxyCodeLine{3233 \}}
\DoxyCodeLine{3234 }
\DoxyCodeLine{3254 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetClockSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ClockSource)}
\DoxyCodeLine{3255 \{}
\DoxyCodeLine{3256   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}, ClockSource);}
\DoxyCodeLine{3257 \}}
\DoxyCodeLine{3258 }
\DoxyCodeLine{3271 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetEncoderMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t EncoderMode)}
\DoxyCodeLine{3272 \{}
\DoxyCodeLine{3273   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}, EncoderMode);}
\DoxyCodeLine{3274 \}}
\DoxyCodeLine{3275 }
\DoxyCodeLine{3300 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetTriggerOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TimerSynchronization)}
\DoxyCodeLine{3301 \{}
\DoxyCodeLine{3302   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\_CR2\_MMS}}, TimerSynchronization);}
\DoxyCodeLine{3303 \}}
\DoxyCodeLine{3304 }
\DoxyCodeLine{3330 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetTriggerOutput2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ADCSynchronization)}
\DoxyCodeLine{3331 \{}
\DoxyCodeLine{3332   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{TIM\_CR2\_MMS2}}, ADCSynchronization);}
\DoxyCodeLine{3333 \}}
\DoxyCodeLine{3334 }
\DoxyCodeLine{3349 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t SlaveMode)}
\DoxyCodeLine{3350 \{}
\DoxyCodeLine{3351   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}, SlaveMode);}
\DoxyCodeLine{3352 \}}
\DoxyCodeLine{3353 }
\DoxyCodeLine{3371 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetTriggerInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TriggerInput)}
\DoxyCodeLine{3372 \{}
\DoxyCodeLine{3373   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}}, TriggerInput);}
\DoxyCodeLine{3374 \}}
\DoxyCodeLine{3375 }
\DoxyCodeLine{3384 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3385 \{}
\DoxyCodeLine{3386   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{3387 \}}
\DoxyCodeLine{3388 }
\DoxyCodeLine{3397 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3398 \{}
\DoxyCodeLine{3399   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{3400 \}}
\DoxyCodeLine{3401 }
\DoxyCodeLine{3410 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledMasterSlaveMode(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3411 \{}
\DoxyCodeLine{3412   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}})) ? 1UL : 0UL);}
\DoxyCodeLine{3413 \}}
\DoxyCodeLine{3414 }
\DoxyCodeLine{3450 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ConfigETR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ETRPolarity, uint32\_t ETRPrescaler,}
\DoxyCodeLine{3451                                       uint32\_t ETRFilter)}
\DoxyCodeLine{3452 \{}
\DoxyCodeLine{3453   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}}, ETRPolarity | ETRPrescaler | ETRFilter);}
\DoxyCodeLine{3454 \}}
\DoxyCodeLine{3455 }
\DoxyCodeLine{3468 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetETRSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ETRSource)}
\DoxyCodeLine{3469 \{}
\DoxyCodeLine{3470   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a638b9b28f19613b805b9fc77a4155bb4}{OR2}}, TIMx\_OR2\_ETRSEL, ETRSource);}
\DoxyCodeLine{3471 \}}
\DoxyCodeLine{3472 }
\DoxyCodeLine{3488 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3489 \{}
\DoxyCodeLine{3490   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{3491 \}}
\DoxyCodeLine{3492 }
\DoxyCodeLine{3501 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3502 \{}
\DoxyCodeLine{3503   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{3504 \}}
\DoxyCodeLine{3505 }
\DoxyCodeLine{3535 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ConfigBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakPolarity,}
\DoxyCodeLine{3536                                       uint32\_t BreakFilter)}
\DoxyCodeLine{3537 \{}
\DoxyCodeLine{3538   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\_BDTR\_BKF}}, BreakPolarity | BreakFilter);}
\DoxyCodeLine{3539 \}}
\DoxyCodeLine{3540 }
\DoxyCodeLine{3549 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3550 \{}
\DoxyCodeLine{3551   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{3552 \}}
\DoxyCodeLine{3553 }
\DoxyCodeLine{3562 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3563 \{}
\DoxyCodeLine{3564   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{3565 \}}
\DoxyCodeLine{3566 }
\DoxyCodeLine{3596 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ConfigBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Break2Polarity, uint32\_t Break2Filter)}
\DoxyCodeLine{3597 \{}
\DoxyCodeLine{3598   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\_BDTR\_BK2P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\_BDTR\_BK2F}}, Break2Polarity | Break2Filter);}
\DoxyCodeLine{3599 \}}
\DoxyCodeLine{3600 }
\DoxyCodeLine{3616 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetOffStates(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t OffStateIdle, uint32\_t OffStateRun)}
\DoxyCodeLine{3617 \{}
\DoxyCodeLine{3618   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}}, OffStateIdle | OffStateRun);}
\DoxyCodeLine{3619 \}}
\DoxyCodeLine{3620 }
\DoxyCodeLine{3629 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3630 \{}
\DoxyCodeLine{3631   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{3632 \}}
\DoxyCodeLine{3633 }
\DoxyCodeLine{3642 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3643 \{}
\DoxyCodeLine{3644   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{3645 \}}
\DoxyCodeLine{3646 }
\DoxyCodeLine{3655 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledAutomaticOutput(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3656 \{}
\DoxyCodeLine{3657   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}})) ? 1UL : 0UL);}
\DoxyCodeLine{3658 \}}
\DoxyCodeLine{3659 }
\DoxyCodeLine{3670 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3671 \{}
\DoxyCodeLine{3672   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{3673 \}}
\DoxyCodeLine{3674 }
\DoxyCodeLine{3685 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3686 \{}
\DoxyCodeLine{3687   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{3688 \}}
\DoxyCodeLine{3689 }
\DoxyCodeLine{3698 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledAllOutputs(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3699 \{}
\DoxyCodeLine{3700   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})) ? 1UL : 0UL);}
\DoxyCodeLine{3701 \}}
\DoxyCodeLine{3702 }
\DoxyCodeLine{3726 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableBreakInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakInput, uint32\_t Source)}
\DoxyCodeLine{3727 \{}
\DoxyCodeLine{3728   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a638b9b28f19613b805b9fc77a4155bb4}{OR2}}) + BreakInput));}
\DoxyCodeLine{3729   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg, Source);}
\DoxyCodeLine{3730 \}}
\DoxyCodeLine{3731 }
\DoxyCodeLine{3755 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableBreakInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakInput, uint32\_t Source)}
\DoxyCodeLine{3756 \{}
\DoxyCodeLine{3757   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a638b9b28f19613b805b9fc77a4155bb4}{OR2}}) + BreakInput));}
\DoxyCodeLine{3758   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg, Source);}
\DoxyCodeLine{3759 \}}
\DoxyCodeLine{3760 }
\DoxyCodeLine{3784 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetBreakInputSourcePolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakInput, uint32\_t Source,}
\DoxyCodeLine{3785                                                         uint32\_t Polarity)}
\DoxyCodeLine{3786 \{}
\DoxyCodeLine{3787   \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a638b9b28f19613b805b9fc77a4155bb4}{OR2}}) + BreakInput));}
\DoxyCodeLine{3788   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg, (TIMx\_OR2\_BKINP << TIM\_POSITION\_BRK\_SOURCE), (Polarity << TIM\_POSITION\_BRK\_SOURCE));}
\DoxyCodeLine{3789 \}}
\DoxyCodeLine{3850 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ConfigDMABurst(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DMABurstBaseAddress, uint32\_t DMABurstLength)}
\DoxyCodeLine{3851 \{}
\DoxyCodeLine{3852   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\_DCR\_DBL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\_DCR\_DBA}}), (DMABurstBaseAddress | DMABurstLength));}
\DoxyCodeLine{3853 \}}
\DoxyCodeLine{3854 }
\DoxyCodeLine{4042 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Remap)}
\DoxyCodeLine{4043 \{}
\DoxyCodeLine{4044   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9b85c0208edae4594cbdfcf215573182}{OR1}}, (Remap >> TIMx\_OR1\_RMP\_SHIFT), (Remap \& TIMx\_OR1\_RMP\_MASK));}
\DoxyCodeLine{4045 \}}
\DoxyCodeLine{4046 }
\DoxyCodeLine{4065 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_SetOCRefClearInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t OCRefClearInputSource)}
\DoxyCodeLine{4066 \{}
\DoxyCodeLine{4067   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\_SMCR\_OCCS}}, OCRefClearInputSource);}
\DoxyCodeLine{4068 \}}
\DoxyCodeLine{4082 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4083 \{}
\DoxyCodeLine{4084   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}));}
\DoxyCodeLine{4085 \}}
\DoxyCodeLine{4086 }
\DoxyCodeLine{4093 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_UPDATE(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4094 \{}
\DoxyCodeLine{4095   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4096 \}}
\DoxyCodeLine{4097 }
\DoxyCodeLine{4104 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4105 \{}
\DoxyCodeLine{4106   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}));}
\DoxyCodeLine{4107 \}}
\DoxyCodeLine{4108 }
\DoxyCodeLine{4115 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC1(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4116 \{}
\DoxyCodeLine{4117   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4118 \}}
\DoxyCodeLine{4119 }
\DoxyCodeLine{4126 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4127 \{}
\DoxyCodeLine{4128   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}));}
\DoxyCodeLine{4129 \}}
\DoxyCodeLine{4130 }
\DoxyCodeLine{4137 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC2(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4138 \{}
\DoxyCodeLine{4139   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4140 \}}
\DoxyCodeLine{4141 }
\DoxyCodeLine{4148 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4149 \{}
\DoxyCodeLine{4150   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}));}
\DoxyCodeLine{4151 \}}
\DoxyCodeLine{4152 }
\DoxyCodeLine{4159 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC3(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4160 \{}
\DoxyCodeLine{4161   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4162 \}}
\DoxyCodeLine{4163 }
\DoxyCodeLine{4170 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4171 \{}
\DoxyCodeLine{4172   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}));}
\DoxyCodeLine{4173 \}}
\DoxyCodeLine{4174 }
\DoxyCodeLine{4181 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC4(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4182 \{}
\DoxyCodeLine{4183   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4184 \}}
\DoxyCodeLine{4185 }
\DoxyCodeLine{4192 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4193 \{}
\DoxyCodeLine{4194   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}));}
\DoxyCodeLine{4195 \}}
\DoxyCodeLine{4196 }
\DoxyCodeLine{4203 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC5(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4204 \{}
\DoxyCodeLine{4205   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4206 \}}
\DoxyCodeLine{4207 }
\DoxyCodeLine{4214 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4215 \{}
\DoxyCodeLine{4216   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}));}
\DoxyCodeLine{4217 \}}
\DoxyCodeLine{4218 }
\DoxyCodeLine{4225 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC6(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4226 \{}
\DoxyCodeLine{4227   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4228 \}}
\DoxyCodeLine{4229 }
\DoxyCodeLine{4236 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4237 \{}
\DoxyCodeLine{4238   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}));}
\DoxyCodeLine{4239 \}}
\DoxyCodeLine{4240 }
\DoxyCodeLine{4247 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_COM(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4248 \{}
\DoxyCodeLine{4249   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4250 \}}
\DoxyCodeLine{4251 }
\DoxyCodeLine{4258 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4259 \{}
\DoxyCodeLine{4260   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}));}
\DoxyCodeLine{4261 \}}
\DoxyCodeLine{4262 }
\DoxyCodeLine{4269 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_TRIG(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4270 \{}
\DoxyCodeLine{4271   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4272 \}}
\DoxyCodeLine{4273 }
\DoxyCodeLine{4280 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4281 \{}
\DoxyCodeLine{4282   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}));}
\DoxyCodeLine{4283 \}}
\DoxyCodeLine{4284 }
\DoxyCodeLine{4291 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_BRK(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4292 \{}
\DoxyCodeLine{4293   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4294 \}}
\DoxyCodeLine{4295 }
\DoxyCodeLine{4302 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4303 \{}
\DoxyCodeLine{4304   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}));}
\DoxyCodeLine{4305 \}}
\DoxyCodeLine{4306 }
\DoxyCodeLine{4313 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_BRK2(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4314 \{}
\DoxyCodeLine{4315   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4316 \}}
\DoxyCodeLine{4317 }
\DoxyCodeLine{4324 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC1OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4325 \{}
\DoxyCodeLine{4326   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}));}
\DoxyCodeLine{4327 \}}
\DoxyCodeLine{4328 }
\DoxyCodeLine{4336 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC1OVR(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4337 \{}
\DoxyCodeLine{4338   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4339 \}}
\DoxyCodeLine{4340 }
\DoxyCodeLine{4347 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC2OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4348 \{}
\DoxyCodeLine{4349   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}));}
\DoxyCodeLine{4350 \}}
\DoxyCodeLine{4351 }
\DoxyCodeLine{4359 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC2OVR(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4360 \{}
\DoxyCodeLine{4361   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4362 \}}
\DoxyCodeLine{4363 }
\DoxyCodeLine{4370 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC3OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4371 \{}
\DoxyCodeLine{4372   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}));}
\DoxyCodeLine{4373 \}}
\DoxyCodeLine{4374 }
\DoxyCodeLine{4382 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC3OVR(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4383 \{}
\DoxyCodeLine{4384   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4385 \}}
\DoxyCodeLine{4386 }
\DoxyCodeLine{4393 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC4OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4394 \{}
\DoxyCodeLine{4395   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}));}
\DoxyCodeLine{4396 \}}
\DoxyCodeLine{4397 }
\DoxyCodeLine{4405 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_CC4OVR(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4406 \{}
\DoxyCodeLine{4407   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4408 \}}
\DoxyCodeLine{4409 }
\DoxyCodeLine{4416 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_SYSBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4417 \{}
\DoxyCodeLine{4418   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}));}
\DoxyCodeLine{4419 \}}
\DoxyCodeLine{4420 }
\DoxyCodeLine{4427 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsActiveFlag\_SYSBRK(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4428 \{}
\DoxyCodeLine{4429   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{4430 \}}
\DoxyCodeLine{4431 }
\DoxyCodeLine{4445 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4446 \{}
\DoxyCodeLine{4447   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{4448 \}}
\DoxyCodeLine{4449 }
\DoxyCodeLine{4456 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4457 \{}
\DoxyCodeLine{4458   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{4459 \}}
\DoxyCodeLine{4460 }
\DoxyCodeLine{4467 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledIT\_UPDATE(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4468 \{}
\DoxyCodeLine{4469   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4470 \}}
\DoxyCodeLine{4471 }
\DoxyCodeLine{4478 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4479 \{}
\DoxyCodeLine{4480   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{4481 \}}
\DoxyCodeLine{4482 }
\DoxyCodeLine{4489 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4490 \{}
\DoxyCodeLine{4491   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{4492 \}}
\DoxyCodeLine{4493 }
\DoxyCodeLine{4500 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledIT\_CC1(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4501 \{}
\DoxyCodeLine{4502   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4503 \}}
\DoxyCodeLine{4504 }
\DoxyCodeLine{4511 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4512 \{}
\DoxyCodeLine{4513   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{4514 \}}
\DoxyCodeLine{4515 }
\DoxyCodeLine{4522 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4523 \{}
\DoxyCodeLine{4524   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{4525 \}}
\DoxyCodeLine{4526 }
\DoxyCodeLine{4533 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledIT\_CC2(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4534 \{}
\DoxyCodeLine{4535   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4536 \}}
\DoxyCodeLine{4537 }
\DoxyCodeLine{4544 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4545 \{}
\DoxyCodeLine{4546   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{4547 \}}
\DoxyCodeLine{4548 }
\DoxyCodeLine{4555 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4556 \{}
\DoxyCodeLine{4557   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{4558 \}}
\DoxyCodeLine{4559 }
\DoxyCodeLine{4566 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledIT\_CC3(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4567 \{}
\DoxyCodeLine{4568   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4569 \}}
\DoxyCodeLine{4570 }
\DoxyCodeLine{4577 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4578 \{}
\DoxyCodeLine{4579   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{4580 \}}
\DoxyCodeLine{4581 }
\DoxyCodeLine{4588 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4589 \{}
\DoxyCodeLine{4590   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{4591 \}}
\DoxyCodeLine{4592 }
\DoxyCodeLine{4599 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledIT\_CC4(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4600 \{}
\DoxyCodeLine{4601   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4602 \}}
\DoxyCodeLine{4603 }
\DoxyCodeLine{4610 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4611 \{}
\DoxyCodeLine{4612   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{4613 \}}
\DoxyCodeLine{4614 }
\DoxyCodeLine{4621 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4622 \{}
\DoxyCodeLine{4623   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{4624 \}}
\DoxyCodeLine{4625 }
\DoxyCodeLine{4632 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledIT\_COM(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4633 \{}
\DoxyCodeLine{4634   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4635 \}}
\DoxyCodeLine{4636 }
\DoxyCodeLine{4643 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4644 \{}
\DoxyCodeLine{4645   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{4646 \}}
\DoxyCodeLine{4647 }
\DoxyCodeLine{4654 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4655 \{}
\DoxyCodeLine{4656   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{4657 \}}
\DoxyCodeLine{4658 }
\DoxyCodeLine{4665 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledIT\_TRIG(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4666 \{}
\DoxyCodeLine{4667   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4668 \}}
\DoxyCodeLine{4669 }
\DoxyCodeLine{4676 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4677 \{}
\DoxyCodeLine{4678   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{4679 \}}
\DoxyCodeLine{4680 }
\DoxyCodeLine{4687 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4688 \{}
\DoxyCodeLine{4689   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{4690 \}}
\DoxyCodeLine{4691 }
\DoxyCodeLine{4698 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledIT\_BRK(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4699 \{}
\DoxyCodeLine{4700   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4701 \}}
\DoxyCodeLine{4702 }
\DoxyCodeLine{4716 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4717 \{}
\DoxyCodeLine{4718   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{4719 \}}
\DoxyCodeLine{4720 }
\DoxyCodeLine{4727 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4728 \{}
\DoxyCodeLine{4729   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{4730 \}}
\DoxyCodeLine{4731 }
\DoxyCodeLine{4738 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledDMAReq\_UPDATE(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4739 \{}
\DoxyCodeLine{4740   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4741 \}}
\DoxyCodeLine{4742 }
\DoxyCodeLine{4749 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4750 \{}
\DoxyCodeLine{4751   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{4752 \}}
\DoxyCodeLine{4753 }
\DoxyCodeLine{4760 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4761 \{}
\DoxyCodeLine{4762   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{4763 \}}
\DoxyCodeLine{4764 }
\DoxyCodeLine{4771 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC1(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4772 \{}
\DoxyCodeLine{4773   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4774 \}}
\DoxyCodeLine{4775 }
\DoxyCodeLine{4782 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4783 \{}
\DoxyCodeLine{4784   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{4785 \}}
\DoxyCodeLine{4786 }
\DoxyCodeLine{4793 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4794 \{}
\DoxyCodeLine{4795   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{4796 \}}
\DoxyCodeLine{4797 }
\DoxyCodeLine{4804 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC2(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4805 \{}
\DoxyCodeLine{4806   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4807 \}}
\DoxyCodeLine{4808 }
\DoxyCodeLine{4815 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4816 \{}
\DoxyCodeLine{4817   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{4818 \}}
\DoxyCodeLine{4819 }
\DoxyCodeLine{4826 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4827 \{}
\DoxyCodeLine{4828   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{4829 \}}
\DoxyCodeLine{4830 }
\DoxyCodeLine{4837 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC3(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4838 \{}
\DoxyCodeLine{4839   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4840 \}}
\DoxyCodeLine{4841 }
\DoxyCodeLine{4848 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4849 \{}
\DoxyCodeLine{4850   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{4851 \}}
\DoxyCodeLine{4852 }
\DoxyCodeLine{4859 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4860 \{}
\DoxyCodeLine{4861   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{4862 \}}
\DoxyCodeLine{4863 }
\DoxyCodeLine{4870 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC4(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4871 \{}
\DoxyCodeLine{4872   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4873 \}}
\DoxyCodeLine{4874 }
\DoxyCodeLine{4881 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4882 \{}
\DoxyCodeLine{4883   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{4884 \}}
\DoxyCodeLine{4885 }
\DoxyCodeLine{4892 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4893 \{}
\DoxyCodeLine{4894   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{4895 \}}
\DoxyCodeLine{4896 }
\DoxyCodeLine{4903 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledDMAReq\_COM(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4904 \{}
\DoxyCodeLine{4905   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4906 \}}
\DoxyCodeLine{4907 }
\DoxyCodeLine{4914 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4915 \{}
\DoxyCodeLine{4916   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{4917 \}}
\DoxyCodeLine{4918 }
\DoxyCodeLine{4925 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4926 \{}
\DoxyCodeLine{4927   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{4928 \}}
\DoxyCodeLine{4929 }
\DoxyCodeLine{4936 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_TIM\_IsEnabledDMAReq\_TRIG(\textcolor{keyword}{const} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4937 \{}
\DoxyCodeLine{4938   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4939 \}}
\DoxyCodeLine{4940 }
\DoxyCodeLine{4954 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4955 \{}
\DoxyCodeLine{4956   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\_EGR\_UG}});}
\DoxyCodeLine{4957 \}}
\DoxyCodeLine{4958 }
\DoxyCodeLine{4965 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4966 \{}
\DoxyCodeLine{4967   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\_EGR\_CC1G}});}
\DoxyCodeLine{4968 \}}
\DoxyCodeLine{4969 }
\DoxyCodeLine{4976 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4977 \{}
\DoxyCodeLine{4978   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\_EGR\_CC2G}});}
\DoxyCodeLine{4979 \}}
\DoxyCodeLine{4980 }
\DoxyCodeLine{4987 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4988 \{}
\DoxyCodeLine{4989   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\_EGR\_CC3G}});}
\DoxyCodeLine{4990 \}}
\DoxyCodeLine{4991 }
\DoxyCodeLine{4998 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4999 \{}
\DoxyCodeLine{5000   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\_EGR\_CC4G}});}
\DoxyCodeLine{5001 \}}
\DoxyCodeLine{5002 }
\DoxyCodeLine{5009 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5010 \{}
\DoxyCodeLine{5011   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\_EGR\_COMG}});}
\DoxyCodeLine{5012 \}}
\DoxyCodeLine{5013 }
\DoxyCodeLine{5020 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5021 \{}
\DoxyCodeLine{5022   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\_EGR\_TG}});}
\DoxyCodeLine{5023 \}}
\DoxyCodeLine{5024 }
\DoxyCodeLine{5031 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5032 \{}
\DoxyCodeLine{5033   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\_EGR\_BG}});}
\DoxyCodeLine{5034 \}}
\DoxyCodeLine{5035 }
\DoxyCodeLine{5042 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5043 \{}
\DoxyCodeLine{5044   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\_EGR\_B2G}});}
\DoxyCodeLine{5045 \}}
\DoxyCodeLine{5046 }
\DoxyCodeLine{5051 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{5056 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_TIM\_DeInit(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx);}
\DoxyCodeLine{5057 \textcolor{keywordtype}{void} LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef *TIM\_InitStruct);}
\DoxyCodeLine{5058 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_TIM\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \textcolor{keyword}{const} LL\_TIM\_InitTypeDef *TIM\_InitStruct);}
\DoxyCodeLine{5059 \textcolor{keywordtype}{void} LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef *TIM\_OC\_InitStruct);}
\DoxyCodeLine{5060 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, \textcolor{keyword}{const} LL\_TIM\_OC\_InitTypeDef *TIM\_OC\_InitStruct);}
\DoxyCodeLine{5061 \textcolor{keywordtype}{void} LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef *TIM\_ICInitStruct);}
\DoxyCodeLine{5062 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, \textcolor{keyword}{const} LL\_TIM\_IC\_InitTypeDef *TIM\_IC\_InitStruct);}
\DoxyCodeLine{5063 \textcolor{keywordtype}{void} LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef *TIM\_EncoderInitStruct);}
\DoxyCodeLine{5064 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_TIM\_ENCODER\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \textcolor{keyword}{const} LL\_TIM\_ENCODER\_InitTypeDef *TIM\_EncoderInitStruct);}
\DoxyCodeLine{5065 \textcolor{keywordtype}{void} LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{5066 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_TIM\_HALLSENSOR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \textcolor{keyword}{const} LL\_TIM\_HALLSENSOR\_InitTypeDef *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{5067 \textcolor{keywordtype}{void} LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef *TIM\_BDTRInitStruct);}
\DoxyCodeLine{5068 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_TIM\_BDTR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, \textcolor{keyword}{const} LL\_TIM\_BDTR\_InitTypeDef *TIM\_BDTRInitStruct);}
\DoxyCodeLine{5072 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5073 }
\DoxyCodeLine{5082 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM1 || TIM8 || TIM2 || TIM3 ||  TIM4 || TIM5 || TIM15 || TIM16 || TIM17 || TIM6 || TIM7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5083 }
\DoxyCodeLine{5088 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{5089 \}}
\DoxyCodeLine{5090 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5091 }
\DoxyCodeLine{5092 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32L4xx\_LL\_TIM\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
