===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 4.2369 seconds

   ---User Time---   ---Wall Time---  --- Name ---
   4.3278 ( 73.1%)     3.1708 ( 74.8%)  'firrtl.circuit' Pipeline
   1.9470 ( 32.9%)     1.9470 ( 46.0%)    LowerFIRRTLTypes
   2.3808 ( 40.2%)     1.2238 ( 28.9%)    'firrtl.module' Pipeline
   1.0273 ( 17.4%)     0.5314 ( 12.5%)      CSE
   0.0032 (  0.1%)     0.0017 (  0.0%)        (A) DominanceInfo
   1.3535 ( 22.9%)     0.6924 ( 16.3%)      SimpleCanonicalizer
   0.2813 (  4.8%)     0.2813 (  6.6%)  LowerFIRRTLToRTL
   0.0993 (  1.7%)     0.0993 (  2.3%)  RTLMemSimImpl
   1.0154 ( 17.2%)     0.5224 ( 12.3%)  'rtl.module' Pipeline
   0.0809 (  1.4%)     0.0489 (  1.2%)    RTLCleanup
   0.2298 (  3.9%)     0.1210 (  2.9%)    CSE
   0.0085 (  0.1%)     0.0053 (  0.1%)      (A) DominanceInfo
   0.7047 ( 11.9%)     0.3525 (  8.3%)    SimpleCanonicalizer
   0.1210 (  2.0%)     0.1210 (  2.9%)  RTLLegalizeNames
   0.0723 (  1.2%)     0.0420 (  1.0%)  'rtl.module' Pipeline
   0.0723 (  1.2%)     0.0420 (  1.0%)    PrettifyVerilog
   5.9172 (100.0%)     4.2369 (100.0%)  Total

{
  totalTime: 7.891,
  maxMemory: 94064640
}
