// Seed: 1348083290
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10 = id_7;
  assign id_3 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_6;
  wand id_7 = id_7 + id_1;
  reg  id_8;
  assign id_8 = 1'd0;
  tri0  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  final $display(1 ? 1'b0 : id_7);
  wire id_24;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_14,
      id_14,
      id_17,
      id_17,
      id_19,
      id_24
  );
  assign id_10 = 1;
  final begin : LABEL_0
    cover (id_8);
  end
  wire id_25;
  wire id_26, module_1;
endmodule
