### **RISC-V Reference SoC Tapeout Programs VSD**

-----

\<div align="center"\>
\<img src="[https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge\&logo=riscv](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)" alt="RISC-V"\>
\<img src="[https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)" alt="VSD"\>
\<img src="[https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)" alt="Participants"\>
\<img src="[https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge\&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)" alt="Made in India"\>
\</div\>

-----

Welcome to my **SoC Tapeout Program VSD** progress repository. This project chronicles my journey through the program, with detailed, week-by-week updates.

In this program, I am learning to design a **System-on-Chip (SoC)**, from initial **RTL** (Register-Transfer Level) to the final **GDSII** (Graphic Data System II) file, using open-source tools. This initiative is a part of India's largest collaborative **RISC-V** tapeout effort, which is empowering over 3500 participants to contribute to building silicon and advancing the nation's semiconductor ecosystem.

-----

### **Week 0: Setup and Tooling**

| Task | Description | Status |
| :--- | :--- | :--- |
| **[Task 0](https://www.google.com/search?q=Week0/Task0/README.md)** | **Tool Installation**—**Icarus Verilog**, **Yosys**, and **GTKWave** were successfully installed. | ✅ Done |

#### **Key Learnings from Week 0**

  * Successfully installed and verified essential **open-source EDA tools**.
  * Gained familiarity with the **fundamental environment setup** required for RTL design and synthesis.
  * Prepared the system for upcoming experiments involving the **RTL-to-GDSII** workflow.

-----

### **Acknowledgments**

I am grateful to **Kunal Ghosh** and the **VLSI System Design (VSD)** team for the chance to be a part of the ongoing **RISC-V SoC Tapeout Program**.

I also extend my gratitude to **RISC-V International**, the **India Semiconductor Mission (ISM)**, the **VLSI Society of India (VSI)**, and **Efabless** for their support in making this initiative a reality.

-----

### **Weekly Progress Tracker**

| [Week 0: Tools Setup](https://www.google.com/search?q=Week0) | Week 1: Coming Soon | Week 2: Upcoming |
| :--- | :--- | :--- |
| \<img src="[https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square](https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square)" alt="Week 0"\> | \<img src="[https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square](https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square)" alt="Week 1"\> | \<img src="[https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)" alt="Week 2"\> |

-----

### **Program Links**

  * **[VSD Official Website](https://vsdiat.vlsisystemdesign.com/)**
  * **[RISC-V International](https://riscv.org/)**
  * **[Efabless Platform](https://efabless.com/)**

-----
