#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022f131cb930 .scope module, "dual_port_ram_tb" "dual_port_ram_tb" 2 4;
 .timescale -9 -9;
v0000022f13212f10_0 .var "adr1", 5 0;
v0000022f13212fb0_0 .var "adr2", 5 0;
v0000022f13213050_0 .var "clk", 0 0;
v0000022f13213e60_0 .var "data1", 7 0;
v0000022f13213d20_0 .var "data2", 7 0;
v0000022f13213500_0 .var "en1", 0 0;
v0000022f13213be0_0 .var "en2", 0 0;
v0000022f13213960_0 .net "out1", 7 0, v0000022f131c6480_0;  1 drivers
v0000022f13213820_0 .net "out2", 7 0, v0000022f13212dd0_0;  1 drivers
S_0000022f131cbc50 .scope module, "dpr" "dual_port_ram" 2 11, 3 1 0, S_0000022f131cb930;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /INPUT 6 "adr1";
    .port_info 3 /INPUT 6 "adr2";
    .port_info 4 /INPUT 1 "en1";
    .port_info 5 /INPUT 1 "en2";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 8 "out1";
    .port_info 8 /OUTPUT 8 "out2";
v0000022f131c6af0_0 .net "adr1", 5 0, v0000022f13212f10_0;  1 drivers
v0000022f131c60c0_0 .net "adr2", 5 0, v0000022f13212fb0_0;  1 drivers
v0000022f131c6160_0 .net "clk", 0 0, v0000022f13213050_0;  1 drivers
v0000022f131c6200_0 .net "data1", 7 0, v0000022f13213e60_0;  1 drivers
v0000022f131c62a0_0 .net "data2", 7 0, v0000022f13213d20_0;  1 drivers
v0000022f131c6340_0 .net "en1", 0 0, v0000022f13213500_0;  1 drivers
v0000022f131c63e0_0 .net "en2", 0 0, v0000022f13213be0_0;  1 drivers
v0000022f131c6480_0 .var "out1", 7 0;
v0000022f13212dd0_0 .var "out2", 7 0;
v0000022f13212e70 .array "ram", 0 63, 7 0;
E_0000022f1320af00 .event posedge, v0000022f131c6160_0;
    .scope S_0000022f131cbc50;
T_0 ;
    %wait E_0000022f1320af00;
    %load/vec4 v0000022f131c6340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000022f131c6200_0;
    %load/vec4 v0000022f131c6af0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f13212e70, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022f131c6af0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000022f13212e70, 4;
    %assign/vec4 v0000022f131c6480_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022f131cbc50;
T_1 ;
    %wait E_0000022f1320af00;
    %load/vec4 v0000022f131c63e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000022f131c62a0_0;
    %load/vec4 v0000022f131c60c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f13212e70, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022f131c60c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000022f13212e70, 4;
    %assign/vec4 v0000022f13212dd0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022f131cb930;
T_2 ;
    %vpi_call 2 21 "$dumpfile", "data_dpr.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000022f131cb930 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f13213050_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000022f13213050_0;
    %inv;
    %store/vec4 v0000022f13213050_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000022f131cb930;
T_3 ;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000022f13213e60_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000022f13212f10_0, 0, 6;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0000022f13213d20_0, 0, 8;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000022f13212fb0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f13213500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f13213be0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v0000022f13213e60_0, 0, 8;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000022f13212f10_0, 0, 6;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0000022f13213d20_0, 0, 8;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000022f13212fb0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f13213500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f13213be0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000022f13212f10_0, 0, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000022f13212fb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f13213500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f13213be0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000022f13212f10_0, 0, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000022f13212fb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f13213500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f13213be0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 64 "$display", "test complete" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dual_port_ram_tb.v";
    "./dual_port_ram.v";
