
---------- Begin Simulation Statistics ----------
final_tick                                 6060065000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135171                       # Simulator instruction rate (inst/s)
host_mem_usage                                8609200                       # Number of bytes of host memory used
host_op_rate                                   236790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.38                       # Real time elapsed on the host
host_tick_rate                               61088979                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000002                       # Number of instructions simulated
sim_ops                                      19269684                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004971                       # Number of seconds simulated
sim_ticks                                  4971340000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1213                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13350814                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11337305                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17415167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.994268                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.994268                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads             42643                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            50067                       # number of floating regfile writes
system.switch_cpus.idleCycles                   63007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       483409                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2198680                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.432020                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4683521                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1415380                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1179976                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3664438                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        69272                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1872234                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     28778413                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3268141                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1065332                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24180801                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          1536                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         427262                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1539                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         2456                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       230185                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       253224                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26292434                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23679709                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.649525                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17077598                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.381622                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23870457                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36692340                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20439927                       # number of integer regfile writes
system.switch_cpus.ipc                       1.005765                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.005765                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        50712      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      19896059     78.81%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       302686      1.20%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2429      0.01%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          614      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          136      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         2798      0.01%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3454001     13.68%     93.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1448285      5.74%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        51826      0.21%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        36594      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       25246140                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          100829                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       193706                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        84452                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       115868                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              503533                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019945                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          434504     86.29%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          40852      8.11%     94.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19738      3.92%     98.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         5490      1.09%     99.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2949      0.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25598132                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     60839209                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23595257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     40028003                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           28778413                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          25246140                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     11363163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       157436                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     14555911                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      9879673                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.555362                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.591058                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3808026     38.54%     38.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       847650      8.58%     47.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       745146      7.54%     54.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       821190      8.31%     62.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       884178      8.95%     71.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       879623      8.90%     80.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       946884      9.58%     90.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       747311      7.56%     97.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       199665      2.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      9879673                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.539169                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       148438                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        82490                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3664438                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1872234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9610589                       # number of misc regfile reads
system.switch_cpus.numCycles                  9942680                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    1436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10267                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4187574                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4187574                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4187574                       # number of overall hits
system.cpu.dcache.overall_hits::total         4187574                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data          136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data          136                       # number of overall misses
system.cpu.dcache.overall_misses::total           136                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      7057000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7057000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      7057000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7057000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4187710                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4187710                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4187710                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4187710                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51889.705882                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51889.705882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51889.705882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51889.705882                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.dcache.writebacks::total               109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           17                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          119                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          119                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      6221000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6221000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      6221000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6221000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 52277.310924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52277.310924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52277.310924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52277.310924                       # average overall mshr miss latency
system.cpu.dcache.replacements                    119                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3125847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3125847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           51                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      1487500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1487500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3125898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3125898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29166.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29166.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       736500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       736500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21661.764706                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21661.764706                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1061727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1061727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           85                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5569500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5569500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 65523.529412                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65523.529412                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           85                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           85                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 64523.529412                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64523.529412                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4401752                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1143                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3851.051619                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   940.708673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    83.291327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.918661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.081339                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1022                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8375539                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8375539                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2840107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2840107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2840107                       # number of overall hits
system.cpu.icache.overall_hits::total         2840107                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         5927                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5927                       # number of overall misses
system.cpu.icache.overall_misses::total          5927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    137063000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137063000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    137063000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137063000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2846034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2846034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2846034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2846034                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23125.189809                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23125.189809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23125.189809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23125.189809                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5005                       # number of writebacks
system.cpu.icache.writebacks::total              5005                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          903                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          903                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          903                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          903                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         5024                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5024                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         5024                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5024                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    112809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    112809000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112809000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001765                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001765                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001765                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001765                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22454.020701                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22454.020701                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22454.020701                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22454.020701                       # average overall mshr miss latency
system.cpu.icache.replacements                   5005                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2840107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2840107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5927                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    137063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2846034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2846034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23125.189809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23125.189809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          903                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          903                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         5024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    112809000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112809000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001765                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001765                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22454.020701                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22454.020701                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1021.522810                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3614702                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6029                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            599.552496                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   319.198530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   702.324280                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.311717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.685864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997581                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5697092                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5697092                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4971340000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst         4215                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data           42                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4257                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         4215                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data           42                       # number of overall hits
system.l2.overall_hits::total                    4257                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          809                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::total                    886                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          809                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           77                       # number of overall misses
system.l2.overall_misses::total                   886                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     60901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      5595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         66496000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     60901000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      5595000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        66496000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         5024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          119                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5143                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         5024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          119                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5143                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.161027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.647059                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172273                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.161027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.647059                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172273                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75279.357231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 72662.337662                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75051.918736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75279.357231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 72662.337662                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75051.918736                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  71                       # number of writebacks
system.l2.writebacks::total                        71                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     52811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      4825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     57636000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     52811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      4825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     57636000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.161027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.647059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.161027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.647059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172273                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 65279.357231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 62662.337662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65051.918736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 65279.357231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 62662.337662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65051.918736                       # average overall mshr miss latency
system.l2.replacements                            331                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          109                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              109                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5004                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5004                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5004                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5004                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           72                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  72                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      5217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.847059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.847059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72458.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72458.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             72                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      4497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.847059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.847059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62458.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62458.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         4215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     60901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         5024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.161027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75279.357231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75279.357231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     52811000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52811000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.161027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.161027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 65279.357231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65279.357231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                29                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       378000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       378000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            34                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.147059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.147059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        75600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        75600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       328000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       328000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.147059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.147059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        65600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        65600                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7321.513250                       # Cycle average of tags in use
system.l2.tags.total_refs                       24800                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7772                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.190942                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.699115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2365.398939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4237.418925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   625.401323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    60.594949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.288745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.517263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.076343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.007397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.893739                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7407                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.908325                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     83022                       # Number of tag accesses
system.l2.tags.data_accesses                    83022                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002140774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3113                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 45                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         71                       # Number of write requests accepted
system.mem_ctrls.readBursts                       886                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       71                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   71                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     260.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    182.864542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    264.745790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   56704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     11.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4955430000                       # Total gap between requests
system.mem_ctrls.avgGap                    5178087.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        51776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data         4928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 10414898.196462120861                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 991282.028587865527                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 617942.043795033125                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          809                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data           77                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           71                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     19533750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data      1663500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  17967308500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     24145.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     21603.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 253060683.10                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        51776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data         4928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         56704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        51776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        51776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         4544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         4544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          809                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            886                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           71                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            71                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     10414898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data       991282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         11406180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     10414898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     10414898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       914039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          914039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       914039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     10414898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data       991282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        12320219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  886                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  48                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 4584750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4430000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           21197250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5174.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23924.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 733                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 38                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.73                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          163                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   366.723926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   215.153297                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   362.322196                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           52     31.90%     31.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           34     20.86%     52.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           20     12.27%     65.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            9      5.52%     70.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            8      4.91%     75.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            5      3.07%     78.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            3      1.84%     80.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      1.84%     82.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           29     17.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          163                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 56704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               3072                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               11.406180                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.617942                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2534700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         46980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 392140320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    169083090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1766580960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2331217110                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.931336                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4591052500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    165880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    214407500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          330165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        3791340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 392140320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    167851320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1767245280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2332183185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.125665                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4593722500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    165880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    211737500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                814                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           71                       # Transaction distribution
system.membus.trans_dist::CleanEvict              256                       # Transaction distribution
system.membus.trans_dist::ReadExReq                72                       # Transaction distribution
system.membus.trans_dist::ReadExResp               72                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           814                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2099                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         2099                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2099                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        61248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        61248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   61248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 886                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1772500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4684750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3620326                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2929617                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       472757                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2703245                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2431785                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     89.957995                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           21956                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        24531                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        20559                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         3972                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          149                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     11363171                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       425420                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      8272435                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.105204                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.752107                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3737492     45.18%     45.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1386559     16.76%     61.94% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       319867      3.87%     65.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       854618     10.33%     76.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       466830      5.64%     81.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       204990      2.48%     84.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       146120      1.77%     86.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       191642      2.32%     88.34% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       964317     11.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      8272435                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       17415167                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3143599                       # Number of memory references committed
system.switch_cpus.commit.loads               2081995                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1739521                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating              73566                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            17366994                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         15487                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        36443      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14002554     80.40%     80.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       226662      1.30%     81.92% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2429      0.01%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd          614      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           68      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc         2798      0.02%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2048071     11.76%     93.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1025864      5.89%     99.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        33924      0.19%     99.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        35740      0.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     17415167                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       964317                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2829903                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1363783                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4832480                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        426242                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         427262                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2288591                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         53675                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       34886898                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        108617                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3268298                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1415602                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                    21                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                    12                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      3196642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               21749516                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3620326                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2474300                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6208432                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          949198                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           2846034                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        112128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      9879673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.778586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.508616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3908421     39.56%     39.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           211083      2.14%     41.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           206220      2.09%     43.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           573643      5.81%     49.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           603348      6.11%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           454762      4.60%     60.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           305112      3.09%     63.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           467806      4.74%     68.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          3149278     31.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      9879673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364120                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.187490                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2846034                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    42                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              142384                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1582437                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         3496                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         2456                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         810630                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   6060065000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         427262                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          3187811                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1183460                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4822777                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        258359                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       32788225                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6452                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          49049                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           1127                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         112533                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     44004162                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            83208825                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         51565903                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups             55554                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      23516782                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         20487196                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1012495                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 36086443                       # The number of ROB reads
system.switch_cpus.rob.writes                59169754                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           17415167                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              5058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          180                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5005                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               85                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              85                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5024                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           34                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15053                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          357                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 15410                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       641856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        14592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 656448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             331                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5474                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000913                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5469     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5474                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6060065000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           10247500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7536000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            178500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
