vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_vio_0_0_1/sim/design_1_vio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_ila_0_0_1/sim/design_1_ila_0_0.vhd" \
"../../../bd/design_1/ip/design_1_wave_gen_0_0/sim/design_1_wave_gen_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
