description = "APU GIC Interrupt Controller; GICv2"
[[bank]]
name = "ACPU_GIC"
address = "0xf9000000"
[[register]]
name = "GICD_CTLR"
type = "rw"
width = 32
description = "Distributor Control Register"
default = "0x00000000"
offset = "0x00010000"
[[register.field]]
name = "ENABLE_GRP0"
description = "Enables Group 0 interrupts in this GIC"
bits = "0"
type = "rw"
[[register.field]]
name = "ENABLE_GRP1"
description = "Enables Group 1 interrupts in this GIC"
bits = "1"
type = "rw"

[[register]]
name = "GICD_TYPER"
type = "ro"
width = 32
description = "Interrupt Controller Type Register"
default = "0x00000000"
offset = "0x00010004"
[[register.field]]
name = "ITLINE_NUMBER"
description = "32 * (N+1) maximum interrupt lines supported"
bits = "[4:0]"
type = "ro"
[[register.field]]
name = "CPU_NUMBER"
description = "N+1 cpus supported by this GIC"
bits = "[7:5]"
type = "ro"
[[register.field]]
name = "SECURITY_EXT"
description = "Are the Security extensions supported?"
bits = "10"
type = "ro"
[[register.field]]
name = "LSPI"
description = "If Security extension supported how many SPI are lockable?"
bits = "[15:11]"
type = "ro"

[[register]]
name = "GICD_IIDR"
type = "ro"
width = 32
description = "Distributor Implementer Identification Register"
default = "0x0200143B"
offset = "0x00010008"
[[register.field]]
name = "IMPLEMENTER"
description = "JEP106 code of HW maker, for ARM = 0x43B"
bits = "[11:0]"
type = "ro"
[[register.field]]
name = "REVISION"
description = "Implementation defined minor revision code"
bits = "[15:12]"
type = "ro"
[[register.field]]
name = "VARIANT"
description = "Implementation defined variant code"
bits = "[19:16]"
type = "ro"
[[register.field]]
name = "PRODUCT_ID"
description = "Implementation defined product ID"
bits = "[31:24]"
type = "ro"

[[register]]
name = "GICD_IGROUPR0"
type = "rw"
width = 32
description = "Interrupt Group Registers"
default = "0x00000000"
offset = "0x00010080"
[[register.field]]
name = "GROUP_STATUS"
description = "each bit is an interrupt 0 = interrupt is Group 0, 1 is Group 1"
bits = "[31:0]"
type = "rw"
[[register]]
name = "GICD_IGROUPR1"
type = "rw"
width = 32
description = "Interrupt Group Registers"
default = "0x00000000"
offset = "0x00010084"
[[register]]
name = "GICD_IGROUPR2"
type = "rw"
width = 32
description = "Interrupt Group Registers"
default = "0x00000000"
offset = "0x00010088"
[[register]]
name = "GICD_IGROUPR3"
type = "rw"
width = 32
description = "Interrupt Group Registers"
default = "0x00000000"
offset = "0x0001008C"
[[register]]
name = "GICD_IGROUPR4"
type = "rw"
width = 32
description = "Interrupt Group Registers"
default = "0x00000000"
offset = "0x00010090"
[[register]]
name = "GICD_IGROUPR5"
type = "rw"
width = 32
description = "Interrupt Group Registers"
default = "0x00000000"
offset = "0x00010094"

[[register]]
name = "GICD_ISENABLER0"
type = "rw"
width = 32
description = "Interrupt Set-Enable Registers"
default = "0x0000FFFF"
offset = "0x00010100"
[[register.field]]
name = "SET_ENABLE"
description = "each bit is an interrupt Write 1 = forward to CPU"
bits = "[31:0]"
type = "rw"
[[register]]
name = "GICD_ISENABLER1"
type = "rw"
width = 32
description = "Interrupt Set-Enable Registers"
default = "0x00000000"
offset = "0x00010104"
[[register]]
name = "GICD_ISENABLER2"
type = "rw"
width = 32
description = "Interrupt Set-Enable Registers"
default = "0x00000000"
offset = "0x00010108"
[[register]]
name = "GICD_ISENABLER3"
type = "rw"
width = 32
description = "Interrupt Set-Enable Registers"
default = "0x00000000"
offset = "0x0001010C"
[[register]]
name = "GICD_ISENABLER4"
type = "rw"
width = 32
description = "Interrupt Set-Enable Registers"
default = "0x00000000"
offset = "0x00010110"
[[register]]
name = "GICD_ISENABLER5"
type = "rw"
width = 32
description = "Interrupt Set-Enable Registers"
default = "0x00000000"
offset = "0x00010114"

[[register]]
name = "GICD_ICENABLER0"
type = "rw"
width = 32
description = "Interrupt Clear-Enable Registers"
default = "0x0000FFFF"
offset = "0x00010180"
[[register.field]]
name = "CLR_ENABLE"
description = "each bit is an interrupt 1 = does not forward"
bits = "[31:0]"
type = "rw"
[[register]]
name = "GICD_ICENABLER1"
type = "rw"
width = 32
description = "Interrupt Clear-Enable Registers"
default = "0x00000000"
offset = "0x00010184"
[[register]]
name = "GICD_ICENABLER2"
type = "rw"
width = 32
description = "Interrupt Clear-Enable Registers"
default = "0x00000000"
offset = "0x00010188"
[[register]]
name = "GICD_ICENABLER3"
type = "rw"
width = 32
description = "Interrupt Clear-Enable Registers"
default = "0x00000000"
offset = "0x0001018C"
[[register]]
name = "GICD_ICENABLER4"
type = "rw"
width = 32
description = "Interrupt Clear-Enable Registers"
default = "0x00000000"
offset = "0x00010190"
[[register]]
name = "GICD_ICENABLER5"
type = "rw"
width = 32
description = "Interrupt Clear-Enable Registers"
default = "0x00000000"
offset = "0x00010194"

[[register]]
name = "GICD_ISPENDR0"
type = "rw"
width = 32
description = "Interrupt Set-Pending Registers"
default = "0x00000000"
offset = "0x00010200"
[[register.field]]
name = "SET_PENDING"
description = "each bit is an interrupt, read is pending write 1 = making pending"
bits = "[31:0]"
type = "rw"
[[register]]
name = "GICD_ISPENDR1"
type = "rw"
width = 32
description = "Interrupt Set-Pending Registers"
default = "0x00000000"
offset = "0x00010204"
[[register]]
name = "GICD_ISPENDR2"
type = "rw"
width = 32
description = "Interrupt Set-Pending Registers"
default = "0x00000000"
offset = "0x00010208"
[[register]]
name = "GICD_ISPENDR3"
type = "rw"
width = 32
description = "Interrupt Set-Pending Registers"
default = "0x00000000"
offset = "0x0001020C"
[[register]]
name = "GICD_ISPENDR4"
type = "rw"
width = 32
description = "Interrupt Set-Pending Registers"
default = "0x00000000"
offset = "0x00010210"
[[register]]
name = "GICD_ISPENDR5"
type = "rw"
width = 32
description = "Interrupt Set-Pending Registers"
default = "0x00000000"
offset = "0x00010214"

[[register]]
name = "GICD_ICPENDR0"
type = "rw"
width = 32
description = "Interrupt Clear-Pending Registers"
default = "0x00000000"
offset = "0x00010280"
[[register.field]]
name = "CLR_PENDING"
description = "each bit is an interrupt, read is pending write 1 = clear pending"
bits = "[31:0]"
type = "rw"
[[register]]
name = "GICD_ICPENDR1"
type = "rw"
width = 32
description = "Interrupt Clear-Pending Registers"
default = "0x00000000"
offset = "0x00010284"
[[register]]
name = "GICD_ICPENDR2"
type = "rw"
width = 32
description = "Interrupt Clear-Pending Registers"
default = "0x00000000"
offset = "0x00010288"
[[register]]
name = "GICD_ICPENDR3"
type = "rw"
width = 32
description = "Interrupt Clear-Pending Registers"
default = "0x00000000"
offset = "0x0001028C"
[[register]]
name = "GICD_ICPENDR4"
type = "rw"
width = 32
description = "Interrupt Clear-Pending Registers"
default = "0x00000000"
offset = "0x00010290"
[[register]]
name = "GICD_ICPENDR5"
type = "rw"
width = 32
description = "Interrupt Clear-Pending Registers"
default = "0x00000000"
offset = "0x00010294"

[[register]]
name = "GICD_ISACTIVER0"
type = "rw"
width = 32
description = "Interrupt Set-Active Registers"
default = "0x00000000"
offset = "0x00010300"
[[register.field]]
name = "SET_ACTIVE"
description = "each bit is an interrupt, read is active write 1 = making active"
bits = "[31:0]"
type = "rw"
[[register]]
name = "GICD_ISACTIVER1"
type = "rw"
width = 32
description = "Interrupt Set-Active Registers"
default = "0x00000000"
offset = "0x00010304"
[[register]]
name = "GICD_ISACTIVER2"
type = "rw"
width = 32
description = "Interrupt Set-Active Registers"
default = "0x00000000"
offset = "0x00010308"
[[register]]
name = "GICD_ISACTIVER3"
type = "rw"
width = 32
description = "Interrupt Set-Active Registers"
default = "0x00000000"
offset = "0x0001030C"
[[register]]
name = "GICD_ISACTIVER4"
type = "rw"
width = 32
description = "Interrupt Set-Active Registers"
default = "0x00000000"
offset = "0x00010310"
[[register]]
name = "GICD_ISACTIVER5"
type = "rw"
width = 32
description = "Interrupt Set-Active Registers"
default = "0x00000000"
offset = "0x00010314"

[[register]]
name = "GICD_ICACTIVER0"
type = "rw"
width = 32
description = "Interrupt Clear-Active Registers"
default = "0x00000000"
offset = "0x00010380"
[[register.field]]
name = "CLR_ACTIVE"
description = "each bit is an interrupt, read is active write 1 = clear active"
bits = "[31:0]"
type = "rw"
[[register]]
name = "GICD_ICACTIVER1"
type = "rw"
width = 32
description = "Interrupt Clear-Active Registers"
default = "0x00000000"
offset = "0x00010384"
[[register]]
name = "GICD_ICACTIVER2"
type = "rw"
width = 32
description = "Interrupt Clear-Active Registers"
default = "0x00000000"
offset = "0x00010388"
[[register]]
name = "GICD_ICACTIVER3"
type = "rw"
width = 32
description = "Interrupt Clear-Active Registers"
default = "0x00000000"
offset = "0x0001038C"
[[register]]
name = "GICD_ICACTIVER4"
type = "rw"
width = 32
description = "Interrupt Clear-Active Registers"
default = "0x00000000"
offset = "0x00010390"
[[register]]
name = "GICD_ICACTIVER5"
type = "rw"
width = 32
description = "Interrupt Clear-Active Registers"
default = "0x00000000"
offset = "0x00010394"

[[register]]
name = "GICD_IPRIORITYR0"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010400"
[[register.field]]
name = "PRIORITY_4"
description = "byte priority of interupt number/4"
bits = "[31:24]"
type = "rw"
[[register.field]]
name = "PRIORITY_2"
description = "byte priority of interupt number/4"
bits = "[23:16]"
type = "rw"
[[register.field]]
name = "PRIORITY_1"
description = "byte priority of interupt number/4"
bits = "[15:8]"
type = "rw"
[[register.field]]
name = "PRIORITY_0"
description = "byte priority of interupt number/4"
bits = "[7:0]"
type = "rw"
[[register]]
name = "GICD_IPRIORITYR1"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010404"
[[register]]
name = "GICD_IPRIORITYR2"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010408"
[[register]]
name = "GICD_IPRIORITYR3"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001040C"
[[register]]
name = "GICD_IPRIORITYR4"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010410"
[[register]]
name = "GICD_IPRIORITYR5"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010414"
[[register]]
name = "GICD_IPRIORITYR6"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010418"
[[register]]
name = "GICD_IPRIORITYR7"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001041C"
[[register]]
name = "GICD_IPRIORITYR8"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010420"
[[register]]
name = "GICD_IPRIORITYR9"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010424"
[[register]]
name = "GICD_IPRIORITYR10"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010428"
[[register]]
name = "GICD_IPRIORITYR11"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001042C"
[[register]]
name = "GICD_IPRIORITYR12"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010430"
[[register]]
name = "GICD_IPRIORITYR13"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010434"
[[register]]
name = "GICD_IPRIORITYR14"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010438"
[[register]]
name = "GICD_IPRIORITYR15"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001043C"
[[register]]
name = "GICD_IPRIORITYR16"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010440"
[[register]]
name = "GICD_IPRIORITYR17"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010444"
[[register]]
name = "GICD_IPRIORITYR18"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010448"
[[register]]
name = "GICD_IPRIORITYR19"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001044C"
[[register]]
name = "GICD_IPRIORITYR20"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010450"
[[register]]
name = "GICD_IPRIORITYR21"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010454"
[[register]]
name = "GICD_IPRIORITYR22"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010458"
[[register]]
name = "GICD_IPRIORITYR23"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001045C"
[[register]]
name = "GICD_IPRIORITYR24"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010460"
[[register]]
name = "GICD_IPRIORITYR25"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010464"
[[register]]
name = "GICD_IPRIORITYR26"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010468"
[[register]]
name = "GICD_IPRIORITYR27"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001046C"
[[register]]
name = "GICD_IPRIORITYR28"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010470"
[[register]]
name = "GICD_IPRIORITYR29"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010474"
[[register]]
name = "GICD_IPRIORITYR30"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010478"
[[register]]
name = "GICD_IPRIORITYR31"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001047C"
[[register]]
name = "GICD_IPRIORITYR32"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010480"
[[register]]
name = "GICD_IPRIORITYR33"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010484"
[[register]]
name = "GICD_IPRIORITYR34"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010488"
[[register]]
name = "GICD_IPRIORITYR35"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001048C"
[[register]]
name = "GICD_IPRIORITYR36"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010490"
[[register]]
name = "GICD_IPRIORITYR37"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010494"
[[register]]
name = "GICD_IPRIORITYR38"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x00010498"
[[register]]
name = "GICD_IPRIORITYR39"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x0001049C"
[[register]]
name = "GICD_IPRIORITYR40"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x000104A0"
[[register]]
name = "GICD_IPRIORITYR41"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x000104A4"
[[register]]
name = "GICD_IPRIORITYR42"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x000104A8"
[[register]]
name = "GICD_IPRIORITYR43"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x000104AC"
[[register]]
name = "GICD_IPRIORITYR44"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x000104B0"
[[register]]
name = "GICD_IPRIORITYR45"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x000104B4"
[[register]]
name = "GICD_IPRIORITYR46"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x000104B8"
[[register]]
name = "GICD_IPRIORITYR47"
type = "rw"
width = 32
description = "Interrupt Priority Registers"
default = "0x00000000"
offset = "0x000104BC"

[[register]]
name = "GICD_ITARGETSR0"
type = "ro"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010800"
[[register.field]]
name = "CPU_TARGET_4"
description = "(1 << cpu_target) per interrupt"
bits = "[31:24]"
type = "rw"
[[register.field]]
name = "CPU_TARGET_2"
description = "(1 << cpu_target) per interrupt"
bits = "[23:16]"
type = "rw"
[[register.field]]
name = "CPU_TARGET_1"
description = "(1 << cpu_target) per interrupt"
bits = "[15:8]"
type = "rw"
[[register.field]]
name = "CPU_TARGET_0"
description = "(1 << cpu_target) per interrupt"
bits = "[7:0]"
type = "rw"
[[register]]
name = "GICD_ITARGETSR1"
type = "ro"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010804"
[[register]]
name = "GICD_ITARGETSR2"
type = "ro"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010808"
[[register]]
name = "GICD_ITARGETSR3"
type = "ro"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001080C"
[[register]]
name = "GICD_ITARGETSR4"
type = "ro"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010810"
[[register]]
name = "GICD_ITARGETSR5"
type = "ro"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010814"
[[register]]
name = "GICD_ITARGETSR6"
type = "ro"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010818"
[[register]]
name = "GICD_ITARGETSR7"
type = "ro"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001081C"
[[register]]
name = "GICD_ITARGETSR8"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010820"
[[register]]
name = "GICD_ITARGETSR9"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010824"
[[register]]
name = "GICD_ITARGETSR10"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010828"
[[register]]
name = "GICD_ITARGETSR11"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001082C"
[[register]]
name = "GICD_ITARGETSR12"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010830"
[[register]]
name = "GICD_ITARGETSR13"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010834"
[[register]]
name = "GICD_ITARGETSR14"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010838"
[[register]]
name = "GICD_ITARGETSR15"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001083C"
[[register]]
name = "GICD_ITARGETSR16"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010840"
[[register]]
name = "GICD_ITARGETSR17"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010844"
[[register]]
name = "GICD_ITARGETSR18"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010848"
[[register]]
name = "GICD_ITARGETSR19"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001084C"
[[register]]
name = "GICD_ITARGETSR20"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010850"
[[register]]
name = "GICD_ITARGETSR21"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010854"
[[register]]
name = "GICD_ITARGETSR22"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010858"
[[register]]
name = "GICD_ITARGETSR23"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001085C"
[[register]]
name = "GICD_ITARGETSR24"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010860"
[[register]]
name = "GICD_ITARGETSR25"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010864"
[[register]]
name = "GICD_ITARGETSR26"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010868"
[[register]]
name = "GICD_ITARGETSR27"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001086C"
[[register]]
name = "GICD_ITARGETSR28"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010870"
[[register]]
name = "GICD_ITARGETSR29"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010874"
[[register]]
name = "GICD_ITARGETSR30"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010878"
[[register]]
name = "GICD_ITARGETSR31"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001087C"
[[register]]
name = "GICD_ITARGETSR32"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010880"
[[register]]
name = "GICD_ITARGETSR33"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010884"
[[register]]
name = "GICD_ITARGETSR34"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010888"
[[register]]
name = "GICD_ITARGETSR35"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001088C"
[[register]]
name = "GICD_ITARGETSR36"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010890"
[[register]]
name = "GICD_ITARGETSR37"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010894"
[[register]]
name = "GICD_ITARGETSR38"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x00010898"
[[register]]
name = "GICD_ITARGETSR39"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x0001089C"
[[register]]
name = "GICD_ITARGETSR40"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x000108A0"
[[register]]
name = "GICD_ITARGETSR41"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x000108A4"
[[register]]
name = "GICD_ITARGETSR42"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x000108A8"
[[register]]
name = "GICD_ITARGETSR43"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x000108AC"
[[register]]
name = "GICD_ITARGETSR44"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x000108B0"
[[register]]
name = "GICD_ITARGETSR45"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x000108B4"
[[register]]
name = "GICD_ITARGETSR46"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x000108B8"
[[register]]
name = "GICD_ITARGETSR47"
type = "rw"
width = 32
description = "Interrupt Processor Targets Registers"
default = "0x00000000"
offset = "0x000108BC"

[[register]]
name = "GICD_ICFGR0"
type = "ro"
width = 32
description = "Interrupt Configuration Registers"
default = "0xAAAAAAAA"
offset = "0x00010C00"
[[register.field]]
name = "CONFIG_FIELD_0"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_1"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_2"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_3"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_4"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_5"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_6"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_7"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_8"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_9"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_10"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_11"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_12"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_13"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_14"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"
[[register.field]]
name = "CONFIG_FIELD_15"
description = "0x00 = level sensitive, 0x10 = edge triggered"
bits = "[2:0]"
type = "rw"

[[register]]
name = "GICD_ICFGR1"
type = "ro"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55540000"
offset = "0x00010C04"
[[register]]
name = "GICD_ICFGR2"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C08"
[[register]]
name = "GICD_ICFGR3"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C0C"
[[register]]
name = "GICD_ICFGR4"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C10"
[[register]]
name = "GICD_ICFGR5"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C14"
[[register]]
name = "GICD_ICFGR6"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C18"
[[register]]
name = "GICD_ICFGR7"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C1C"
[[register]]
name = "GICD_ICFGR8"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C20"
[[register]]
name = "GICD_ICFGR9"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C24"
[[register]]
name = "GICD_ICFGR10"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C28"
[[register]]
name = "GICD_ICFGR11"
type = "rw"
width = 32
description = "Interrupt Configuration Registers"
default = "0x55555555"
offset = "0x00010C2C"
[[register]]
name = "GICD_PPISR"
type = "ro"
width = 32
description = "Private Peripheral Interrupt Status Register"
default = "0x00000000"
offset = "0x00010D00"
[[register]]
name = "GICD_SPISR0"
type = "ro"
width = 32
description = "Shared Peripheral Interrupt Status Registers"
default = "0x00000000"
offset = "0x00010D04"
[[register]]
name = "GICD_SPISR1"
type = "ro"
width = 32
description = "Shared Peripheral Interrupt Status Registers"
default = "0x00000000"
offset = "0x00010D08"
[[register]]
name = "GICD_SPISR2"
type = "ro"
width = 32
description = "Shared Peripheral Interrupt Status Registers"
default = "0x00000000"
offset = "0x00010D0C"
[[register]]
name = "GICD_SPISR3"
type = "ro"
width = 32
description = "Shared Peripheral Interrupt Status Registers"
default = "0x00000000"
offset = "0x00010D10"
[[register]]
name = "GICD_SPISR4"
type = "ro"
width = 32
description = "Shared Peripheral Interrupt Status Registers"
default = "0x00000000"
offset = "0x00010D14"

[[register]]
name = "GICD_SGIR"
type = "wo"
width = 32
description = "Software Generated Interrupt Register"
default = "0x00000000"
offset = "0x00010F00"
[[register.field]]
name = "SGIINTID"
description = "Sofware Generated Interrupt ID field 0-15"
bits = "[3:0]"
type = "rw"
[[register.field]]
name = "NSATT"
description = "0 = Group 0 or 1 = Group 1"
bits = "15"
type = "rw"
[[register.field]]
name = "CPU_TARGET_LIST"
description = "Each bit refers to a cpu to forward this interrupt to"
bits = "[23:16]"
type = "rw"
[[register.field]]
name = "TARGET_LIST_FILTER"
description = "0b00 = Forward to all CPUs, 0b01 Forward to all except issuer, 0b10 Forward to issuer only"
bits = "[23:16]"
type = "rw"

[[register]]
name = "GICD_CPENDSGIR0"
type = "rw"
width = 32
description = "SGI Clear-Pending Registers"
default = "0x00000000"
offset = "0x00010F10"
[[register.field]]
name = "CLR_PENDING_0"
description = "Each bit clears the pending flag for corresponding CPU for appropiate interrupt"
bits = "[7:0]"
type = "rw"
[[register.field]]
name = "CLR_PENDING_1"
description = "Each bit clears the pending flag for corresponding CPU for appropiate interrupt"
bits = "[15:8]"
type = "rw"
[[register.field]]
name = "CLR_PENDING_2"
description = "Each bit clears the pending flag for corresponding CPU for appropiate interrupt"
bits = "[23:16]"
type = "rw"
[[register.field]]
name = "CLR_PENDING_3"
description = "Each bit clears the pending flag for corresponding CPU for appropiate interrupt"
bits = "[31:24]"
type = "rw"

[[register]]
name = "GICD_CPENDSGIR1"
type = "rw"
width = 32
description = "SGI Clear-Pending Registers"
default = "0x00000000"
offset = "0x00010F14"
[[register]]
name = "GICD_CPENDSGIR2"
type = "rw"
width = 32
description = "SGI Clear-Pending Registers"
default = "0x00000000"
offset = "0x00010F18"
[[register]]
name = "GICD_CPENDSGIR3"
type = "rw"
width = 32
description = "SGI Clear-Pending Registers"
default = "0x00000000"
offset = "0x00010F1C"

[[register]]
name = "GICD_SPENDSGIR0"
type = "rw"
width = 32
description = "SGI Set-Pending Registers"
default = "0x00000000"
offset = "0x00010F20"
[[register.field]]
name = "SET_PENDING_0"
description = "Each bit sets the pending flag for corresponding CPU for appropiate interrupt"
bits = "[7:0]"
type = "rw"
[[register.field]]
name = "SET_PENDING_1"
description = "Each bit sets the pending flag for corresponding CPU for appropiate interrupt"
bits = "[15:8]"
type = "rw"
[[register.field]]
name = "SET_PENDING_2"
description = "Each bit sets the pending flag for corresponding CPU for appropiate interrupt"
bits = "[23:16]"
type = "rw"
[[register.field]]
name = "SET_PENDING_3"
description = "Each bit sets the pending flag for corresponding CPU for appropiate interrupt"
bits = "[31:24]"
type = "rw"
[[register]]
name = "GICD_SPENDSGIR1"
type = "rw"
width = 32
description = "SGI Set-Pending Registers"
default = "0x00000000"
offset = "0x00010F24"
[[register]]
name = "GICD_SPENDSGIR2"
type = "rw"
width = 32
description = "SGI Set-Pending Registers"
default = "0x00000000"
offset = "0x00010F28"
[[register]]
name = "GICD_SPENDSGIR3"
type = "rw"
width = 32
description = "SGI Set-Pending Registers"
default = "0x00000000"
offset = "0x00010F2C"

[[register]]
name = "GICD_PIDR0"
type = "ro"
width = 32
description = "Peripheral ID0 Register"
default = "0x00000090"
offset = "0x00010FE0"
[[register]]
name = "GICD_PIDR1"
type = "ro"
width = 32
description = "Peripheral ID1 Register"
default = "0x000000B4"
offset = "0x00010FE4"
[[register]]
name = "GICD_PIDR2"
type = "ro"
width = 32
description = "Peripheral ID2 Register"
default = "0x0000002B"
offset = "0x00010FE8"
[[register]]
name = "GICD_PIDR3"
type = "ro"
width = 32
description = "Peripheral ID3 Register"
default = "0x00000000"
offset = "0x00010FEC"
[[register]]
name = "GICD_PIDR4"
type = "ro"
width = 32
description = "Peripheral ID4 Register"
default = "0x00000004"
offset = "0x00010FD0"
[[register]]
name = "GICD_PIDR5"
type = "ro"
width = 32
description = "Peripheral ID5 Register"
default = "0x00000000"
offset = "0x00010FD4"
[[register]]
name = "GICD_PIDR6"
type = "ro"
width = 32
description = "Peripheral ID6 Register"
default = "0x00000000"
offset = "0x00010FD8"
[[register]]
name = "GICD_PIDR7"
type = "ro"
width = 32
description = "Peripheral ID7 Register"
default = "0x00000000"
offset = "0x00010FDC"
[[register]]
name = "GICD_CIDR0"
type = "ro"
width = 32
description = "Component ID0 Register"
default = "0x0000000D"
offset = "0x00010FF0"
[[register]]
name = "GICD_CIDR1"
type = "ro"
width = 32
description = "Component ID1 Register"
default = "0x000000F0"
offset = "0x00010FF4"
[[register]]
name = "GICD_CIDR2"
type = "ro"
width = 32
description = "Component ID2 Register"
default = "0x00000005"
offset = "0x00010FF8"
[[register]]
name = "GICD_CIDR3"
type = "ro"
width = 32
description = "Component ID3 Register"
default = "0x000000B1"
offset = "0x00010FFC"

[[register]]
name = "GICC_CTLR"
type = "rw"
width = 32
description = "CPU Interface Control Register"
default = "0x00000000"
offset = "0x00020000"
[[register.field]]
name = "ENABLE_GROUP_0"
description = "Should Group 0 interrupts signal this CPU?"
bits = "0"
type = "rw"
[[register.field]]
name = "ENABLE_GROUP_1"
description = "Should Group 1 interrupts signal this CPU?"
bits = "1"
type = "rw"
[[register.field]]
name = "GROUP_0_FIQ"
description = "Should Group 0 use FIQ?"
bits = "3"
type = "rw"
[[register.field]]
name = "CBPR"
description = "0 = use BPR for Group 0 and ABPR for Group 1, 1 = BPR for both"
bits = "4"
type = "rw"
[[register.field]]
name = "GROUP_0_FIQ_BYPASS"
description = "0 = Bypass FIQ is signalled to CPU, 1 = not signalled"
bits = "5"
type = "rw"
[[register.field]]
name = "GROUP_1_IRQ_BYPASS"
description = "0 = Bypass IRQ is signalled to CPU, 1 = not signalled"
bits = "7"
type = "rw"
[[register.field]]
name = "GROUP_1_FIQ_BYPASS"
description = "0 = Bypass FIQ is signalled to CPU, 1 = not signalled"
bits = "8"
type = "rw"
[[register.field]]
name = "GROUP_0_IRQ_BYPASS"
description = "0 = Bypass IRQ is signalled to CPU, 1 = not signalled"
bits = "6"
type = "rw"
[[register.field]]
name = "EOI_MODE_S"
description = "Secure 0 = EOIR has both priority drop and de-actavate, 1 = drop only"
bits = "9"
type = "rw"
[[register.field]]
name = "EOI_MODE_NS"
description = "Non Secure 0 = EOIR has both priority drop and de-actavate, 1 = drop only"
bits = "10"
type = "rw"

[[register]]
name = "GICC_PMR"
type = "rw"
width = 32
description = "Interrupt Priority Mask Register"
default = "0x00000000"
offset = "0x00020004"
[[register.field]]
name = "PRIORITY"
description = "if interrupt priorirt is higher than the CPU is signalled"
bits = "[7:0]"
type = "rw"

[[register]]
name = "GICC_BPR"
type = "rw"
width = 32
description = "Binary Point Register"
default = "0x00000002"
offset = "0x00020008"
[[register.field]]
name = "BINARY_POINT"
description = "How the priority field is split"
bits = "[2:0]"
type = "rw"

[[register]]
name = "GICC_IAR"
type = "ro"
width = 32
description = "Interrupt Acknowledge Register"
default = "0x000003FF"
offset = "0x0002000C"
[[register.field]]
name = "INTERRUPT_ID"
description = "ID of this interrupt"
bits = "[9:0]"
type = "ro"
[[register.field]]
name = "CPU_ID"
description = "CPU that requested this interrupt"
bits = "[12:10]"
type = "ro"

[[register]]
name = "GICC_EOIR"
type = "wo"
width = 32
description = "End of Interrupt Register"
default = "0x00000000"
offset = "0x00020010"
[[register.field]]
name = "INTERRUPT_ID"
description = "ID of this interrupt"
bits = "[9:0]"
type = "wo"
[[register.field]]
name = "CPU_ID"
description = "CPU that requested this interrupt"
bits = "[12:10]"
type = "wo"

[[register]]
name = "GICC_RPR"
type = "ro"
width = 32
description = "Running Priority Register"
default = "0x000000FF"
offset = "0x00020014"
[[register.field]]
name = "PRIORITY"
description = "Current running priority"
bits = "[7:0]"
type = "ro"

[[register]]
name = "GICC_HPPIR"
type = "ro"
width = 32
description = "Highest Priority Pending Interrupt Register"
default = "0x000003FF"
offset = "0x00020018"
[[register.field]]
name = "PENDING_ID"
description = "ID of the highest not active pending interrupt"
bits = "[9:0]"
type = "wo"
[[register.field]]
name = "CPU_ID"
description = "CPU that requested this interrupt"
bits = "[12:10]"
type = "wo"

[[register]]
name = "GICC_ABPR"
type = "rw"
width = 32
description = "Aliased Binary Point Register"
default = "0x00000003"
offset = "0x0002001C"
[[register]]
name = "GICC_AIAR"
type = "ro"
width = 32
description = "Aliased Interrupt Acknowledge Register"
default = "0x000003FF"
offset = "0x00020020"
[[register]]
name = "GICC_AEOIR"
type = "wo"
width = 32
description = "Aliased End of Interrupt Register"
default = "0x00000000"
offset = "0x00020024"
[[register]]
name = "GICC_AHPPIR"
type = "ro"
width = 32
description = "Aliased Highest Priority Pending Interrupt Register"
default = "0x000003FF"
offset = "0x00020028"
[[register]]
name = "GICC_APR0"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x000200D0"
[[register]]
name = "GICC_NSAPR0"
type = "rw"
width = 32
description = "Non-Secure Active Priority Register"
default = "0x00000000"
offset = "0x000200E0"
[[register]]
name = "GICC_IIDR"
type = "ro"
width = 32
description = "CPU Interface Identification Register"
default = "0x0202143B"
offset = "0x000200FC"
[[register.field]]
name = "IMPLEMENTER"
description = "JEP106 code, ARM = 0x43B"
bits = "[11:0]"
type = "ro"
[[register.field]]
name = "REVISION"
description = "Implementation defined revision code"
bits = "[15:12]"
type = "ro"
[[register.field]]
name = "ARCH_VERSION"
description = "0x1 = GICv1, 0x2 =GICv2"
bits = "[19:16]"
type = "ro"
[[register.field]]
name = "PRODUCT_ID"
description = "Implementation defined product ID"
bits = "[32:20]"
type = "ro"

[[register]]
name = "GICC_DIR"
type = "wo"
width = 32
description = "Deactivate Interrupt Register"
default = "0x00000000"
offset = "0x00030000"
[[register.field]]
name = "INTERRUPT_ID"
description = "Id of this interrupt"
bits = "[9:]"
type = "ro"
[[register.field]]
name = "CPU_ID"
description = "For SWI, CPU id that request interrupt else 0"
bits = "[12:10]"
type = "rw"





[[register]]
name = "GICH_HCR"
type = "rw"
width = 32
description = "Hypervisor Control Register"
default = "0x00000000"
offset = "0x00040000"
[[register]]
name = "GICH_VTR"
type = "ro"
width = 32
description = "VGIC Type Register"
default = "0x90000003"
offset = "0x00040004"
[[register]]
name = "GICH_VMCR"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x004C0000"
offset = "0x00040008"
[[register]]
name = "GICH_MISR"
type = "ro"
width = 32
description = "Maintenance Interrupt Status Register"
default = "0x00000000"
offset = "0x00040010"
[[register]]
name = "GICH_EISR0"
type = "ro"
width = 32
description = "End of Interrupt Status Register"
default = "0x00000000"
offset = "0x00040020"
[[register]]
name = "GICH_ELSR0"
type = "ro"
width = 32
description = "Empty List register Status Register"
default = "0x0000000F"
offset = "0x00040030"
[[register]]
name = "GICH_APR0"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x000400F0"
[[register]]
name = "GICH_LR0"
type = "rw"
width = 32
description = "List Register 0"
default = "0x00000000"
offset = "0x00040100"
[[register]]
name = "GICH_LR1"
type = "rw"
width = 32
description = "List Register 1"
default = "0x00000000"
offset = "0x00040104"
[[register]]
name = "GICH_LR2"
type = "rw"
width = 32
description = "List Register 2"
default = "0x00000000"
offset = "0x00040108"
[[register]]
name = "GICH_LR3"
type = "rw"
width = 32
description = "List Register 3"
default = "0x00000000"
offset = "0x0004010C"
[[register]]
name = "GICH_HCR_ALIAS0"
type = "rw"
width = 32
description = "Hypervisor Control Register"
default = "0x00000000"
offset = "0x00050000"
[[register]]
name = "GICH_VTR_ALIAS0"
type = "ro"
width = 32
description = "VGIC Type Register"
default = "0x90000003"
offset = "0x00050004"
[[register]]
name = "GICH_VMCR_ALIAS0"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x004C0000"
offset = "0x00050008"
[[register]]
name = "GICH_MISR_ALIAS0"
type = "ro"
width = 32
description = "Maintenance Interrupt Status Register"
default = "0x00000000"
offset = "0x00050010"
[[register]]
name = "GICH_EISR0_ALIAS0"
type = "ro"
width = 32
description = "End of Interrupt Status Register"
default = "0x00000000"
offset = "0x00050020"
[[register]]
name = "GICH_ELSR0_ALIAS0"
type = "ro"
width = 32
description = "Empty List register Status Register"
default = "0x0000000F"
offset = "0x00050030"
[[register]]
name = "GICH_APR0_ALIAS0"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x000500F0"
[[register]]
name = "GICH_LR0_ALIAS0"
type = "rw"
width = 32
description = "List Register 0"
default = "0x00000000"
offset = "0x00050100"
[[register]]
name = "GICH_LR1_ALIAS0"
type = "rw"
width = 32
description = "List Register 1"
default = "0x00000000"
offset = "0x00050104"
[[register]]
name = "GICH_LR2_ALIAS0"
type = "rw"
width = 32
description = "List Register 2"
default = "0x00000000"
offset = "0x00050108"
[[register]]
name = "GICH_LR3_ALIAS0"
type = "rw"
width = 32
description = "List Register 3"
default = "0x00000000"
offset = "0x0005010C"
[[register]]
name = "GICH_HCR_ALIAS1"
type = "rw"
width = 32
description = "Hypervisor Control Register"
default = "0x00000000"
offset = "0x00050200"
[[register]]
name = "GICH_VTR_ALIAS1"
type = "ro"
width = 32
description = "VGIC Type Register"
default = "0x90000003"
offset = "0x00050204"
[[register]]
name = "GICH_VMCR_ALIAS1"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x004C0000"
offset = "0x00050208"
[[register]]
name = "GICH_MISR_ALIAS1"
type = "ro"
width = 32
description = "Maintenance Interrupt Status Register"
default = "0x00000000"
offset = "0x00050210"
[[register]]
name = "GICH_EISR0_ALIAS1"
type = "ro"
width = 32
description = "End of Interrupt Status Register"
default = "0x00000000"
offset = "0x00050220"
[[register]]
name = "GICH_ELSR0_ALIAS1"
type = "ro"
width = 32
description = "Empty List register Status Register"
default = "0x0000000F"
offset = "0x00050230"
[[register]]
name = "GICH_APR0_ALIAS1"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x000502F0"
[[register]]
name = "GICH_LR0_ALIAS1"
type = "rw"
width = 32
description = "List Register 0"
default = "0x00000000"
offset = "0x00050300"
[[register]]
name = "GICH_LR1_ALIAS1"
type = "rw"
width = 32
description = "List Register 1"
default = "0x00000000"
offset = "0x00050304"
[[register]]
name = "GICH_LR2_ALIAS1"
type = "rw"
width = 32
description = "List Register 2"
default = "0x00000000"
offset = "0x00050308"
[[register]]
name = "GICH_LR3_ALIAS1"
type = "rw"
width = 32
description = "List Register 3"
default = "0x00000000"
offset = "0x0005030C"
[[register]]
name = "GICH_HCR_ALIAS2"
type = "rw"
width = 32
description = "Hypervisor Control Register"
default = "0x00000000"
offset = "0x00050400"
[[register]]
name = "GICH_VTR_ALIAS2"
type = "ro"
width = 32
description = "VGIC Type Register"
default = "0x90000003"
offset = "0x00050404"
[[register]]
name = "GICH_VMCR_ALIAS2"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x004C0000"
offset = "0x00050408"
[[register]]
name = "GICH_MISR_ALIAS2"
type = "ro"
width = 32
description = "Maintenance Interrupt Status Register"
default = "0x00000000"
offset = "0x00050410"
[[register]]
name = "GICH_EISR0_ALIAS2"
type = "ro"
width = 32
description = "End of Interrupt Status Register"
default = "0x00000000"
offset = "0x00050420"
[[register]]
name = "GICH_ELSR0_ALIAS2"
type = "ro"
width = 32
description = "Empty List register Status Register"
default = "0x0000000F"
offset = "0x00050430"
[[register]]
name = "GICH_APR0_ALIAS2"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x000504F0"
[[register]]
name = "GICH_LR0_ALIAS2"
type = "rw"
width = 32
description = "List Register 0"
default = "0x00000000"
offset = "0x00050500"
[[register]]
name = "GICH_LR1_ALIAS2"
type = "rw"
width = 32
description = "List Register 1"
default = "0x00000000"
offset = "0x00050504"
[[register]]
name = "GICH_LR2_ALIAS2"
type = "rw"
width = 32
description = "List Register 2"
default = "0x00000000"
offset = "0x00050508"
[[register]]
name = "GICH_LR3_ALIAS2"
type = "rw"
width = 32
description = "List Register 3"
default = "0x00000000"
offset = "0x0005050C"
[[register]]
name = "GICH_HCR_ALIAS3"
type = "rw"
width = 32
description = "Hypervisor Control Register"
default = "0x00000000"
offset = "0x00050600"
[[register]]
name = "GICH_VTR_ALIAS3"
type = "ro"
width = 32
description = "VGIC Type Register"
default = "0x90000003"
offset = "0x00050604"
[[register]]
name = "GICH_VMCR_ALIAS3"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x004C0000"
offset = "0x00050608"
[[register]]
name = "GICH_MISR_ALIAS3"
type = "ro"
width = 32
description = "Maintenance Interrupt Status Register"
default = "0x00000000"
offset = "0x00050610"
[[register]]
name = "GICH_EISR0_ALIAS3"
type = "ro"
width = 32
description = "End of Interrupt Status Register"
default = "0x00000000"
offset = "0x00050620"
[[register]]
name = "GICH_ELSR0_ALIAS3"
type = "ro"
width = 32
description = "Empty List register Status Register"
default = "0x0000000F"
offset = "0x00050630"
[[register]]
name = "GICH_APR0_ALIAS3"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x000506F0"
[[register]]
name = "GICH_LR0_ALIAS3"
type = "rw"
width = 32
description = "List Register 0"
default = "0x00000000"
offset = "0x00050700"
[[register]]
name = "GICH_LR1_ALIAS3"
type = "rw"
width = 32
description = "List Register 1"
default = "0x00000000"
offset = "0x00050704"
[[register]]
name = "GICH_LR2_ALIAS3"
type = "rw"
width = 32
description = "List Register 2"
default = "0x00000000"
offset = "0x00050708"
[[register]]
name = "GICH_LR3_ALIAS3"
type = "rw"
width = 32
description = "List Register 3"
default = "0x00000000"
offset = "0x0005070C"
[[register]]
name = "GICH_HCR_ALIAS4"
type = "rw"
width = 32
description = "Hypervisor Control Register"
default = "0x00000000"
offset = "0x00050800"
[[register]]
name = "GICH_VTR_ALIAS4"
type = "ro"
width = 32
description = "VGIC Type Register"
default = "0x90000003"
offset = "0x00050804"
[[register]]
name = "GICH_VMCR_ALIAS4"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x004C0000"
offset = "0x00050808"
[[register]]
name = "GICH_MISR_ALIAS4"
type = "ro"
width = 32
description = "Maintenance Interrupt Status Register"
default = "0x00000000"
offset = "0x00050810"
[[register]]
name = "GICH_EISR0_ALIAS4"
type = "ro"
width = 32
description = "End of Interrupt Status Register"
default = "0x00000000"
offset = "0x00050820"
[[register]]
name = "GICH_ELSR0_ALIAS4"
type = "ro"
width = 32
description = "Empty List register Status Register"
default = "0x0000000F"
offset = "0x00050830"
[[register]]
name = "GICH_APR0_ALIAS4"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x000508F0"
[[register]]
name = "GICH_LR0_ALIAS4"
type = "rw"
width = 32
description = "List Register 0"
default = "0x00000000"
offset = "0x00050900"
[[register]]
name = "GICH_LR1_ALIAS4"
type = "rw"
width = 32
description = "List Register 1"
default = "0x00000000"
offset = "0x00050904"
[[register]]
name = "GICH_LR2_ALIAS4"
type = "rw"
width = 32
description = "List Register 2"
default = "0x00000000"
offset = "0x00050908"
[[register]]
name = "GICH_LR3_ALIAS4"
type = "rw"
width = 32
description = "List Register 3"
default = "0x00000000"
offset = "0x0005090C"
[[register]]
name = "GICH_HCR_ALIAS5"
type = "rw"
width = 32
description = "Hypervisor Control Register"
default = "0x00000000"
offset = "0x00050A00"
[[register]]
name = "GICH_VTR_ALIAS5"
type = "ro"
width = 32
description = "VGIC Type Register"
default = "0x90000003"
offset = "0x00050A04"
[[register]]
name = "GICH_VMCR_ALIAS5"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x004C0000"
offset = "0x00050A08"
[[register]]
name = "GICH_MISR_ALIAS5"
type = "ro"
width = 32
description = "Maintenance Interrupt Status Register"
default = "0x00000000"
offset = "0x00050A10"
[[register]]
name = "GICH_EISR0_ALIAS5"
type = "ro"
width = 32
description = "End of Interrupt Status Register"
default = "0x00000000"
offset = "0x00050A20"
[[register]]
name = "GICH_ELSR0_ALIAS5"
type = "ro"
width = 32
description = "Empty List register Status Register"
default = "0x0000000F"
offset = "0x00050A30"
[[register]]
name = "GICH_APR0_ALIAS5"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x00050AF0"
[[register]]
name = "GICH_LR0_ALIAS5"
type = "rw"
width = 32
description = "List Register 0"
default = "0x00000000"
offset = "0x00050B00"
[[register]]
name = "GICH_LR1_ALIAS5"
type = "rw"
width = 32
description = "List Register 1"
default = "0x00000000"
offset = "0x00050B04"
[[register]]
name = "GICH_LR2_ALIAS5"
type = "rw"
width = 32
description = "List Register 2"
default = "0x00000000"
offset = "0x00050B08"
[[register]]
name = "GICH_LR3_ALIAS5"
type = "rw"
width = 32
description = "List Register 3"
default = "0x00000000"
offset = "0x00050B0C"
[[register]]
name = "GICH_HCR_ALIAS6"
type = "rw"
width = 32
description = "Hypervisor Control Register"
default = "0x00000000"
offset = "0x00050C00"
[[register]]
name = "GICH_VTR_ALIAS6"
type = "ro"
width = 32
description = "VGIC Type Register"
default = "0x90000003"
offset = "0x00050C04"
[[register]]
name = "GICH_VMCR_ALIAS6"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x004C0000"
offset = "0x00050C08"
[[register]]
name = "GICH_MISR_ALIAS6"
type = "ro"
width = 32
description = "Maintenance Interrupt Status Register"
default = "0x00000000"
offset = "0x00050C10"
[[register]]
name = "GICH_EISR0_ALIAS6"
type = "ro"
width = 32
description = "End of Interrupt Status Register"
default = "0x00000000"
offset = "0x00050C20"
[[register]]
name = "GICH_ELSR0_ALIAS6"
type = "ro"
width = 32
description = "Empty List register Status Register"
default = "0x0000000F"
offset = "0x00050C30"
[[register]]
name = "GICH_APR0_ALIAS6"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x00050CF0"
[[register]]
name = "GICH_LR0_ALIAS6"
type = "rw"
width = 32
description = "List Register 0"
default = "0x00000000"
offset = "0x00050D00"
[[register]]
name = "GICH_LR1_ALIAS6"
type = "rw"
width = 32
description = "List Register 1"
default = "0x00000000"
offset = "0x00050D04"
[[register]]
name = "GICH_LR2_ALIAS6"
type = "rw"
width = 32
description = "List Register 2"
default = "0x00000000"
offset = "0x00050D08"
[[register]]
name = "GICH_LR3_ALIAS6"
type = "rw"
width = 32
description = "List Register 3"
default = "0x00000000"
offset = "0x00050D0C"
[[register]]
name = "GICH_HCR_ALIAS7"
type = "rw"
width = 32
description = "Hypervisor Control Register"
default = "0x00000000"
offset = "0x00050E00"
[[register]]
name = "GICH_VTR_ALIAS7"
type = "ro"
width = 32
description = "VGIC Type Register"
default = "0x90000003"
offset = "0x00050E04"
[[register]]
name = "GICH_VMCR_ALIAS7"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x004C0000"
offset = "0x00050E08"
[[register]]
name = "GICH_MISR_ALIAS7"
type = "ro"
width = 32
description = "Maintenance Interrupt Status Register"
default = "0x00000000"
offset = "0x00050E10"
[[register]]
name = "GICH_EISR0_ALIAS7"
type = "ro"
width = 32
description = "End of Interrupt Status Register"
default = "0x00000000"
offset = "0x00050E20"
[[register]]
name = "GICH_ELSR0_ALIAS7"
type = "ro"
width = 32
description = "Empty List register Status Register"
default = "0x0000000F"
offset = "0x00050E30"
[[register]]
name = "GICH_APR0_ALIAS7"
type = "rw"
width = 32
description = "Active Priority Register"
default = "0x00000000"
offset = "0x00050EF0"
[[register]]
name = "GICH_LR0_ALIAS7"
type = "rw"
width = 32
description = "List Register 0"
default = "0x00000000"
offset = "0x00050F00"
[[register]]
name = "GICH_LR1_ALIAS7"
type = "rw"
width = 32
description = "List Register 1"
default = "0x00000000"
offset = "0x00050F04"
[[register]]
name = "GICH_LR2_ALIAS7"
type = "rw"
width = 32
description = "List Register 2"
default = "0x00000000"
offset = "0x00050F08"
[[register]]
name = "GICH_LR3_ALIAS7"
type = "rw"
width = 32
description = "List Register 3"
default = "0x00000000"
offset = "0x00050F0C"
[[register]]
name = "GICV_CTLR"
type = "rw"
width = 32
description = "Virtual Machine Control Register"
default = "0x00000000"
offset = "0x00060000"
[[register]]
name = "GICV_PMR"
type = "rw"
width = 32
description = "VM Priority Mask Register"
default = "0x00000000"
offset = "0x00060004"
[[register]]
name = "GICV_BPR"
type = "rw"
width = 32
description = "VM Binary Point Register"
default = "0x00000002"
offset = "0x00060008"
[[register]]
name = "GICV_IAR"
type = "ro"
width = 32
description = "VM Interrupt Acknowledge Register"
default = "0x000003FF"
offset = "0x0006000C"
[[register]]
name = "GICV_EOIR"
type = "wo"
width = 32
description = "VM End of Interrupt Register"
default = "0x00000000"
offset = "0x00060010"
[[register]]
name = "GICV_RPR"
type = "ro"
width = 32
description = "VM Running Priority Register"
default = "0x000000FF"
offset = "0x00060014"
[[register]]
name = "GICV_HPPIR"
type = "ro"
width = 32
description = "VM Highest Priority Pending Interrupt Register"
default = "0x000003FF"
offset = "0x00060018"
[[register]]
name = "GICV_ABPR"
type = "rw"
width = 32
description = "VM Aliased Binary Point Register"
default = "0x00000003"
offset = "0x0006001C"
[[register]]
name = "GICV_AIAR"
type = "ro"
width = 32
description = "VM Aliased Interrupt Acknowledge Register"
default = "0x000003FF"
offset = "0x00060020"
[[register]]
name = "GICV_AEOIR"
type = "wo"
width = 32
description = "VM Aliased End of Interrupt Register"
default = "0x00000000"
offset = "0x00060024"
[[register]]
name = "GICV_AHPPIR"
type = "ro"
width = 32
description = "VM Aliased Highest Priority Pending Interrupt Register"
default = "0x000003FF"
offset = "0x00060028"
[[register]]
name = "GICV_APR0"
type = "rw"
width = 32
description = "VM Active Priority Register"
default = "0x00000000"
offset = "0x000600D0"
[[register]]
name = "GICV_IIDR"
type = "ro"
width = 32
description = "VM CPU Interface Identification Register"
default = "0x0202143B"
offset = "0x000600FC"
[[register]]
name = "GICV_DIR"
type = "wo"
width = 32
description = "VM Deactivate Interrupt Register"
default = "0x00000000"
offset = "0x00070000"
