#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 14 07:05:04 2024
# Process ID: 14972
# Current directory: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent464 D:\HuaweiMoveData\Users\kiwi\Desktop\SA_lenet_mul\project_1\project_1.xpr
# Log file: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/vivado.log
# Journal file: D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_19.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1114.539 ; gain = 459.684
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351BA1EE2A
set_property PROGRAM.FILE {D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/impl_1/in_out.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/impl_1/in_out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.runs/impl_1/in_out.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3105.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3105.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_behav -key {Behavioral:sim_1:Functional:test_top} -tclbatch {test_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 3358.738 ; gain = 253.094
restart
INFO: [Simtcl 6-17] Simulation restarted
run 101 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_19.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias1_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias2_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias3_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias4_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/bias5_bias_group3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom0.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row0.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom1.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row1.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom10.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row10.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom11.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row11.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom12.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row12.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom13.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row13.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom14.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row14.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom15.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row15.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom16.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row16.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom17.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row17.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom18.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row18.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom19.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row19.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom2.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row2.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom20.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row20.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom21.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row21.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom22.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row22.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom23.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row23.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom24.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row24.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom25.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row25.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom26.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row26.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom27.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row27.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom28.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row28.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom29.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row29.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom3.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row3.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom30.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row30.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom31.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row31.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom4.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row4.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom5.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row5.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom6.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row6.coe'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/data_rom7.mif'
INFO: [SIM-utils-43] Exported 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim/mul_data_row7.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom3/sim/bias5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom2/sim/bias5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom1/sim/bias5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias5_rom0/sim/bias5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom3/sim/bias4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom2/sim/bias4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom1/sim/bias4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias4_rom0/sim/bias4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom3/sim/bias3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom2/sim/bias3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom1/sim/bias3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias3_rom0/sim/bias3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom3/sim/bias2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom2/sim/bias2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom1/sim/bias2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias2_rom0/sim/bias2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom3/sim/bias1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom2/sim/bias1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom1/sim/bias1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/bias1_rom0/sim/bias1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom3/sim/weight5_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom2/sim/weight5_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom1/sim/weight5_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight5_rom0/sim/weight5_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight5_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom3/sim/weight4_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom2/sim/weight4_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom1/sim/weight4_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight4_rom0/sim/weight4_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight4_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom3/sim/weight3_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom2/sim/weight3_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom1/sim/weight3_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight3_rom0/sim/weight3_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight3_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom3/sim/weight2_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom2/sim/weight2_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom1/sim/weight2_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight2_rom0/sim/weight2_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom3/sim/weight1_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom2/sim/weight1_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom1/sim/weight1_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/weight1_rom0/sim/weight1_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom31_1/sim/data_rom31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom30_1/sim/data_rom30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom29_1/sim/data_rom29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom28_1/sim/data_rom28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom27_1/sim/data_rom27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom26_1/sim/data_rom26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom25_1/sim/data_rom25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom24_1/sim/data_rom24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom23_1/sim/data_rom23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom22_1/sim/data_rom22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom21_1/sim/data_rom21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom20_1/sim/data_rom20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom19_1/sim/data_rom19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom18_1/sim/data_rom18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom17_1/sim/data_rom17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom16_1/sim/data_rom16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom15_1/sim/data_rom15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom14_1/sim/data_rom14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom13_1/sim/data_rom13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom12_1/sim/data_rom12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom11_1/sim/data_rom11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom10_1/sim/data_rom10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom9_1/sim/data_rom9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom8_1/sim/data_rom8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom7_1/sim/data_rom7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom6_1/sim/data_rom6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom5_1/sim/data_rom5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom4_1/sim/data_rom4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom3_1/sim/data_rom3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom2_1/sim/data_rom2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom1_1/sim/data_rom1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/ip/data_rom0_1/sim/data_rom0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ACTIVATION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTIVATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/CNN_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MUL_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/MultiLayer_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiLayer_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/POOLING_CONTROLLER_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POOLING_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/SA_OS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_OS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_rom1
INFO: [VRFC 10-311] analyzing module bias_rom2
INFO: [VRFC 10-311] analyzing module bias_rom3
INFO: [VRFC 10-311] analyzing module bias_rom4
INFO: [VRFC 10-311] analyzing module bias_rom5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/cnn_out_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_out_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/fc_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.srcs/sources_1/new/key_fliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/mul_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_PIPE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/ram_new_ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_ram_ch
INFO: [VRFC 10-311] analyzing module ram_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom
INFO: [VRFC 10-311] analyzing module weight_rom2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_rom_fc
INFO: [VRFC 10-311] analyzing module weight_rom_fc2
INFO: [VRFC 10-311] analyzing module weight_rom_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3358.738 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3358.738 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_19.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea9e4af5a0cc4f92a45d56e84e7be9e7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:86]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:104]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:92]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:110]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:189]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:197]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:206]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:215]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:293]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:301]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/weight_rom_fc.v:319]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:68]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:88]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:161]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:167]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:181]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:255]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:261]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:268]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:348]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:442]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:448]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:455]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addra' [D:/HuaweiMoveData/Users/kiwi/Desktop/SA_lenet_mul/src/bias_rom.v:462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom4
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom5
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom6
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom7
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom8
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom9
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom10
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom11
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom12
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom13
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom14
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom15
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom16
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom17
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom18
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom19
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom20
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom21
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom22
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom23
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom24
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom25
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom26
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom27
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom28
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom29
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom30
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom31
Compiling module xil_defaultlib.data_ram(DW=16,ROWS=4)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight1_rom3
Compiling module xil_defaultlib.weight_rom(DW=16,ROM_NUM=4,ROM_S...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight2_rom3
Compiling module xil_defaultlib.weight_rom2(DW=16,ROM_NUM=4,ROM_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight3_rom3
Compiling module xil_defaultlib.weight_rom_fc(DW=16,ROM_NUM=4,RO...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight4_rom3
Compiling module xil_defaultlib.weight_rom_fc2(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight5_rom3
Compiling module xil_defaultlib.weight_rom_fc3(DW=16,ROM_NUM=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias1_rom3
Compiling module xil_defaultlib.bias_rom1(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias2_rom3
Compiling module xil_defaultlib.bias_rom2(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias3_rom3
Compiling module xil_defaultlib.bias_rom3(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias4_rom3
Compiling module xil_defaultlib.bias_rom4(DW=16,ROM_NUM_BIAS=4,R...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias5_rom3
Compiling module xil_defaultlib.bias_rom5(DW=16,ROM_NUM_BIAS=4,R...
Compiling module xil_defaultlib.MultiLayer_CNN
Compiling module xil_defaultlib.MUL_PE(DW=16)
Compiling module xil_defaultlib.MUL_PIPE(DW=16)
Compiling module xil_defaultlib.PE(DW=16,CNT_W=9)
Compiling module xil_defaultlib.SA_OS(DW=16,CNT_W=9,ROWS=4,COLS=...
Compiling module xil_defaultlib.POOLING_CONTROLLER
Compiling module xil_defaultlib.POOLING(DW=16)
Compiling module xil_defaultlib.ACTIVATION(DW=16)
Compiling module xil_defaultlib.cnn_out_ctrl
Compiling module xil_defaultlib.CNN_MODULE(DW=16,ADDR_DW=5,CNT_W...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=14,...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_NUM_OUT=14,RAM...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=5,RAM_SIZE...
Compiling module xil_defaultlib.out_ram_ch(DW=16,RAM_NUM_OUT=5,R...
Compiling module xil_defaultlib.ram_out(DW=16,RAM_CH_OUT=16,RAM_...
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=30)
Compiling module xil_defaultlib.ram_new(DW=16,ADDR_DW=8,RAM_SIZE...
Compiling module xil_defaultlib.fc_ram(RAM_SIZE=21)
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 3358.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3358.738 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data5.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data6.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data7.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data8.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data9.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data10.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data11.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data12.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data13.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data14.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data15.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data16.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data17.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data18.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data19.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data20.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data21.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data22.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data23.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data24.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data25.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data26.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data27.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data28.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data29.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data30.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_data_ram.data31.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_2.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_3.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_4.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_weight_rom_5.weight3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom2.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom3.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom4.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_top.u_bias_rom5.rom3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 3358.738 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351BA1EE2A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 07:27:43 2024...
