Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:49:59 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.776        0.000                      0                  930        0.047        0.000                      0                  930        3.225        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.776        0.000                      0                  930        0.047        0.000                      0                  930        3.225        0.000                       0                   378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.756ns (24.115%)  route 2.379ns (75.885%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.375     2.222    mult_pipe0/done_buf_reg[0]_0
    SLICE_X19Y75         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.420 r  mult_pipe0/out[31]_i_1__2/O
                         net (fo=33, routed)          0.751     3.171    bin_read0_0/bin_read0_0_write_en
    SLICE_X21Y71         FDRE                                         r  bin_read0_0/out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.025     7.025    bin_read0_0/clk
    SLICE_X21Y71         FDRE                                         r  bin_read0_0/out_reg[27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y71         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     6.947    bin_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.756ns (24.115%)  route 2.379ns (75.885%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.375     2.222    mult_pipe0/done_buf_reg[0]_0
    SLICE_X19Y75         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.420 r  mult_pipe0/out[31]_i_1__2/O
                         net (fo=33, routed)          0.751     3.171    bin_read0_0/bin_read0_0_write_en
    SLICE_X21Y71         FDRE                                         r  bin_read0_0/out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.025     7.025    bin_read0_0/clk
    SLICE_X21Y71         FDRE                                         r  bin_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y71         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043     6.947    bin_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.756ns (24.115%)  route 2.379ns (75.885%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.375     2.222    mult_pipe0/done_buf_reg[0]_0
    SLICE_X19Y75         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.420 r  mult_pipe0/out[31]_i_1__2/O
                         net (fo=33, routed)          0.751     3.171    bin_read0_0/bin_read0_0_write_en
    SLICE_X21Y71         FDRE                                         r  bin_read0_0/out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.025     7.025    bin_read0_0/clk
    SLICE_X21Y71         FDRE                                         r  bin_read0_0/out_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y71         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     6.947    bin_read0_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.756ns (24.115%)  route 2.379ns (75.885%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.375     2.222    mult_pipe0/done_buf_reg[0]_0
    SLICE_X19Y75         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.420 r  mult_pipe0/out[31]_i_1__2/O
                         net (fo=33, routed)          0.751     3.171    bin_read0_0/bin_read0_0_write_en
    SLICE_X21Y71         FDRE                                         r  bin_read0_0/out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.025     7.025    bin_read0_0/clk
    SLICE_X21Y71         FDRE                                         r  bin_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y71         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    bin_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.756ns (24.316%)  route 2.353ns (75.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.375     2.222    mult_pipe0/done_buf_reg[0]_0
    SLICE_X19Y75         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.420 r  mult_pipe0/out[31]_i_1__2/O
                         net (fo=33, routed)          0.725     3.145    bin_read0_0/bin_read0_0_write_en
    SLICE_X20Y67         FDRE                                         r  bin_read0_0/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.026     7.026    bin_read0_0/clk
    SLICE_X20Y67         FDRE                                         r  bin_read0_0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y67         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     6.947    bin_read0_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.756ns (24.316%)  route 2.353ns (75.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.375     2.222    mult_pipe0/done_buf_reg[0]_0
    SLICE_X19Y75         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.420 r  mult_pipe0/out[31]_i_1__2/O
                         net (fo=33, routed)          0.725     3.145    bin_read0_0/bin_read0_0_write_en
    SLICE_X20Y67         FDRE                                         r  bin_read0_0/out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.026     7.026    bin_read0_0/clk
    SLICE_X20Y67         FDRE                                         r  bin_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y67         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     6.947    bin_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.756ns (24.309%)  route 2.354ns (75.691%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.375     2.222    mult_pipe0/done_buf_reg[0]_0
    SLICE_X19Y75         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.420 r  mult_pipe0/out[31]_i_1__2/O
                         net (fo=33, routed)          0.726     3.146    bin_read0_0/bin_read0_0_write_en
    SLICE_X20Y67         FDRE                                         r  bin_read0_0/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.026     7.026    bin_read0_0/clk
    SLICE_X20Y67         FDRE                                         r  bin_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y67         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     6.948    bin_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.756ns (24.309%)  route 2.354ns (75.691%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.375     2.222    mult_pipe0/done_buf_reg[0]_0
    SLICE_X19Y75         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.420 r  mult_pipe0/out[31]_i_1__2/O
                         net (fo=33, routed)          0.726     3.146    bin_read0_0/bin_read0_0_write_en
    SLICE_X20Y67         FDRE                                         r  bin_read0_0/out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.026     7.026    bin_read0_0/clk
    SLICE_X20Y67         FDRE                                         r  bin_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y67         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     6.948    bin_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.732ns (25.829%)  route 2.102ns (74.171%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.450     2.297    mult_pipe0/done_buf_reg[0]_0
    SLICE_X18Y72         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     2.471 r  mult_pipe0/out_tmp0__0_i_11/O
                         net (fo=1, routed)           0.399     2.870    mult_pipe0/out_tmp0__0/A[6]
    DSP48E2_X1Y28        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X1Y28        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y28        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.311     6.698    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.725ns (25.655%)  route 2.101ns (74.345%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X22Y75         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.514     0.646    fsm2/cond_computed1_out
    SLICE_X22Y74         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.745 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.116     0.861    fsm2/out_reg[0]_1
    SLICE_X23Y74         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     0.975 f  fsm2/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=22, routed)          0.261     1.236    fsm0/out_reg[0]_7
    SLICE_X22Y72         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     1.336 r  fsm0/B_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.362     1.698    fsm/out_reg[0]_3
    SLICE_X21Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.847 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.463     2.310    mult_pipe0/done_buf_reg[0]_0
    SLICE_X19Y74         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     2.477 r  mult_pipe0/out_tmp_reg_i_10/O
                         net (fo=1, routed)           0.385     2.862    mult_pipe0/out_tmp_reg/B[5]
    DSP48E2_X1Y29        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X1Y29        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y29        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.299     6.710    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                  3.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X19Y70         FDRE                                         r  mult_pipe0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[21]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read0_0/Q[21]
    SLICE_X19Y69         FDRE                                         r  bin_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X19Y69         FDRE                                         r  bin_read0_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y69         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X26Y68         FDRE                                         r  mult_pipe1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[12]/Q
                         net (fo=1, routed)           0.062     0.114    bin_read1_0/Q[12]
    SLICE_X25Y68         FDRE                                         r  bin_read1_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    bin_read1_0/clk
    SLICE_X25Y68         FDRE                                         r  bin_read1_0/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y68         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cond_computed/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.012     0.012    cond_computed/clk
    SLICE_X22Y72         FDRE                                         r  cond_computed/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    k_0/cond_computed_out
    SLICE_X22Y72         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     0.109 r  k_0/out[0]_i_1__8/O
                         net (fo=1, routed)           0.006     0.115    cond_stored/out_reg[0]_1
    SLICE_X22Y72         FDRE                                         r  cond_stored/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.018     0.018    cond_stored/clk
    SLICE_X22Y72         FDRE                                         r  cond_stored/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y72         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    cond_stored/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X19Y70         FDRE                                         r  mult_pipe0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[22]/Q
                         net (fo=1, routed)           0.067     0.119    bin_read0_0/Q[22]
    SLICE_X19Y69         FDRE                                         r  bin_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X19Y69         FDRE                                         r  bin_read0_0/out_reg[22]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y69         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X19Y69         FDRE                                         r  mult_pipe0/out_tmp_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_tmp_reg[7]__0/Q
                         net (fo=1, routed)           0.075     0.126    mult_pipe0/out_tmp_reg[7]__0_n_0
    SLICE_X19Y69         FDRE                                         r  mult_pipe0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X19Y69         FDRE                                         r  mult_pipe0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y69         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.012     0.012    mult_pipe1/clk
    SLICE_X25Y68         FDRE                                         r  mult_pipe1/out_tmp_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y68         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe1/out_tmp_reg[11]__0/Q
                         net (fo=1, routed)           0.073     0.125    mult_pipe1/out_tmp_reg[11]__0_n_0
    SLICE_X25Y68         FDRE                                         r  mult_pipe1/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.018     0.018    mult_pipe1/clk
    SLICE_X25Y68         FDRE                                         r  mult_pipe1/out_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y68         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    mult_pipe1/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X24Y67         FDRE                                         r  mult_pipe1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[1]/Q
                         net (fo=1, routed)           0.075     0.127    bin_read1_0/Q[1]
    SLICE_X24Y68         FDRE                                         r  bin_read1_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    bin_read1_0/clk
    SLICE_X24Y68         FDRE                                         r  bin_read1_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y68         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read1_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.038ns (33.333%)  route 0.076ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X19Y70         FDRE                                         r  mult_pipe0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[16]/Q
                         net (fo=1, routed)           0.076     0.127    bin_read0_0/Q[16]
    SLICE_X19Y69         FDRE                                         r  bin_read0_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X19Y69         FDRE                                         r  bin_read0_0/out_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y69         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X19Y69         FDRE                                         r  mult_pipe0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[9]/Q
                         net (fo=1, routed)           0.076     0.128    bin_read0_0/Q[9]
    SLICE_X19Y68         FDRE                                         r  bin_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X19Y68         FDRE                                         r  bin_read0_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y68         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.783%)  route 0.075ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X20Y70         FDRE                                         r  mult_pipe0/out_tmp_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  mult_pipe0/out_tmp_reg[0]__0/Q
                         net (fo=1, routed)           0.075     0.128    mult_pipe0/out_tmp_reg[0]__0_n_0
    SLICE_X20Y69         FDRE                                         r  mult_pipe0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X20Y69         FDRE                                         r  mult_pipe0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y69         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y30  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y29  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y28  mult_pipe1/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y27  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y72   A_int_read0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y72   A_int_read0_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y74   A_int_read0_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y73   A_int_read0_0/out_reg[11]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y72   A_int_read0_0/out_reg[12]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y74   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y72   A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y72   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y74   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y73   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y72   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y72   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y74   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y72   A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y72   A_int_read0_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y74   A_int_read0_0/out_reg[16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y72   A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y72   A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y72   A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y72   A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y74   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y74   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y73   A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y73   A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y72   A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y72   A_int_read0_0/out_reg[12]/C



