# //  ModelSim SE-64 10.2b May 16 2013 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L altera_mf_ver -L altera_ver -L cycloneii_ver -L cycloneive_ver -do {view objects; do scripts/system.do; run 1000;} -onfinish stop -wlf system_tb.wlf work.system_tb 
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.register_file_if
# Loading work.register_file
# Loading work.program_count
# Loading work.control_unit
# Loading work.alu
# Loading work.if_id_latch
# Loading work.id_ex_latch
# Loading work.ex_mem_latch
# Loading work.mem_wb_latch
# Loading work.branch_mux
# Loading work.npc_mux
# Loading work.extender
# Loading work.alu_source_mux
# Loading work.reg_dest_mux
# Loading work.mem_to_reg_mux
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# view objects 
# .main_pane.objects.interior.cs.body.tree
#  do scripts/system.do 
# ** Error: (vish-4014) No objects found matching '/system_tb/DUT/CPU/DP/REQUEST/request_dmemREN'.
# Executing ONERROR command at macro ./scripts/system.do line 13
# ** Error: (vish-4014) No objects found matching '/system_tb/DUT/CPU/DP/REQUEST/request_dmemWEN'.
# Executing ONERROR command at macro ./scripts/system.do line 14
# ** Error: (vish-4014) No objects found matching '/system_tb/DUT/CPU/DP/RB/request_dmemREN_output'.
# Executing ONERROR command at macro ./scripts/system.do line 22
# ** Error: (vish-4014) No objects found matching '/system_tb/DUT/CPU/DP/RB/request_dmemWEN_output'.
# Executing ONERROR command at macro ./scripts/system.do line 23
#  run 1000 
# Starting Processor.
#  
add wave -position end  sim:/system_tb/DUT/CPU/DP/dpif/ihit
add wave -position end  sim:/system_tb/DUT/CPU/DP/dpif/halt
add wave -position end  sim:/system_tb/DUT/CPU/DP/dpif/dmemWEN
add wave -position end  sim:/system_tb/DUT/CPU/DP/dpif/dmemREN
add wave -position end  sim:/system_tb/DUT/CPU/DP/dpif/dhit
restart -f; runu -all
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.register_file_if
# Loading work.register_file
# Loading work.program_count
# Loading work.control_unit
# Loading work.alu
# Loading work.if_id_latch
# Loading work.id_ex_latch
# Loading work.ex_mem_latch
# Loading work.mem_wb_latch
# Loading work.branch_mux
# Loading work.npc_mux
# Loading work.extender
# Loading work.alu_source_mux
# Loading work.reg_dest_mux
# Loading work.mem_to_reg_mux
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# invalid command name "runu"
restart -f; run -all
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.register_file_if
# Loading work.register_file
# Loading work.program_count
# Loading work.control_unit
# Loading work.alu
# Loading work.if_id_latch
# Loading work.id_ex_latch
# Loading work.ex_mem_latch
# Loading work.mem_wb_latch
# Loading work.branch_mux
# Loading work.npc_mux
# Loading work.extender
# Loading work.alu_source_mux
# Loading work.reg_dest_mux
# Loading work.mem_to_reg_mux
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Starting Processor.
# Halted at 1680 time and ran for         83 cycles.
# Starting memory dump.
# Finished memory dump.
# Break in Module test at testbench/system_tb.sv line 80
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/ramstore
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/ramstate
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/ramload
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/ramaddr
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/ramWEN
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/ramREN
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/iwait
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/iload
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/iaddr
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/iREN
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/dwait
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/dstore
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/dload
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/daddr
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/dWEN
add wave -position end  sim:/system_tb/DUT/CPU/CC/ccif/dREN
rstat -f; run 2500
# invalid command name "rstat"
rstart -f; run 2500
# invalid command name "rstart"
restart -f; run 2500
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.register_file_if
# Loading work.register_file
# Loading work.program_count
# Loading work.control_unit
# Loading work.alu
# Loading work.if_id_latch
# Loading work.id_ex_latch
# Loading work.ex_mem_latch
# Loading work.mem_wb_latch
# Loading work.branch_mux
# Loading work.npc_mux
# Loading work.extender
# Loading work.alu_source_mux
# Loading work.reg_dest_mux
# Loading work.mem_to_reg_mux
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Starting Processor.
# Halted at 1680 time and ran for         83 cycles.
# Starting memory dump.
add wave -position end  sim:/system_tb/DUT/CPU/DP/EXMEM/stall
restart -f; run 2500
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.register_file_if
# Loading work.register_file
# Loading work.program_count
# Loading work.control_unit
# Loading work.alu
# Loading work.if_id_latch
# Loading work.id_ex_latch
# Loading work.ex_mem_latch
# Loading work.mem_wb_latch
# Loading work.branch_mux
# Loading work.npc_mux
# Loading work.extender
# Loading work.alu_source_mux
# Loading work.reg_dest_mux
# Loading work.mem_to_reg_mux
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Starting Processor.
# Halted at 1680 time and ran for         83 cycles.
# Starting memory dump.
add wave -position end  sim:/system_tb/DUT/RAM/count

restart -f; run 2500
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.register_file_if
# Loading work.register_file
# Loading work.program_count
# Loading work.control_unit
# Loading work.alu
# Loading work.if_id_latch
# Loading work.id_ex_latch
# Loading work.ex_mem_latch
# Loading work.mem_wb_latch
# Loading work.branch_mux
# Loading work.npc_mux
# Loading work.extender
# Loading work.alu_source_mux
# Loading work.reg_dest_mux
# Loading work.mem_to_reg_mux
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Starting Processor.
# Halted at 1680 time and ran for         83 cycles.
# Starting memory dump.
