 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Thu May  5 22:53:44 2022
****************************************

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
Wire Load Model Mode: segmented

  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11702/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7055/ZN (INVD1BWP)                                     0.03       0.53 f
  U8515/ZN (NR2D1BWP)                                     0.03       0.56 r
  node0/mult_140/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_140/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_140/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_140/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_140/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_140/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_140/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_140/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_140/S2_10_1/CO (FA1D0BWP)                    0.07       1.18 r
  node0/mult_140/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_140/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_140/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_140/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5196/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7702/ZN (NR2D1BWP)                                     0.03       1.52 r
  U7544/ZN (NR2D1BWP)                                     0.01       1.54 f
  U5192/Z (XOR2D1BWP)                                     0.04       1.58 r
  node0/add_2_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 r
  node0/add_2_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 r
  node0/add_2_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 r
  node0/add_2_root_add_0_root_add_140_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.76 r
  node0/add_2_root_add_0_root_add_140_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.80 r
  node0/add_2_root_add_0_root_add_140_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.85 f
  node0/add_0_root_add_0_root_add_140_3/U1_20/Z (XOR3D1BWP)
                                                          0.08       1.93 r
  node0/mul4_reg[20]/D (DFQD1BWP)                         0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11701/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U10328/ZN (INVD1BWP)                                    0.03       0.53 f
  U11741/ZN (NR2D1BWP)                                    0.03       0.56 r
  node0/mult_137/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_137/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_137/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_137/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_137/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_137/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_137/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_137/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_137/S2_10_1/CO (FA1D0BWP)                    0.07       1.18 r
  node0/mult_137/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_137/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_137/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_137/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5727/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7700/ZN (NR2D1BWP)                                     0.03       1.52 r
  U7542/ZN (NR2D1BWP)                                     0.01       1.54 f
  U5723/Z (XOR2D1BWP)                                     0.04       1.58 r
  node0/add_2_root_add_0_root_add_137_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 r
  node0/add_2_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 r
  node0/add_2_root_add_0_root_add_137_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.72 r
  node0/add_2_root_add_0_root_add_137_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.76 r
  node0/add_2_root_add_0_root_add_137_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.80 r
  node0/add_2_root_add_0_root_add_137_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.85 f
  node0/add_0_root_add_0_root_add_137_3/U1_20/Z (XOR3D1BWP)
                                                          0.08       1.93 r
  node0/mul2_reg[20]/D (DFQD1BWP)                         0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11701/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U10328/ZN (INVD1BWP)                                    0.03       0.53 f
  U11739/ZN (NR2D1BWP)                                    0.03       0.56 r
  node0/mult_136/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_136/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_136/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_136/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_136/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_136/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_136/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_136/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_136/S2_10_1/CO (FA1D0BWP)                    0.07       1.18 r
  node0/mult_136/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_136/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_136/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_136/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5505/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7699/ZN (NR2D1BWP)                                     0.03       1.52 r
  U7541/ZN (NR2D1BWP)                                     0.01       1.54 f
  U5501/Z (XOR2D1BWP)                                     0.04       1.58 r
  node0/add_2_root_add_0_root_add_136_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 r
  node0/add_2_root_add_0_root_add_136_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 r
  node0/add_2_root_add_0_root_add_136_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.72 r
  node0/add_2_root_add_0_root_add_136_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.76 r
  node0/add_2_root_add_0_root_add_136_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.80 r
  node0/add_2_root_add_0_root_add_136_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.85 f
  node0/add_0_root_add_0_root_add_136_3/U1_20/Z (XOR3D1BWP)
                                                          0.08       1.93 r
  node0/mul1_reg[20]/D (DFQD1BWP)                         0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11702/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7055/ZN (INVD1BWP)                                     0.03       0.53 f
  U8513/ZN (NR2D1BWP)                                     0.03       0.56 r
  node0/mult_139/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_139/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_139/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_139/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_139/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_139/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_139/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_139/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_139/S2_10_1/CO (FA1D0BWP)                    0.07       1.17 r
  node0/mult_139/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_139/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_139/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_139/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5451/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7701/ZN (NR2D1BWP)                                     0.03       1.52 r
  U7543/ZN (NR2D1BWP)                                     0.01       1.54 f
  U5447/Z (XOR2D1BWP)                                     0.04       1.58 r
  node0/add_2_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 r
  node0/add_2_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 r
  node0/add_2_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.72 r
  node0/add_2_root_add_0_root_add_139_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.76 r
  node0/add_2_root_add_0_root_add_139_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.80 r
  node0/add_2_root_add_0_root_add_139_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.85 f
  node0/add_0_root_add_0_root_add_139_3/U1_20/Z (XOR3D1BWP)
                                                          0.08       1.93 r
  node0/mul3_reg[20]/D (DFQD1BWP)                         0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U935/CO (FA1D0BWP)                                      0.08       0.40 f
  U953/S (FA1D0BWP)                                       0.05       0.45 r
  U12045/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11709/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7049/ZN (INVD1BWP)                                     0.03       0.53 f
  U8639/ZN (NR2D1BWP)                                     0.03       0.56 r
  node1/mult_140/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node1/mult_140/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node1/mult_140/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node1/mult_140/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node1/mult_140/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node1/mult_140/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node1/mult_140/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node1/mult_140/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node1/mult_140/S2_10_1/CO (FA1D0BWP)                    0.07       1.17 r
  node1/mult_140/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node1/mult_140/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node1/mult_140/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node1/mult_140/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U2675/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7720/ZN (NR2D1BWP)                                     0.03       1.52 r
  U7554/ZN (NR2D1BWP)                                     0.01       1.54 f
  U2671/Z (XOR2D1BWP)                                     0.04       1.58 r
  node1/add_2_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 r
  node1/add_2_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 r
  node1/add_2_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.72 r
  node1/add_2_root_add_0_root_add_140_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.76 r
  node1/add_2_root_add_0_root_add_140_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.80 r
  node1/add_2_root_add_0_root_add_140_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.85 f
  node1/add_0_root_add_0_root_add_140_3/U1_20/Z (XOR3D1BWP)
                                                          0.08       1.93 r
  node1/mul4_reg[20]/D (DFQD1BWP)                         0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node1/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U935/CO (FA1D0BWP)                                      0.08       0.40 f
  U953/S (FA1D0BWP)                                       0.05       0.45 r
  U12045/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11709/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7049/ZN (INVD1BWP)                                     0.03       0.53 f
  U8837/ZN (NR2D1BWP)                                     0.03       0.56 r
  node1/mult_139/S2_2_1/CO (FA1D0BWP)                     0.08       0.63 r
  node1/mult_139/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node1/mult_139/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node1/mult_139/S2_5_1/CO (FA1D0BWP)                     0.07       0.83 r
  node1/mult_139/S2_6_1/CO (FA1D0BWP)                     0.07       0.90 r
  node1/mult_139/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node1/mult_139/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node1/mult_139/S2_9_1/CO (FA1D0BWP)                     0.07       1.10 r
  node1/mult_139/S2_10_1/CO (FA1D0BWP)                    0.07       1.17 r
  node1/mult_139/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node1/mult_139/S2_12_1/CO (FA1D0BWP)                    0.07       1.30 r
  node1/mult_139/S2_13_1/CO (FA1D0BWP)                    0.07       1.37 r
  node1/mult_139/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U2922/Z (XOR2D1BWP)                                     0.04       1.49 f
  U7749/ZN (NR2D1BWP)                                     0.03       1.52 r
  U7562/ZN (NR2D1BWP)                                     0.01       1.53 f
  U2918/Z (XOR2D1BWP)                                     0.04       1.57 r
  node1/add_2_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.64 r
  node1/add_2_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.68 r
  node1/add_2_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.72 r
  node1/add_2_root_add_0_root_add_139_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.76 r
  node1/add_2_root_add_0_root_add_139_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.80 r
  node1/add_2_root_add_0_root_add_139_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.84 f
  node1/add_0_root_add_0_root_add_139_3/U1_20/Z (XOR3D1BWP)
                                                          0.08       1.92 r
  node1/mul3_reg[20]/D (DFQD1BWP)                         0.00       1.92 r
  data arrival time                                                  1.92

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node1/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12043/ZN (INVD1BWP)                                    0.01       0.26 f
  U12044/ZN (NR2D1BWP)                                    0.02       0.28 r
  U943/S (FA1D0BWP)                                       0.05       0.33 f
  U944/CO (FA1D0BWP)                                      0.08       0.40 f
  U959/S (FA1D0BWP)                                       0.05       0.45 r
  U12052/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11712/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7066/ZN (INVD1BWP)                                     0.03       0.53 f
  U8825/ZN (NR2D1BWP)                                     0.03       0.56 r
  node1/mult_137_2/S2_2_1/CO (FA1D0BWP)                   0.08       0.64 r
  node1/mult_137_2/S2_3_1/CO (FA1D0BWP)                   0.07       0.70 r
  node1/mult_137_2/S2_4_1/CO (FA1D0BWP)                   0.07       0.77 r
  node1/mult_137_2/S2_5_1/CO (FA1D0BWP)                   0.07       0.84 r
  node1/mult_137_2/S2_6_1/CO (FA1D0BWP)                   0.07       0.91 r
  node1/mult_137_2/S2_7_1/CO (FA1D0BWP)                   0.07       0.97 r
  node1/mult_137_2/S2_8_1/CO (FA1D0BWP)                   0.07       1.04 r
  node1/mult_137_2/S2_9_1/CO (FA1D0BWP)                   0.07       1.11 r
  node1/mult_137_2/S2_10_1/CO (FA1D0BWP)                  0.07       1.17 r
  node1/mult_137_2/S2_11_1/CO (FA1D0BWP)                  0.07       1.24 r
  node1/mult_137_2/S2_12_1/CO (FA1D0BWP)                  0.07       1.31 r
  node1/mult_137_2/S2_13_1/CO (FA1D0BWP)                  0.07       1.38 r
  node1/mult_137_2/S4_1/S (FA1D0BWP)                      0.08       1.45 r
  U3170/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7688/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7557/ZN (NR2D1BWP)                                     0.02       1.54 r
  U3166/Z (XOR2D1BWP)                                     0.04       1.58 f
  node1/add_1_root_add_0_root_add_137_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node1/add_1_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node1/add_1_root_add_0_root_add_137_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node1/add_1_root_add_0_root_add_137_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.77 f
  node1/add_1_root_add_0_root_add_137_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.82 r
  node1/add_0_root_add_0_root_add_137_3/U1_19/CO (FA1D0BWP)
                                                          0.06       1.88 r
  node1/add_0_root_add_0_root_add_137_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.93 f
  node1/mul2_reg[20]/D (DFQD1BWP)                         0.00       1.93 f
  data arrival time                                                  1.93

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node1/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                      0.00       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12043/ZN (INVD1BWP)                                    0.01       0.26 f
  U12044/ZN (NR2D1BWP)                                    0.02       0.28 r
  U943/S (FA1D0BWP)                                       0.05       0.33 f
  U944/CO (FA1D0BWP)                                      0.08       0.40 f
  U959/S (FA1D0BWP)                                       0.05       0.45 r
  U12052/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11712/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7066/ZN (INVD1BWP)                                     0.03       0.53 f
  U8897/ZN (NR2D1BWP)                                     0.03       0.56 r
  node1/mult_136_2/S2_2_1/CO (FA1D0BWP)                   0.08       0.63 r
  node1/mult_136_2/S2_3_1/CO (FA1D0BWP)                   0.07       0.70 r
  node1/mult_136_2/S2_4_1/CO (FA1D0BWP)                   0.07       0.77 r
  node1/mult_136_2/S2_5_1/CO (FA1D0BWP)                   0.07       0.83 r
  node1/mult_136_2/S2_6_1/CO (FA1D0BWP)                   0.07       0.90 r
  node1/mult_136_2/S2_7_1/CO (FA1D0BWP)                   0.07       0.97 r
  node1/mult_136_2/S2_8_1/CO (FA1D0BWP)                   0.07       1.04 r
  node1/mult_136_2/S2_9_1/CO (FA1D0BWP)                   0.07       1.10 r
  node1/mult_136_2/S2_10_1/CO (FA1D0BWP)                  0.07       1.17 r
  node1/mult_136_2/S2_11_1/CO (FA1D0BWP)                  0.07       1.24 r
  node1/mult_136_2/S2_12_1/CO (FA1D0BWP)                  0.07       1.30 r
  node1/mult_136_2/S2_13_1/CO (FA1D0BWP)                  0.07       1.37 r
  node1/mult_136_2/S4_1/S (FA1D0BWP)                      0.08       1.45 r
  U2599/Z (XOR2D1BWP)                                     0.04       1.49 f
  U7721/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7565/ZN (NR2D1BWP)                                     0.02       1.53 r
  U2595/Z (XOR2D1BWP)                                     0.04       1.58 f
  node1/add_1_root_add_0_root_add_136_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node1/add_1_root_add_0_root_add_136_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node1/add_1_root_add_0_root_add_136_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node1/add_1_root_add_0_root_add_136_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.76 f
  node1/add_1_root_add_0_root_add_136_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.82 r
  node1/add_0_root_add_0_root_add_136_3/U1_19/CO (FA1D0BWP)
                                                          0.06       1.88 r
  node1/add_0_root_add_0_root_add_136_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.93 f
  node1/mul1_reg[20]/D (DFQD1BWP)                         0.00       1.93 f
  data arrival time                                                  1.93

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node1/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                      0.00       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11702/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7055/ZN (INVD1BWP)                                     0.03       0.53 f
  U8515/ZN (NR2D1BWP)                                     0.03       0.56 r
  node0/mult_140/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_140/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_140/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_140/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_140/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_140/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_140/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_140/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_140/S2_10_1/CO (FA1D0BWP)                    0.07       1.18 r
  node0/mult_140/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_140/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_140/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_140/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5196/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7658/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7544/ZN (NR2D1BWP)                                     0.02       1.54 r
  U5192/Z (XOR2D1BWP)                                     0.04       1.58 f
  node0/add_2_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node0/add_2_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node0/add_2_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node0/add_2_root_add_0_root_add_140_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.77 f
  node0/add_0_root_add_0_root_add_140_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.84 f
  node0/add_0_root_add_0_root_add_140_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.89 r
  node0/mul4_reg[19]/D (DFQD1BWP)                         0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11701/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U10328/ZN (INVD1BWP)                                    0.03       0.53 f
  U11741/ZN (NR2D1BWP)                                    0.03       0.56 r
  node0/mult_137/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_137/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_137/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_137/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_137/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_137/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_137/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_137/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_137/S2_10_1/CO (FA1D0BWP)                    0.07       1.18 r
  node0/mult_137/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_137/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_137/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_137/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5727/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7656/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7542/ZN (NR2D1BWP)                                     0.02       1.54 r
  U5723/Z (XOR2D1BWP)                                     0.04       1.58 f
  node0/add_2_root_add_0_root_add_137_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node0/add_2_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node0/add_2_root_add_0_root_add_137_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node0/add_2_root_add_0_root_add_137_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.77 f
  node0/add_0_root_add_0_root_add_137_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.84 f
  node0/add_0_root_add_0_root_add_137_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.89 r
  node0/mul2_reg[19]/D (DFQD1BWP)                         0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11701/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U10328/ZN (INVD1BWP)                                    0.03       0.53 f
  U11739/ZN (NR2D1BWP)                                    0.03       0.56 r
  node0/mult_136/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_136/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_136/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_136/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_136/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_136/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_136/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_136/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_136/S2_10_1/CO (FA1D0BWP)                    0.07       1.18 r
  node0/mult_136/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_136/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_136/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_136/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5505/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7655/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7541/ZN (NR2D1BWP)                                     0.02       1.54 r
  U5501/Z (XOR2D1BWP)                                     0.04       1.58 f
  node0/add_2_root_add_0_root_add_136_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node0/add_2_root_add_0_root_add_136_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node0/add_2_root_add_0_root_add_136_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node0/add_2_root_add_0_root_add_136_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.77 f
  node0/add_0_root_add_0_root_add_136_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.84 f
  node0/add_0_root_add_0_root_add_136_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.89 r
  node0/mul1_reg[19]/D (DFQD1BWP)                         0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11702/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7055/ZN (INVD1BWP)                                     0.03       0.53 f
  U8513/ZN (NR2D1BWP)                                     0.03       0.56 r
  node0/mult_139/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_139/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_139/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_139/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_139/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_139/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_139/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_139/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_139/S2_10_1/CO (FA1D0BWP)                    0.07       1.17 r
  node0/mult_139/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_139/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_139/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_139/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5451/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7657/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7543/ZN (NR2D1BWP)                                     0.02       1.54 r
  U5447/Z (XOR2D1BWP)                                     0.04       1.58 f
  node0/add_2_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node0/add_2_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node0/add_2_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node0/add_2_root_add_0_root_add_139_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.77 f
  node0/add_0_root_add_0_root_add_139_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.84 f
  node0/add_0_root_add_0_root_add_139_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.89 r
  node0/mul3_reg[19]/D (DFQD1BWP)                         0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U935/CO (FA1D0BWP)                                      0.08       0.40 f
  U953/S (FA1D0BWP)                                       0.05       0.45 r
  U12045/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11709/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7049/ZN (INVD1BWP)                                     0.03       0.53 f
  U8639/ZN (NR2D1BWP)                                     0.03       0.56 r
  node1/mult_140/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node1/mult_140/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node1/mult_140/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node1/mult_140/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node1/mult_140/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node1/mult_140/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node1/mult_140/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node1/mult_140/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node1/mult_140/S2_10_1/CO (FA1D0BWP)                    0.07       1.17 r
  node1/mult_140/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node1/mult_140/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node1/mult_140/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node1/mult_140/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U2675/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7672/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7554/ZN (NR2D1BWP)                                     0.02       1.54 r
  U2671/Z (XOR2D1BWP)                                     0.04       1.58 f
  node1/add_2_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node1/add_2_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node1/add_2_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node1/add_2_root_add_0_root_add_140_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.77 f
  node1/add_0_root_add_0_root_add_140_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.84 f
  node1/add_0_root_add_0_root_add_140_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.89 r
  node1/mul4_reg[19]/D (DFQD1BWP)                         0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node1/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12043/ZN (INVD1BWP)                                    0.01       0.26 f
  U12044/ZN (NR2D1BWP)                                    0.02       0.28 r
  U943/S (FA1D0BWP)                                       0.05       0.33 f
  U944/CO (FA1D0BWP)                                      0.08       0.40 f
  U959/S (FA1D0BWP)                                       0.05       0.45 r
  U12052/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11712/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7066/ZN (INVD1BWP)                                     0.03       0.53 f
  U8825/ZN (NR2D1BWP)                                     0.03       0.56 r
  node1/mult_137_2/S2_2_1/CO (FA1D0BWP)                   0.08       0.64 r
  node1/mult_137_2/S2_3_1/CO (FA1D0BWP)                   0.07       0.70 r
  node1/mult_137_2/S2_4_1/CO (FA1D0BWP)                   0.07       0.77 r
  node1/mult_137_2/S2_5_1/CO (FA1D0BWP)                   0.07       0.84 r
  node1/mult_137_2/S2_6_1/CO (FA1D0BWP)                   0.07       0.91 r
  node1/mult_137_2/S2_7_1/CO (FA1D0BWP)                   0.07       0.97 r
  node1/mult_137_2/S2_8_1/CO (FA1D0BWP)                   0.07       1.04 r
  node1/mult_137_2/S2_9_1/CO (FA1D0BWP)                   0.07       1.11 r
  node1/mult_137_2/S2_10_1/CO (FA1D0BWP)                  0.07       1.17 r
  node1/mult_137_2/S2_11_1/CO (FA1D0BWP)                  0.07       1.24 r
  node1/mult_137_2/S2_12_1/CO (FA1D0BWP)                  0.07       1.31 r
  node1/mult_137_2/S2_13_1/CO (FA1D0BWP)                  0.07       1.38 r
  node1/mult_137_2/S4_1/S (FA1D0BWP)                      0.08       1.45 r
  U3170/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7688/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7557/ZN (NR2D1BWP)                                     0.02       1.54 r
  U3166/Z (XOR2D1BWP)                                     0.04       1.58 f
  node1/add_1_root_add_0_root_add_137_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node1/add_1_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node1/add_1_root_add_0_root_add_137_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node1/add_1_root_add_0_root_add_137_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.77 f
  node1/add_1_root_add_0_root_add_137_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.82 r
  node1/add_0_root_add_0_root_add_137_3/U1_19/S (FA1D0BWP)
                                                          0.07       1.89 r
  node1/mul2_reg[19]/D (DFQD1BWP)                         0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node1/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U935/CO (FA1D0BWP)                                      0.08       0.40 f
  U953/S (FA1D0BWP)                                       0.05       0.45 r
  U12045/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11709/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7049/ZN (INVD1BWP)                                     0.03       0.53 f
  U8837/ZN (NR2D1BWP)                                     0.03       0.56 r
  node1/mult_139/S2_2_1/CO (FA1D0BWP)                     0.08       0.63 r
  node1/mult_139/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node1/mult_139/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node1/mult_139/S2_5_1/CO (FA1D0BWP)                     0.07       0.83 r
  node1/mult_139/S2_6_1/CO (FA1D0BWP)                     0.07       0.90 r
  node1/mult_139/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node1/mult_139/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node1/mult_139/S2_9_1/CO (FA1D0BWP)                     0.07       1.10 r
  node1/mult_139/S2_10_1/CO (FA1D0BWP)                    0.07       1.17 r
  node1/mult_139/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node1/mult_139/S2_12_1/CO (FA1D0BWP)                    0.07       1.30 r
  node1/mult_139/S2_13_1/CO (FA1D0BWP)                    0.07       1.37 r
  node1/mult_139/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U2922/Z (XOR2D1BWP)                                     0.04       1.49 f
  U7708/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7562/ZN (NR2D1BWP)                                     0.02       1.53 r
  U2918/Z (XOR2D1BWP)                                     0.04       1.58 f
  node1/add_2_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node1/add_2_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node1/add_2_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node1/add_2_root_add_0_root_add_139_3/U1_18/S (FA1D0BWP)
                                                          0.04       1.77 f
  node1/add_0_root_add_0_root_add_139_3/U1_18/CO (FA1D0BWP)
                                                          0.07       1.84 f
  node1/add_0_root_add_0_root_add_139_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.89 r
  node1/mul3_reg[19]/D (DFQD1BWP)                         0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node1/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U12043/ZN (INVD1BWP)                                    0.01       0.26 f
  U12044/ZN (NR2D1BWP)                                    0.02       0.28 r
  U943/S (FA1D0BWP)                                       0.05       0.33 f
  U944/CO (FA1D0BWP)                                      0.08       0.40 f
  U959/S (FA1D0BWP)                                       0.05       0.45 r
  U12052/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11712/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7066/ZN (INVD1BWP)                                     0.03       0.53 f
  U8897/ZN (NR2D1BWP)                                     0.03       0.56 r
  node1/mult_136_2/S2_2_1/CO (FA1D0BWP)                   0.08       0.63 r
  node1/mult_136_2/S2_3_1/CO (FA1D0BWP)                   0.07       0.70 r
  node1/mult_136_2/S2_4_1/CO (FA1D0BWP)                   0.07       0.77 r
  node1/mult_136_2/S2_5_1/CO (FA1D0BWP)                   0.07       0.83 r
  node1/mult_136_2/S2_6_1/CO (FA1D0BWP)                   0.07       0.90 r
  node1/mult_136_2/S2_7_1/CO (FA1D0BWP)                   0.07       0.97 r
  node1/mult_136_2/S2_8_1/CO (FA1D0BWP)                   0.07       1.04 r
  node1/mult_136_2/S2_9_1/CO (FA1D0BWP)                   0.07       1.10 r
  node1/mult_136_2/S2_10_1/CO (FA1D0BWP)                  0.07       1.17 r
  node1/mult_136_2/S2_11_1/CO (FA1D0BWP)                  0.07       1.24 r
  node1/mult_136_2/S2_12_1/CO (FA1D0BWP)                  0.07       1.30 r
  node1/mult_136_2/S2_13_1/CO (FA1D0BWP)                  0.07       1.37 r
  node1/mult_136_2/S4_1/S (FA1D0BWP)                      0.08       1.45 r
  U2599/Z (XOR2D1BWP)                                     0.04       1.49 f
  U7721/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7565/ZN (NR2D1BWP)                                     0.02       1.53 r
  U2595/Z (XOR2D1BWP)                                     0.04       1.58 f
  node1/add_1_root_add_0_root_add_136_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node1/add_1_root_add_0_root_add_136_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node1/add_1_root_add_0_root_add_136_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.73 f
  node1/add_1_root_add_0_root_add_136_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.76 f
  node1/add_1_root_add_0_root_add_136_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.82 r
  node1/add_0_root_add_0_root_add_136_3/U1_19/S (FA1D0BWP)
                                                          0.07       1.88 r
  node1/mul1_reg[19]/D (DFQD1BWP)                         0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node1/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11702/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7055/ZN (INVD1BWP)                                     0.03       0.53 f
  U8515/ZN (NR2D1BWP)                                     0.03       0.56 r
  node0/mult_140/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_140/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_140/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_140/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_140/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_140/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_140/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_140/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_140/S2_10_1/CO (FA1D0BWP)                    0.07       1.18 r
  node0/mult_140/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_140/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_140/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_140/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5196/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7658/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7544/ZN (NR2D1BWP)                                     0.02       1.54 r
  U5192/Z (XOR2D1BWP)                                     0.04       1.58 f
  node0/add_2_root_add_0_root_add_140_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node0/add_2_root_add_0_root_add_140_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node0/add_2_root_add_0_root_add_140_3/U1_17/S (FA1D0BWP)
                                                          0.04       1.73 f
  node0/add_0_root_add_0_root_add_140_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.81 f
  node0/add_0_root_add_0_root_add_140_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.85 r
  node0/mul4_reg[18]/D (DFQD1BWP)                         0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul4_reg[18]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11701/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U10328/ZN (INVD1BWP)                                    0.03       0.53 f
  U11741/ZN (NR2D1BWP)                                    0.03       0.56 r
  node0/mult_137/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_137/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_137/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_137/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_137/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_137/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_137/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_137/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_137/S2_10_1/CO (FA1D0BWP)                    0.07       1.18 r
  node0/mult_137/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_137/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_137/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_137/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5727/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7656/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7542/ZN (NR2D1BWP)                                     0.02       1.54 r
  U5723/Z (XOR2D1BWP)                                     0.04       1.58 f
  node0/add_2_root_add_0_root_add_137_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node0/add_2_root_add_0_root_add_137_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node0/add_2_root_add_0_root_add_137_3/U1_17/S (FA1D0BWP)
                                                          0.04       1.73 f
  node0/add_0_root_add_0_root_add_137_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.81 f
  node0/add_0_root_add_0_root_add_137_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.85 r
  node0/mul2_reg[18]/D (DFQD1BWP)                         0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul2_reg[18]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11701/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U10328/ZN (INVD1BWP)                                    0.03       0.53 f
  U11739/ZN (NR2D1BWP)                                    0.03       0.56 r
  node0/mult_136/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_136/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_136/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_136/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_136/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_136/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_136/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_136/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_136/S2_10_1/CO (FA1D0BWP)                    0.07       1.18 r
  node0/mult_136/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_136/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_136/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_136/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5505/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7655/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7541/ZN (NR2D1BWP)                                     0.02       1.54 r
  U5501/Z (XOR2D1BWP)                                     0.04       1.58 f
  node0/add_2_root_add_0_root_add_136_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node0/add_2_root_add_0_root_add_136_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node0/add_2_root_add_0_root_add_136_3/U1_17/S (FA1D0BWP)
                                                          0.04       1.73 f
  node0/add_0_root_add_0_root_add_136_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.81 f
  node0/add_0_root_add_0_root_add_136_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.85 r
  node0/mul1_reg[18]/D (DFQD1BWP)                         0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul1_reg[18]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U12039/ZN (INVD1BWP)                                    0.01       0.26 f
  U12040/ZN (NR2D1BWP)                                    0.02       0.28 r
  U934/S (FA1D0BWP)                                       0.05       0.33 f
  U936/CO (FA1D0BWP)                                      0.08       0.40 f
  U954/S (FA1D0BWP)                                       0.05       0.45 r
  U12037/ZN (AOI22D1BWP)                                  0.02       0.47 f
  U11702/ZN (IOA21D1BWP)                                  0.03       0.50 r
  U7055/ZN (INVD1BWP)                                     0.03       0.53 f
  U8513/ZN (NR2D1BWP)                                     0.03       0.56 r
  node0/mult_139/S2_2_1/CO (FA1D0BWP)                     0.08       0.64 r
  node0/mult_139/S2_3_1/CO (FA1D0BWP)                     0.07       0.70 r
  node0/mult_139/S2_4_1/CO (FA1D0BWP)                     0.07       0.77 r
  node0/mult_139/S2_5_1/CO (FA1D0BWP)                     0.07       0.84 r
  node0/mult_139/S2_6_1/CO (FA1D0BWP)                     0.07       0.91 r
  node0/mult_139/S2_7_1/CO (FA1D0BWP)                     0.07       0.97 r
  node0/mult_139/S2_8_1/CO (FA1D0BWP)                     0.07       1.04 r
  node0/mult_139/S2_9_1/CO (FA1D0BWP)                     0.07       1.11 r
  node0/mult_139/S2_10_1/CO (FA1D0BWP)                    0.07       1.17 r
  node0/mult_139/S2_11_1/CO (FA1D0BWP)                    0.07       1.24 r
  node0/mult_139/S2_12_1/CO (FA1D0BWP)                    0.07       1.31 r
  node0/mult_139/S2_13_1/CO (FA1D0BWP)                    0.07       1.38 r
  node0/mult_139/S4_1/S (FA1D0BWP)                        0.08       1.45 r
  U5451/Z (XOR2D1BWP)                                     0.04       1.50 f
  U7657/Z (AN2XD1BWP)                                     0.02       1.52 f
  U7543/ZN (NR2D1BWP)                                     0.02       1.54 r
  U5447/Z (XOR2D1BWP)                                     0.04       1.58 f
  node0/add_2_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07       1.65 f
  node0/add_2_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.69 f
  node0/add_2_root_add_0_root_add_139_3/U1_17/S (FA1D0BWP)
                                                          0.04       1.73 f
  node0/add_0_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.81 f
  node0/add_0_root_add_0_root_add_139_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.85 r
  node0/mul3_reg[18]/D (DFQD1BWP)                         0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (ideal)                             0.00       2.22
  clock uncertainty                                      -0.15       2.07
  node0/mul3_reg[18]/CP (DFQD1BWP)                        0.00       2.07 r
  library setup time                                     -0.01       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


1
