41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 64 472 409 452 0 \NUL
input receiver connected to corresponding a_ sender
22 63 496 326 476 0 \NUL
a_ reciever is connected to 7 bit display
22 448 472 773 452 0 \NUL
b_2 is XOR of in_0 and in_1. b_1 is same as in_2
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 448 496 733 476 0 \NUL
b_0 is connected to ground for permanent 0
22 272 744 416 724 0 \NUL
Place comments here
22 272 768 412 748 0 \NUL
describing the output
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
1 470 159 481 198
1 409 198 398 159
1 337 198 326 159
1 265 198 262 159
1 169 390 136 302
1 169 396 120 326
1 169 402 104 350
1 169 408 88 374
1 328 622 361 639
1 328 662 361 679
1 472 382 473 335
1 544 382 545 335
1 616 382 617 335
1 328 582 361 599
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
19 32 216 91 197 0
in_3
19 32 240 91 221 0
in_2
19 32 264 91 245 0
in_1
19 32 288 91 269 0
in_0
20 32 512 91 493 0
c_2
20 32 536 91 517 0
c_1
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
22 209 350 645 330 0 \NUL
We suggest building each part on a new page using the -/+ buttons
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
19 210 229 269 210 0
in_3
19 210 253 269 234 0
in_2
19 210 277 269 258 0
in_1
19 210 301 269 282 0
in_0
20 352 232 411 213 0
a_3
20 352 256 411 237 0
a_2
20 352 280 411 261 0
a_1
20 352 304 411 285 0
a_0
22 300 194 342 174 0 \NUL
Part A
22 98 348 530 328 0 \NUL
input receivers are connected to the correspong senders for part A
1 353 222 266 219
1 353 246 266 243
1 353 270 266 267
1 353 294 266 291
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
22 289 151 333 131 0 \NUL
Part B
19 188 226 247 207 0
in_1
19 185 254 244 235 0
in_0
35 311 255 360 206 0 0
20 410 240 469 221 0
b_2
22 216 192 425 172 0 \NUL
b_2 is the XOR of in_0 and in_1
14 308 419 357 370
20 402 404 461 385 0
b_0
22 188 376 473 356 0 \NUL
b_0 is connected to ground for permanent 0
19 176 320 235 301 0
in_0
20 406 320 465 301 0
b_1
22 197 288 413 268 0 \NUL
b_1 has the same signal as in_0
22 216 464 413 444 0 \NUL
in_3 and in_2 are dead inputs
1 312 216 244 216
1 312 244 241 244
1 411 230 357 230
1 403 394 354 394
1 407 310 232 310
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
22 326 122 369 102 0 \NUL
Part C
3 208 220 257 171 1 0
19 31 164 90 145 0
in_2
19 32 202 91 183 0
in_1
19 29 243 88 224 0
in_0
3 199 359 248 310 1 0
3 207 458 256 409 1 0
3 248 572 297 523 1 0
5 112 178 161 129 0
5 113 218 162 169 0
5 113 258 162 209 0
19 30 295 89 276 0
in_2
19 93 337 152 318 0
in_1
5 111 309 160 260 0
19 103 374 162 355 0
in_0
19 103 425 162 406 0
in_2
19 34 461 93 442 0
in_1
5 115 477 164 428 0
19 103 500 162 481 0
in_0
19 29 591 88 572 0
in_0
5 113 606 162 557 0
19 88 529 147 510 0
in_2
19 89 556 148 537 0
in_1
4 347 364 396 315 2 0
20 431 348 490 329 0
c_0
22 390 148 618 128 0 \NUL
Implemented with Sum of Products
22 492 198 715 178 0 \NUL
c_0 = A'B'C' + A'BC + AB'C + ABC'
22 416 171 472 151 0 \NUL
A = in_2
22 412 197 474 177 0 \NUL
B = in_1 
22 412 224 473 204 0 \NUL
C = in_0 
1 87 154 113 153
1 88 192 114 193
1 85 233 114 233
1 158 153 209 181
1 159 193 209 195
1 159 233 209 209
1 86 285 112 284
1 157 284 200 320
1 159 364 200 348
1 90 451 116 452
1 159 415 208 419
1 161 452 208 433
1 159 490 208 447
1 85 581 114 581
1 144 519 249 533
1 145 546 249 547
1 159 581 249 561
1 254 195 348 325
1 245 334 348 334
1 253 433 348 344
1 294 547 348 353
1 393 339 432 338
1 149 327 200 334
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
