        DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE2_RW$$Base = .;
        * (DYNAMICCACHEABLERW_C_CORE2)            /* base and end align to cache line size */
        . = ALIGN(CACHELINESIZE);
        DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE2_RW$$Limit = .;


        DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE2_RW$$Length = ABSOLUTE(DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE2_RW$$Limit - DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE2_RW$$Base);
