QUP_ERROR_INPUT_OVER_RUN	,	V_111
spin_lock_init	,	F_67
DIV_ROUND_UP	,	F_13
shift	,	V_29
writel_relaxed	,	F_9
spi_qup_qup_irq	,	F_36
QUP_ERROR_INPUT_UNDER_RUN	,	V_109
"cannot set PAUSE state\n"	,	L_3
QUP_STATE_VALID	,	V_14
dev	,	V_21
len	,	V_81
DMA_MEM_TO_DEV	,	V_71
"cannot set RUN state\n"	,	L_2
state	,	V_15
"num-cs"	,	L_25
devm_spi_register_master	,	F_79
xfer	,	V_77
iclk	,	V_175
EIO	,	V_20
SPI_BPW_RANGE_MASK	,	F_64
opstate	,	V_12
wait_for_completion_timeout	,	F_34
spi_err	,	V_105
"core"	,	L_18
QUP_IO_M_INPUT_FIFO_SIZE	,	F_72
SPI_CS_HIGH	,	V_191
"fail to set frequency %d"	,	L_11
size	,	V_180
"spi-max-frequency"	,	L_20
spi_qup_sgl_get_nents_len	,	F_27
dma_submit_error	,	F_24
SPI_ERROR_FLAGS	,	V_107
"INPUT_OVER_RUN\n"	,	L_7
of_node	,	V_182
SPI_CPOL	,	V_139
device	,	V_159
dst_maxburst	,	V_166
spi_qup_set_state	,	F_6
spi_master_get_devdata	,	F_19
dma_rx	,	V_73
max_freq	,	V_178
spi_qup_dma_terminate	,	F_25
dma_alignment	,	V_196
w_size	,	V_11
usleep_range	,	F_7
SPI_ERROR_CLK_OVER_RUN	,	V_112
MSEC_PER_SEC	,	V_154
rx_sgl	,	V_88
"cannot enable iface clock\n"	,	L_23
spi_qup_io_config	,	F_31
of_property_read_u32	,	F_60
n_words	,	V_10
transfer_one	,	V_194
QUP_STATE_PAUSE	,	V_23
sg	,	V_79
spi_qup_suspend	,	F_86
num_chipselect	,	V_187
cur_state	,	V_17
is_block_mode	,	V_38
QUP_OP_IN_FIFO_NOT_EMPTY	,	V_42
QUP_IO_M_OUTPUT_FIFO_SIZE	,	F_71
controller	,	V_2
QUP_OPERATIONAL	,	V_6
scatterlist	,	V_57
devm_ioremap_resource	,	F_57
u8	,	T_2
QUP_ERROR_FLAGS	,	V_106
spi_qup_release_dma	,	F_48
i	,	V_28
irq	,	V_102
src_addr	,	V_163
spi_qup_do_pio	,	F_35
nents	,	V_59
pm_runtime_get_sync	,	F_92
spi_qup_prep_sg	,	F_18
spi_device	,	V_82
spi_master_suspend	,	F_87
IS_ERR_OR_NULL	,	F_21
SPI_ERROR_CLK_UNDER_RUN	,	V_113
dma_release_channel	,	F_49
QUP_IO_M_INPUT_MODE_MASK_SHIFT	,	V_137
SPI_ERROR_FLAGS_EN	,	V_205
"IN:block:%d, fifo:%d, OUT:block:%d, fifo:%d\n"	,	L_26
config	,	V_121
QUP_MX_WRITE_CNT	,	V_126
platform_device	,	V_172
spi_qup_write	,	F_17
tx_buf	,	V_45
"cannot enable core clock\n"	,	L_22
dma_align	,	V_155
num_words	,	V_26
QUP_IO_M_UNPACK_EN	,	V_135
__iomem	,	T_6
dev_dbg	,	F_8
dir	,	V_61
reinit_completion	,	F_42
spi_qup_is_valid_state	,	F_5
rx_sg	,	V_90
SPI_LOOP	,	V_115
spi_qup_can_dma	,	F_45
max_speed_hz	,	V_193
tx_nents	,	V_93
QUP_IO_M_MODES	,	V_131
spi_ioc	,	V_169
loop	,	V_16
dst_addr	,	V_165
IRQF_TRIGGER_HIGH	,	V_208
sgl	,	V_58
dmaengine_submit	,	F_23
"failed to configure RX channel\n"	,	L_16
"failed to configure TX channel\n"	,	L_17
platform_get_irq	,	F_58
ret	,	V_89
res	,	V_177
dmaengine_prep_slave_sg	,	F_20
QUP_ERROR_OUTPUT_UNDER_RUN	,	V_110
DMA_PREP_FENCE	,	V_65
QUP_CONFIG	,	V_147
QUP_CONFIG_NO_INPUT	,	V_148
pm_runtime_set_autosuspend_delay	,	F_75
SPI_CONFIG_INPUT_FIRST	,	V_144
SPI_IO_C_FORCE_CS	,	V_171
QUP_IO_M_OUTPUT_MODE_MASK_SHIFT	,	V_136
SPI_CONFIG_HS_MODE	,	V_146
dma_slave_config	,	V_156
dma_request_slave_channel_reason	,	F_51
SPI_MAX_XFER	,	V_94
"tx"	,	L_15
iterations	,	V_98
spi_qup_io_prep	,	F_37
SPI_NUM_CHIPSELECTS	,	V_186
ETIMEDOUT	,	V_97
spin_unlock_irqrestore	,	F_41
dma_async_tx_descriptor	,	V_66
readl_relaxed	,	F_2
callback_param	,	V_75
iomode	,	V_122
"iface"	,	L_19
input_cnt	,	V_130
QUP_MX_OUTPUT_CNT	,	V_128
name	,	V_209
platform_get_resource	,	F_56
"OUTPUT_OVER_RUN\n"	,	L_4
desc	,	V_67
can_dma	,	V_119
"INPUT_UNDER_RUN\n"	,	L_5
"CLK_OVER_RUN\n"	,	L_8
device_fc	,	V_162
spi_qup_pm_suspend_runtime	,	F_82
qup	,	V_49
SPI_CONFIG_LOOPBACK	,	V_142
timeout	,	V_84
dev_err	,	F_38
spi_qup_read	,	F_12
QUP_IO_M_INPUT_MODE_MASK	,	V_132
SPI_IO_C_CLK_IDLE_HIGH	,	V_140
dma_chan	,	V_68
pm_runtime_put_noidle	,	F_93
rx_bytes	,	V_33
src_maxburst	,	V_164
spi_master_resume	,	F_90
tx_done	,	V_86
mask	,	V_152
devm_clk_get	,	F_59
spi_qup_set_cs	,	F_54
tx_sgl	,	V_87
start	,	V_198
clk_disable_unprepare	,	F_62
qup_err	,	V_104
"too big size for loopback %d &gt; %d\n"	,	L_10
speed_hz	,	V_117
QUP_ERROR_OUTPUT_OVER_RUN	,	V_108
base	,	V_5
ENOMEM	,	V_185
dev_get_drvdata	,	F_83
"cannot allocate master\n"	,	L_24
QUP_IO_M_INPUT_BLOCK_SIZE	,	F_70
dma_transfer_direction	,	V_60
opflag	,	V_4
dev_info	,	F_73
"OUTPUT_UNDER_RUN\n"	,	L_6
bus_num	,	V_188
spi_master_put	,	F_81
spi_master	,	V_55
pm_runtime_suspended	,	F_88
"unknown mode = %d\n"	,	L_13
lock	,	V_124
SPI_CPHA	,	V_143
id	,	V_189
spi_qup_read_from_fifo	,	F_10
val	,	V_168
clk	,	V_174
cookie	,	V_70
cur_msg_mapped	,	V_120
spi_qup_pm_resume_runtime	,	F_85
"rx"	,	L_14
QUP_STATE	,	V_13
of_device_get_match_data	,	F_66
IRQ_HANDLED	,	V_114
words_per_block	,	V_37
QUP_IO_M_MODE_BAM	,	V_9
QUP_IO_M_PACK_EN	,	V_134
SPI_IO_CONTROL	,	V_138
disable_pm	,	V_210
spi_qup_is_dma_xfer	,	F_3
max_dma_len	,	V_197
word	,	V_31
BITS_PER_BYTE	,	V_34
QUP_MX_READ_CNT	,	V_125
flag	,	V_3
"CLK_UNDER_RUN\n"	,	L_9
QUP_STATE_MASK	,	V_22
"invalid clock frequency %d\n"	,	L_21
flags	,	V_63
resource_size_t	,	T_8
QUP_CONFIG_N	,	V_150
err_tx	,	V_160
init_completion	,	F_68
spi_qup_dma_done	,	F_15
SPI_HS_MIN_RATE	,	V_145
mode_bits	,	V_190
spi_qup_remove	,	F_91
bits_per_word	,	V_118
QUP_IO_M_MODE_FIFO	,	V_101
pm_runtime_disable	,	F_80
spi_qup_probe	,	F_55
tx_bytes	,	V_47
clk_prepare_enable	,	F_61
num_bytes	,	V_30
sg_next	,	F_28
err	,	V_167
max	,	V_78
spi_qup_transfer_one	,	F_43
EPROBE_DEFER	,	V_199
QUP_OP_OUT_SERVICE_FLAG	,	V_52
rx_done	,	V_85
SPI_MAX_RATE	,	V_183
set_cs	,	V_201
EINVAL	,	V_74
in_fifo_sz	,	V_100
DMA_DEV_TO_MEM	,	V_96
tx_sg	,	V_91
QUP_MX_INPUT_CNT	,	V_127
QUP_ERROR_FLAGS_EN	,	V_206
auto_runtime_pm	,	V_195
complete	,	F_16
chan	,	V_69
tx_conf	,	V_158
opflags	,	V_35
data	,	V_46
size_t	,	T_7
QUP_CONFIG_SPI_MODE	,	V_151
SPI_DELAY_THRESHOLD	,	V_18
mode	,	V_7
pdev	,	V_173
num_cs	,	V_179
spi_qup_len	,	F_4
QUP_OP_OUT_BLOCK_WRITE_REQ	,	V_54
u32	,	T_1
rx_nents	,	V_92
spi_qup_init_dma	,	F_50
spi_ioc_orig	,	V_170
QUP_OPERATIONAL_MASK	,	V_153
QUP_IO_M_MODE_BLOCK	,	V_39
QUP_STATE_CLEAR	,	V_25
dma_cookie_t	,	T_4
offset	,	V_99
dma_async_issue_pending	,	F_33
resource	,	V_176
spi_transfer	,	V_76
QUP_OP_MAX_INPUT_DONE_FLAG	,	V_44
dma_get_cache_alignment	,	F_46
rx_buf	,	V_27
uintptr_t	,	V_200
done	,	V_50
QUP_OP_OUT_FIFO_FULL	,	V_53
PTR_ERR	,	F_22
spi	,	V_83
QUP_CONFIG_CLOCK_AUTO_GATE	,	V_211
spin_lock_irqsave	,	F_40
qup_v1	,	V_129
QUP_IO_M_OUTPUT_MODE_MASK	,	V_133
DMA_PREP_INTERRUPT	,	V_64
QUP_SW_RESET	,	V_203
QUP_IO_M_MODE_DMOV	,	V_8
clk_set_rate	,	F_39
platform_set_drvdata	,	F_65
"invalid state for %ld,us %d\n"	,	L_1
QUP_OP_IN_BLOCK_READ_REQ	,	V_43
ENXIO	,	V_184
spi_qup	,	V_1
QUP_CONFIG_NO_OUTPUT	,	V_149
spi_qup_do_dma	,	F_30
rx_conf	,	V_157
QUP_STATE_RUN	,	V_95
out_fifo_sz	,	V_202
dma_async_tx_callback	,	T_3
pm_runtime_set_active	,	F_77
msecs_to_jiffies	,	F_44
spi_qup_resume	,	F_89
total	,	V_80
IS_ALIGNED	,	F_47
dmaengine_slave_config	,	F_53
IORESOURCE_MEM	,	V_181
QUP_IO_M_OUTPUT_BLOCK_SIZE	,	F_69
direction	,	V_161
pm_runtime_enable	,	F_78
out_blk_sz	,	V_51
spi_qup_write_to_fifo	,	F_14
readl	,	F_84
irqreturn_t	,	T_5
error_dma	,	V_204
QUP_INPUT_FIFO	,	V_32
dev_warn	,	F_32
sg_dma_len	,	F_29
control	,	V_123
QUP_OUTPUT_FIFO	,	V_48
bits_per_word_mask	,	V_192
pm_runtime_use_autosuspend	,	F_76
master	,	V_56
dev_id	,	V_103
dmaengine_terminate_all	,	F_26
QUP_STATE_RESET	,	V_24
cclk	,	V_116
SPI_IO_C_NO_TRI_STATE	,	V_207
spi_qup_is_flag_set	,	F_1
SPI_DELAY_RETRY	,	V_19
min_t	,	F_11
"cannot set RESET state\n"	,	L_12
callback	,	V_62
dma_tx	,	V_72
remainder	,	V_36
QUP_OP_IN_SERVICE_FLAG	,	V_41
in_blk_sz	,	V_40
SPI_CONFIG	,	V_141
IS_ERR	,	F_52
spi_alloc_master	,	F_63
devm_request_irq	,	F_74
