*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/smaciejewski/VDIC_2023/.dvt/lab04part1.build
    -F /home/student/smaciejewski/VDIC_2023/lab04part1/tb/tb.f
*** Done analyzing build configuration [14 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv ...
Done /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [13 ms, 248 lines, SystemVerilog_2012] ...
*** Done invocation #1 [9 ms] ***
*** Done parsing [LT 3.0 ms, PT 9.0 ms] ***
*** Total number of lines [248] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Done SystemVerilog build [19 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
Performing mixed post full build step (MIXED - ELAB) [1 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.top' is not elaborated
    at line 160 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - FSC) [52 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [52 ms] ...
*** Warning: SIGNAL_NEVER_READ: Signal 'code' is never read
    at line 163 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'x1' is never written
    at line 165 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'x2' is never written
    at line 165 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'x3' is never written
    at line 165 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'x4' is never written
    at line 165 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'x5' is never written
    at line 165 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'x6' is never used
    at line 165 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'y1' is never written
    at line 166 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'y2' is never written
    at line 166 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'y3' is never written
    at line 166 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'y4' is never written
    at line 166 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'y5' is never written
    at line 166 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'y6' is never used
    at line 166 in /home/student/smaciejewski/VDIC_2023/lab04part1/tb/lab04_part1.sv [compile index 1]
*** Done mixed mode extension build [295 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [330 ms] ***
