v1
GXB_MERGING,PLL Output Counter,289242,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER,
GXB_MERGING,PHY Clock Buffer,287954,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287954,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287954,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287954,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf,fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf,
