
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'x:/EC551/vga_demo/vga_demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_div_74'
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [x:/EC551/vga_demo/vga_demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_div_74/inst'
Finished Parsing XDC File [x:/EC551/vga_demo/vga_demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_div_74/inst'
Parsing XDC File [x:/EC551/vga_demo/vga_demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_div_74/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [x:/EC551/vga_demo/vga_demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [x:/EC551/vga_demo/vga_demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1340.684 ; gain = 569.090
Finished Parsing XDC File [x:/EC551/vga_demo/vga_demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_div_74/inst'
Parsing XDC File [X:/EC551/vga_demo/vga_demo.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [X:/EC551/vga_demo/vga_demo.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1340.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1340.684 ; gain = 952.148
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net lfsr/count__0[0] has multiple drivers: lfsr/count_reg[0]__0/Q, and lfsr/count_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net lfsr/count__0[1] has multiple drivers: lfsr/count_reg[1]/Q, and lfsr/count_reg[1]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net lfsr/count__0[2] has multiple drivers: lfsr/count_reg[2]__0/Q, and lfsr/count_reg[2]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net lfsr/count__0[3] has multiple drivers: lfsr/count_reg[3]/Q, and lfsr/count_reg[3]__0/Q.
INFO: [Project 1-461] DRC finished with 4 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1340.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 18:00:06 2022...
