URL: http://www.cse.psu.edu/~ugrain/vlsi-cad/MGAP/toc.ps
Refering-URL: http://www.cse.psu.edu/~ugrain/publications.html
Root-URL: 
Note: Copyright info.pub.permission@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws pro tecting it.  
Abstract: c fl1994 IEEE. All rights reserved. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE. For information on obtaining permission, send a blank email message to
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> J. M. Arnold, D. A. Buell, and E. G. Davis. </author> <title> SPLASH 2. </title> <booktitle> In Proc. 4th Annu. ACM Symp. on Parallel Algorithms and Architectures, </booktitle> <pages> pages 316-322, </pages> <year> 1992. </year>
Reference: [2] <author> R. S. Bajwa, R. M. Owens, and M. J. Irwin. </author> <title> A Massively Parallel Micro-Grained, </title> <booktitle> VLSI Architecture. In VLSI Design'93, </booktitle> <pages> pages 250-255, </pages> <address> Bombay, India, </address> <month> Jan. </month> <year> 1993. </year>
Reference: [3] <author> R. S. Bajwa, R. M. Owens, and M. J. Irwin. </author> <title> Image Processing on the MGAP: A Cost Effective Solution. </title> <booktitle> In International Parallel Processing Symposium, </booktitle> <pages> pages 439-443, </pages> <address> Newport Beach, California, </address> <month> April </month> <year> 1993. </year>
Reference: [4] <author> K. E. Batcher. </author> <title> STARAN Parallel Processor System Hardware. </title> <booktitle> In Proc. AFIPS NCC, </booktitle> <pages> pages 405-410, </pages> <year> 1974. </year>
Reference: [5] <author> K. E. Batcher. </author> <title> Design of a Massively Parallel Processor. </title> <journal> IEEE Trans. on Comps., </journal> <volume> 29(9) </volume> <pages> 836-840, </pages> <month> Sep. </month> <year> 1980. </year>
Reference: [6] <author> P. Bertin, D. Roncin, and J. Vuillemin. </author> <title> Programmable Active Memories: A Performance Assesment. </title> <booktitle> In FPGA'92, 1st ACM/SIGDA Workshop on Field Programmable Gate Arra ys, </booktitle> <address> Berkeley, California, </address> <month> February </month> <year> 1992. </year>
Reference: [7] <author> C. E. Cox and W. E Blanz. </author> <title> GANGLION-A Fast Field-Programmable Gate Array Implementation of a Connectionist Classifier. </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> 27(3) </volume> <pages> 288-299, </pages> <month> Mar. </month> <year> 1992. </year>
Reference: [8] <author> C. C. Foster. </author> <title> Content Addressable Parallel Processors. </title> <publisher> Van Nostrand Reinhold, </publisher> <year> 1976. </year>
Reference: [9] <author> M. Gokhale, W. Holmes, A. Kosper, S. Lucas, R. Minnich, D. Sweely, and D. Lopresti. </author> <title> Building and Using a Highly Parallel Programmable Logic Array. </title> <journal> IEEE Computer, </journal> <volume> 24 </volume> <pages> 81-89, </pages> <year> 1991. </year>
Reference: [10] <author> R. Michael Hord. </author> <title> Parallel Supercomputing in SIMD Architectures. </title> <publisher> CRC Press, </publisher> <year> 1990. </year>
Reference: [11] <author> R. Hughey. </author> <title> Programmable Systolic Arrays. </title> <type> Technical Report CS-91-34, </type> <institution> Brown University, </institution> <year> 1991. </year>
Reference: [12] <author> M. J. Irwin and R. M. Owens. </author> <title> Digit Pipelined Arithmetic as Illustrated by the Paste-Up System. </title> <booktitle> IEEE Computer, </booktitle> <pages> pages 61-73, </pages> <month> Apr. </month> <year> 1987. </year> <month> 20 </month>
Reference: [13] <author> M. J. Irwin and R. M. Owens. </author> <title> A Two-Dimensional, Distributed Logic Processor. </title> <journal> IEEE Trans. on Comps., </journal> <volume> 40(10) </volume> <pages> 1094-1101, </pages> <month> Oct. </month> <year> 1991. </year>
Reference: [14] <author> M. J. Irwin and R. M. Owens. </author> <title> A Micro-Grained VLSI Signal Processor. </title> <booktitle> In ICASSP-92, </booktitle> <pages> pages 641-644, </pages> <month> Mar. </month> <year> 1992. </year>
Reference: [15] <author> W. Kautz. </author> <title> Cellular Logic-in-Memory Arrays. </title> <journal> IEEE Trans. on Comps., </journal> <volume> C-18(8):719-727, </volume> <year> 1969. </year>
Reference: [16] <author> T. Kean and J. Gray. </author> <title> Configurable Hardware: Two Case Studies of Micro-Grain Computation. </title> <journal> Journal of VLSI Signal Processing, </journal> <volume> 2(1) </volume> <pages> 9-16, </pages> <month> Sept. </month> <year> 1990. </year>
Reference: [17] <author> C. Nagendra, M. Borah, M. Vishwanath, R. M. Owens, and M. J. Irwin. </author> <title> Edge Detection using Fine-Grained Parallelism in VLSI. </title> <booktitle> In ICASSP, </booktitle> <address> Minneapolis, Minnesota, </address> <month> April </month> <year> 1993. </year>
Reference: [18] <author> NSF-CISE-MIPS. </author> <title> Report on the Workshop on Field Programmable Gate Arrays in the University. </title> <address> Washington, DC, </address> <month> Jan. </month> <year> 1990. </year>
Reference: [19] <author> R. M. Owens, M. J. Irwin, T. P. Kelliher, M. Vishwanath, and R. S. Bajwa. </author> <title> Implementing a Family of High Performance, Micrograined Architectures. In Application Specific Array Processors, </title> <month> Aug. </month> <year> 1992. </year>
Reference: [20] <author> D. Parkinson, D.J. Hunt, and K. S. MacQueen. </author> <title> The AMT DAP 500. </title> <editor> In D. Parkinson and J. Litt, editors, </editor> <title> Massively Parallel Computing with the DAP, </title> <booktitle> Research Monographs in Parallel and Distributed Computing, chapter Five. </booktitle> <publisher> The MIT Press, </publisher> <year> 1990. </year>
Reference: [21] <author> D. Shu, L.-W. Chow, J. Nash, and C. Weems. </author> <title> A Content Addressable Bit-Serial Associative Processor. </title> <booktitle> In VLSI Signal Processing III, </booktitle> <pages> pages 120-128. </pages> <publisher> IEEE Press, </publisher> <year> 1988. </year>
Reference: [22] <author> C. Weems and T. Titanic. </author> <title> A VLSI Based Content Addressable Parallel Array Processor. </title> <booktitle> In Proc. Intl. Conf. on Circuits and Components, </booktitle> <pages> pages 236-239, </pages> <year> 1982. </year>
Reference: [23] <author> Xilinx, Inc. </author> <title> The Programmable Gate Array Design Handbook. </title> <publisher> Xilinx, Inc., </publisher> <address> San Jose, CA, </address> <year> 1986. </year>
References-found: 23

