<!DOCTYPE html>

<head>
<meta charset="utf-8">
<meta name=viewport content="width=device-width, initial-scale=1">
<title>STM32G061 Peripheral Coverage</title>
<link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css" integrity="sha384-BVYiiSIFeK1dGmJRAkycuHAHRg32OmUcww7on3RYdg4Va+PmSTsz/K68vbdEjh4u" crossorigin="anonymous">
<link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap-theme.min.css" integrity="sha384-rHyoN1iRsVXV4nD0JutlnGaslCJuC7uwjduW9SVrLvRYooPp2bWYgmgJQIXwl/Sp" crossorigin="anonymous">
<style>
.peripheral {
  border-radius: 3px;
  border: solid 1px #eee;
  margin-bottom: 5px;
}
.register {
  border-radius: 3px;
  border: solid 1px #eee;
  margin-bottom: 3px;
}
.field {
  border-radius: 3px;
  border: solid 1px #eee;
  margin-bottom: 3px;
}
.registers {
  display: none;
}
.bitfield td, .bitfield th {
  text-align: center;
}
.doccol {
  color: rgb(92, 184, 92);
}
.headerlink {
  font-size: 50%;
}
.fields {
  display: none;
}
nav.menu {
  line-height: 2
}
nav.menu a {
  display: block-inline;
  border-radius: 5px;
  border: solid 1px #ccc;
  padding: 3pt;
}
.bitfield td.separated {
  background-color:#eee;
}
</style>
</head>

<body>

<nav class="navbar navbar-inverse">
  <div class=container>
    <div class=navbar-header>
      <a class="navbar-brand" href="index.html">stm32-rs Device Coverage</a>
    </div>
    <div class="navbar-collapse collapse">
      <ul class="nav navbar-nav">
        <li class="active"><a href="#">STM32G061 Peripheral Coverage</a></li>
      </ul>
      <ul class="nav navbar-nav navbar-right">
        <li><a href=# id=show-all-registers>Show All Registers</a></li>
        <li><a href=# id=hide-all-registers>Hide All Registers</a></li>
      </ul>
    </div>
  </div>
</nav>

<div class=container>
  <div class=row>
    <div class=col-sm-12>
      <div>
        Overall: 1129/1641
        fields covered
      </div>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 68.79951249238269%">
        </div>
      </div>
    </div>
  </div>
  <div class=row>
    <div class=col-sm-1></div>
    <div class=col-sm-9>
    </div>
  </div>
  <nav class="menu">
    
      <a href="#ADC">ADC</a>
    
      <a href="#CRC">CRC</a>
    
      <a href="#DAC">DAC</a>
    
      <a href="#DMAMUX">DMAMUX</a>
    
      <a href="#HDMI_CEC">HDMI_CEC</a>
    
      <a href="#I2C1">I2C1</a>
    
      <a href="#I2C2">I2C2</a>
    
      <a href="#IWDG">IWDG</a>
    
      <a href="#LPTIM1">LPTIM1</a>
    
      <a href="#LPTIM2">LPTIM2</a>
    
      <a href="#TIM1">TIM1</a>
    
      <a href="#TIM14">TIM14</a>
    
      <a href="#TIM15">TIM15</a>
    
      <a href="#TIM16">TIM16</a>
    
      <a href="#TIM17">TIM17</a>
    
      <a href="#TIM2">TIM2</a>
    
      <a href="#TIM3">TIM3</a>
    
      <a href="#TIM6">TIM6</a>
    
      <a href="#TIM7">TIM7</a>
    
      <a href="#USART1">USART1</a>
    
      <a href="#USART2">USART2</a>
    
      <a href="#VREFBUF">VREFBUF</a>
    
      <a href="#WWDG">WWDG</a>
    
  </nav>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="ADC"></a>
        ADC
        <a class=headerlink href="#ADC">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40012400: ADC address block description</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 90.41095890410959%"></div>
      </div>
      <p>
        <em>
          132/146
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="ADC-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_ISR"></a>
              ADC_ISR
              <a class=headerlink href="#ADC:ADC_ISR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC interrupt and status register</p>
            <p>Offset: 0x0, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                10/10
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:CCRDY">
                        
                        <span class=doccol>
                        
                        CCRDY</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:EOCAL">
                        
                        <span class=doccol>
                        
                        EOCAL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:AWD3">
                        
                        <span class=doccol>
                        
                        AWD3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:AWD2">
                        
                        <span class=doccol>
                        
                        AWD2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:AWD1">
                        
                        <span class=doccol>
                        
                        AWD1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:OVR">
                        
                        <span class=doccol>
                        
                        OVR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:EOS">
                        
                        <span class=doccol>
                        
                        EOS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:EOC">
                        
                        <span class=doccol>
                        
                        EOC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:EOSMP">
                        
                        <span class=doccol>
                        
                        EOSMP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_ISR:ADRDY">
                        
                        <span class=doccol>
                        
                        ADRDY</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_ISR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:ADRDY">
                    </a>
                    ADRDY
                    <a class=headerlink href="#ADC:ADC_ISR:ADRDY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    ADC ready
	This bit is set by hardware after the ADC has been enabled (ADENÂ =Â 1) and when the ADC reaches a state where it is ready to accept conversion requests.
	It is cleared by software writing 1 to it..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)<br><strong>0x1: B_0x1</strong>: ADC is ready to start conversion<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:EOSMP">
                    </a>
                    EOSMP
                    <a class=headerlink href="#ADC:ADC_ISR:EOSMP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    End of sampling flag
	This bit is set by hardware during the conversion, at the end of the sampling phase.It is cleared by software by programming it to '1â..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)<br><strong>0x1: B_0x1</strong>: End of sampling phase reached<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:EOC">
                    </a>
                    EOC
                    <a class=headerlink href="#ADC:ADC_ISR:EOC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    End of conversion flag
	This bit is set by hardware at the end of each conversion of a channel when a new data result is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Channel conversion not complete (or the flag event was already acknowledged and cleared by software)<br><strong>0x1: B_0x1</strong>: Channel conversion complete<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:EOS">
                    </a>
                    EOS
                    <a class=headerlink href="#ADC:ADC_ISR:EOS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    End of sequence flag
	This bit is set by hardware at the end of the conversion of a sequence of channels selected by the CHSEL bits. It is cleared by software writing 1 to it..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Conversion sequence not complete (or the flag event was already acknowledged and cleared by software)<br><strong>0x1: B_0x1</strong>: Conversion sequence complete<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:OVR">
                    </a>
                    OVR
                    <a class=headerlink href="#ADC:ADC_ISR:OVR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    ADC overrun
	This bit is set by hardware when an overrun occurs, meaning that a new conversion has complete while the EOC flag was already set. It is cleared by software writing 1 to it..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overrun occurred (or the flag event was already acknowledged and cleared by software)<br><strong>0x1: B_0x1</strong>: Overrun has occurred<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:AWD1">
                    </a>
                    AWD1
                    <a class=headerlink href="#ADC:ADC_ISR:AWD1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Analog watchdog 1 flag
	This bit is set by hardware when the converted voltage crosses the values programmed in ADC_TR1 and ADC_HR1 registers. It is cleared by software by programming it to 1..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software)<br><strong>0x1: B_0x1</strong>: Analog watchdog event occurred<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:AWD2">
                    </a>
                    AWD2
                    <a class=headerlink href="#ADC:ADC_ISR:AWD2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Analog watchdog 2 flag
	This bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD2TR and ADC_AWD2TR registers. It is cleared by software programming it it..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software)<br><strong>0x1: B_0x1</strong>: Analog watchdog event occurred<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:AWD3">
                    </a>
                    AWD3
                    <a class=headerlink href="#ADC:ADC_ISR:AWD3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Analog watchdog 3 flag
	This bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD3TR and ADC_AWD3TR registers. It is cleared by software by programming it to 1..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No analog watchdog event occurred (or the flag event was already acknowledged and cleared by software)<br><strong>0x1: B_0x1</strong>: Analog watchdog event occurred<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:EOCAL">
                    </a>
                    EOCAL
                    <a class=headerlink href="#ADC:ADC_ISR:EOCAL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    End Of Calibration flag
	This bit is set by hardware when calibration is complete. It is cleared by software writing 1 to it..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Calibration is not complete<br><strong>0x1: B_0x1</strong>: Calibration is complete<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_ISR:CCRDY">
                    </a>
                    CCRDY
                    <a class=headerlink href="#ADC:ADC_ISR:CCRDY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Channel Configuration Ready flag
	This flag bit is set by hardware when the channel configuration is applied after programming to ADC_CHSELR register or changing CHSELRMOD or SCANDIR. It is cleared by software by programming it to it.
	Note: When the software configures the channels (by programming ADC_CHSELR or changing CHSELRMOD or SCANDIR), it must wait until the CCRDY flag rises before configuring again or starting conversions, otherwise the new configuration (or the START bit) is ignored. Once the flag is asserted, if the software needs to configure again the channels, it must clear the CCRDY flag before proceeding with a new configuration..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Channel configuration update not applied. <br><strong>0x1: B_0x1</strong>: Channel configuration update is applied.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_IER"></a>
              ADC_IER
              <a class=headerlink href="#ADC:ADC_IER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC interrupt enable register </p>
            <p>Offset: 0x4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                10/10
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:CCRDYIE">
                        
                        <span class=doccol>
                        
                        CCRDYIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:EOCALIE">
                        
                        <span class=doccol>
                        
                        EOCALIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:AWD3IE">
                        
                        <span class=doccol>
                        
                        AWD3IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:AWD2IE">
                        
                        <span class=doccol>
                        
                        AWD2IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:AWD1IE">
                        
                        <span class=doccol>
                        
                        AWD1IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:OVRIE">
                        
                        <span class=doccol>
                        
                        OVRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:EOSIE">
                        
                        <span class=doccol>
                        
                        EOSIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:EOCIE">
                        
                        <span class=doccol>
                        
                        EOCIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:EOSMPIE">
                        
                        <span class=doccol>
                        
                        EOSMPIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_IER:ADRDYIE">
                        
                        <span class=doccol>
                        
                        ADRDYIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_IER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:ADRDYIE">
                    </a>
                    ADRDYIE
                    <a class=headerlink href="#ADC:ADC_IER:ADRDYIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    ADC ready interrupt enable
	This bit is set and cleared by software to enable/disable the ADC Ready interrupt.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADRDY interrupt disabled.<br><strong>0x1: B_0x1</strong>: ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:EOSMPIE">
                    </a>
                    EOSMPIE
                    <a class=headerlink href="#ADC:ADC_IER:EOSMPIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    End of sampling flag interrupt enable
	This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: EOSMP interrupt disabled.<br><strong>0x1: B_0x1</strong>: EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:EOCIE">
                    </a>
                    EOCIE
                    <a class=headerlink href="#ADC:ADC_IER:EOCIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    End of conversion interrupt enable
	This bit is set and cleared by software to enable/disable the end of conversion interrupt.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: EOC interrupt disabled<br><strong>0x1: B_0x1</strong>: EOC interrupt enabled. An interrupt is generated when the EOC bit is set.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:EOSIE">
                    </a>
                    EOSIE
                    <a class=headerlink href="#ADC:ADC_IER:EOSIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    End of conversion sequence interrupt enable
	This bit is set and cleared by software to enable/disable the end of sequence of conversions interrupt.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: EOS interrupt disabled<br><strong>0x1: B_0x1</strong>: EOS interrupt enabled. An interrupt is generated when the EOS bit is set.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:OVRIE">
                    </a>
                    OVRIE
                    <a class=headerlink href="#ADC:ADC_IER:OVRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Overrun interrupt enable
	This bit is set and cleared by software to enable/disable the overrun interrupt.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Overrun interrupt disabled<br><strong>0x1: B_0x1</strong>: Overrun interrupt enabled. An interrupt is generated when the OVR bit is set.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:AWD1IE">
                    </a>
                    AWD1IE
                    <a class=headerlink href="#ADC:ADC_IER:AWD1IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Analog watchdog 1 interrupt enable
	This bit is set and cleared by software to enable/disable the analog watchdog interrupt.
	Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Analog watchdog interrupt disabled<br><strong>0x1: B_0x1</strong>: Analog watchdog interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:AWD2IE">
                    </a>
                    AWD2IE
                    <a class=headerlink href="#ADC:ADC_IER:AWD2IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Analog watchdog 2 interrupt enable
	This bit is set and cleared by software to enable/disable the analog watchdog interrupt.
	Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Analog watchdog interrupt disabled<br><strong>0x1: B_0x1</strong>: Analog watchdog interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:AWD3IE">
                    </a>
                    AWD3IE
                    <a class=headerlink href="#ADC:ADC_IER:AWD3IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Analog watchdog 3 interrupt enable
	This bit is set and cleared by software to enable/disable the analog watchdog interrupt.
	Note: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Analog watchdog interrupt disabled<br><strong>0x1: B_0x1</strong>: Analog watchdog interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:EOCALIE">
                    </a>
                    EOCALIE
                    <a class=headerlink href="#ADC:ADC_IER:EOCALIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    End of calibration interrupt enable
	This bit is set and cleared by software to enable/disable the end of calibration interrupt.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: End of calibration interrupt disabled<br><strong>0x1: B_0x1</strong>: End of calibration interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_IER:CCRDYIE">
                    </a>
                    CCRDYIE
                    <a class=headerlink href="#ADC:ADC_IER:CCRDYIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Channel Configuration Ready Interrupt enable
	This bit is set and cleared by software to enable/disable the channel configuration ready interrupt.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Channel configuration ready interrupt disabled<br><strong>0x1: B_0x1</strong>: Channel configuration ready interrupt enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_CR"></a>
              ADC_CR
              <a class=headerlink href="#ADC:ADC_CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC control register</p>
            <p>Offset: 0x8, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CR:ADCAL">
                        
                        <span class=doccol>
                        
                        ADCAL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CR:ADVREGEN">
                        
                        <span class=doccol>
                        
                        ADVREGEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=11 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CR:ADSTP">
                        
                        <span class=doccol>
                        
                        ADSTP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CR:ADSTART">
                        
                        <span class=doccol>
                        
                        ADSTART</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CR:ADDIS">
                        
                        <span class=doccol>
                        
                        ADDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CR:ADEN">
                        
                        <span class=doccol>
                        
                        ADEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CR:ADEN">
                    </a>
                    ADEN
                    <a class=headerlink href="#ADC:ADC_CR:ADEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    ADC enable command
	This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the ADRDY flag has been set.
	It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command.
	Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCALÂ =Â 0, ADSTPÂ =Â 0, ADSTARTÂ =Â 0, ADDISÂ =Â 0 and ADENÂ =Â 0).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC is disabled (OFF state)<br><strong>0x1: B_0x1</strong>: Write 1 to enable the ADC.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CR:ADDIS">
                    </a>
                    ADDIS
                    <a class=headerlink href="#ADC:ADC_CR:ADDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    ADC disable command
	This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state).
	It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time).
	Note: Setting ADDIS to '1â is only effective when ADENÂ =Â 1 and ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No ADDIS command ongoing<br><strong>0x1: B_0x1</strong>: Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CR:ADSTART">
                    </a>
                    ADSTART
                    <a class=headerlink href="#ADC:ADC_CR:ADSTART">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    ADC start conversion command
	This bit is set by software to start ADC conversion. Depending on the EXTEN [1:0] configuration bits, a conversion either starts immediately (software trigger configuration) or once a hardware trigger event occurs (hardware trigger configuration).
	It is cleared by hardware:
	In single conversion mode (CONTÂ =Â 0, DISCENÂ =Â 0), when software trigger is selected (EXTENÂ =Â 00): at the assertion of the end of Conversion Sequence (EOS) flag.
	In discontinuous conversion mode(CONTÂ =Â 0, DISCENÂ =Â 1), when the software trigger is selected (EXTENÂ =Â 00): at the assertion of the end of Conversion (EOC) flag.
	In all other cases: after the execution of the ADSTP command, at the same time as the ADSTP bit is cleared by hardware.
	Note: The software is allowed to set ADSTART only when ADENÂ =Â 1 and ADDISÂ =Â 0 (ADC is enabled and there is no pending request to disable the ADC).
	After writing to ADC_CHSELR register or changing CHSELRMOD or SCANDIRW, it is mandatory to wait until CCRDY flag is asserted before setting ADSTART, otherwise, the value written to ADSTART is ignored..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No ADC conversion is ongoing.<br><strong>0x1: B_0x1</strong>: Write 1 to start the ADC. Read 1 means that the ADC is operating and may be converting.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CR:ADSTP">
                    </a>
                    ADSTP
                    <a class=headerlink href="#ADC:ADC_CR:ADSTP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    ADC stop conversion command
	This bit is set by software to stop and discard an ongoing conversion (ADSTP Command).
	It is cleared by hardware when the conversion is effectively discarded and the ADC is ready to accept a new start conversion command.
	Note: Setting ADSTP to '1â is only effective when ADSTARTÂ =Â 1 and ADDISÂ =Â 0 (ADC is enabled and may be converting and there is no pending request to disable the ADC).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No ADC stop conversion command ongoing<br><strong>0x1: B_0x1</strong>: Write 1 to stop the ADC. Read 1 means that an ADSTP command is in progress.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CR:ADVREGEN">
                    </a>
                    ADVREGEN
                    <a class=headerlink href="#ADC:ADC_CR:ADVREGEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    ADC Voltage Regulator Enable
	This bit is set by software, to enable the ADC internal voltage regulator. The voltage regulator output is available after tADCVREG_SETUP.
	It is cleared by software to disable the voltage regulator. It can be cleared only if ADEN is et to 0.
	Note: The software is allowed to program this bit field only when the ADC is disabled (ADCALÂ =Â 0, ADSTARTÂ =Â 0, ADSTPÂ =Â 0, ADDISÂ =Â 0 and ADENÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC voltage regulator disabled<br><strong>0x1: B_0x1</strong>: ADC voltage regulator enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CR:ADCAL">
                    </a>
                    ADCAL
                    <a class=headerlink href="#ADC:ADC_CR:ADCAL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    ADC calibration
	This bit is set by software to start the calibration of the ADC.
	It is cleared by hardware after calibration is complete.
	Note: The software is allowed to set ADCAL only when the ADC is disabled (ADCALÂ =Â 0, ADSTARTÂ =Â 0, ADSTPÂ =Â 0, ADDISÂ =Â 0 and ADENÂ =Â 0).
	The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADENÂ =Â 1 and ADSTARTÂ =Â 0 (ADC enabled and no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Calibration complete<br><strong>0x1: B_0x1</strong>: Write 1 to calibrate the ADC. Read at 1 means that a calibration is in progress.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_CFGR1"></a>
              ADC_CFGR1
              <a class=headerlink href="#ADC:ADC_CFGR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC configuration register 1</p>
            <p>Offset: 0xC, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                16/16
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:AWD1CH">
                        
                        <span class=doccol>
                        
                        AWD1CH</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:AWD1EN">
                        
                        <span class=doccol>
                        
                        AWD1EN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:AWD1SGL">
                        
                        <span class=doccol>
                        
                        AWD1SGL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:CHSELRMOD">
                        
                        <span class=doccol>
                        
                        CHSELRMOD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:DISCEN">
                        
                        <span class=doccol>
                        
                        DISCEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:AUTOFF">
                        
                        <span class=doccol>
                        
                        AUTOFF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:WAIT">
                        
                        <span class=doccol>
                        
                        WAIT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:CONT">
                        
                        <span class=doccol>
                        
                        CONT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:OVRMOD">
                        
                        <span class=doccol>
                        
                        OVRMOD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:EXTEN">
                        
                        <span class=doccol>
                        
                        EXTEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:EXTSEL">
                        
                        <span class=doccol>
                        
                        EXTSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:ALIGN">
                        
                        <span class=doccol>
                        
                        ALIGN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:RES">
                        
                        <span class=doccol>
                        
                        RES</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:SCANDIR">
                        
                        <span class=doccol>
                        
                        SCANDIR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:DMACFG">
                        
                        <span class=doccol>
                        
                        DMACFG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR1:DMAEN">
                        
                        <span class=doccol>
                        
                        DMAEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_CFGR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:DMAEN">
                    </a>
                    DMAEN
                    <a class=headerlink href="#ADC:ADC_CFGR1:DMAEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Direct memory access enable
	This bit is set and cleared by software to enable the generation of DMA requests. This allows the DMA controller to be used to manage automatically the converted data. For more details, refer to .
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA disabled<br><strong>0x1: B_0x1</strong>: DMA enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:DMACFG">
                    </a>
                    DMACFG
                    <a class=headerlink href="#ADC:ADC_CFGR1:DMACFG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Direct memory access configuration
	This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAENÂ =Â 1.
	For more details, refer to pageÂ 391
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA one shot mode selected<br><strong>0x1: B_0x1</strong>: DMA circular mode selected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:SCANDIR">
                    </a>
                    SCANDIR
                    <a class=headerlink href="#ADC:ADC_CFGR1:SCANDIR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Scan sequence direction
	This bit is set and cleared by software to select the direction in which the channels is scanned in the sequence. It is effective only if CHSELMOD bit is cleared to 0.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
	If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Upward scan (from CHSEL0 to CHSEL18)<br><strong>0x1: B_0x1</strong>: Backward scan (from CHSEL18 to CHSEL0)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:RES">
                    </a>
                    RES
                    <a class=headerlink href="#ADC:ADC_CFGR1:RES">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 3-4:
                    
                    Data resolution
	These bits are written by software to select the resolution of the conversion.
	Note: The software is allowed to write these bits only when ADENÂ =Â 0..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 12 bits<br><strong>0x1: B_0x1</strong>: 10 bits<br><strong>0x2: B_0x2</strong>: 8 bits<br><strong>0x3: B_0x3</strong>: 6 bits<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:ALIGN">
                    </a>
                    ALIGN
                    <a class=headerlink href="#ADC:ADC_CFGR1:ALIGN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Data alignment
	This bit is set and cleared by software to select right or left alignment. Refer to Data alignment and resolution (oversampling disabled: OVSE = 0) on pageÂ 389
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Right alignment<br><strong>0x1: B_0x1</strong>: Left alignment<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:EXTSEL">
                    </a>
                    EXTSEL
                    <a class=headerlink href="#ADC:ADC_CFGR1:EXTSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 6-8:
                    
                    External trigger selection
	These bits select the external event used to trigger the start of conversion (refer to External triggers for details):
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TRG0<br><strong>0x1: B_0x1</strong>: TRG1<br><strong>0x2: B_0x2</strong>: TRG2<br><strong>0x3: B_0x3</strong>: TRG3<br><strong>0x4: B_0x4</strong>: TRG4<br><strong>0x5: B_0x5</strong>: TRG5<br><strong>0x6: B_0x6</strong>: TRG6<br><strong>0x7: B_0x7</strong>: TRG7<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:EXTEN">
                    </a>
                    EXTEN
                    <a class=headerlink href="#ADC:ADC_CFGR1:EXTEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 10-11:
                    
                    External trigger enable and polarity selection
	These bits are set and cleared by software to select the external trigger polarity and enable the trigger.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Hardware trigger detection disabled (conversions can be started by software)<br><strong>0x1: B_0x1</strong>: Hardware trigger detection on the rising edge<br><strong>0x2: B_0x2</strong>: Hardware trigger detection on the falling edge<br><strong>0x3: B_0x3</strong>: Hardware trigger detection on both the rising and falling edges<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:OVRMOD">
                    </a>
                    OVRMOD
                    <a class=headerlink href="#ADC:ADC_CFGR1:OVRMOD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Overrun management mode
	This bit is set and cleared by software and configure the way data overruns are managed.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC_DR register is preserved with the old data when an overrun is detected. <br><strong>0x1: B_0x1</strong>: ADC_DR register is overwritten with the last conversion result when an overrun is detected.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:CONT">
                    </a>
                    CONT
                    <a class=headerlink href="#ADC:ADC_CFGR1:CONT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Single / continuous conversion mode
	This bit is set and cleared by software. If it is set, conversion takes place continuously until it is cleared.
	Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCENÂ =Â 1 and CONTÂ =Â 1.
	The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Single conversion mode<br><strong>0x1: B_0x1</strong>: Continuous conversion mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:WAIT">
                    </a>
                    WAIT
                    <a class=headerlink href="#ADC:ADC_CFGR1:WAIT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Wait conversion mode
	This bit is set and cleared by software to enable/disable wait conversion mode..
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Wait conversion mode off<br><strong>0x1: B_0x1</strong>: Wait conversion mode on<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:AUTOFF">
                    </a>
                    AUTOFF
                    <a class=headerlink href="#ADC:ADC_CFGR1:AUTOFF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Auto-off mode
	This bit is set and cleared by software to enable/disable auto-off mode..
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Auto-off mode disabled<br><strong>0x1: B_0x1</strong>: Auto-off mode enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:DISCEN">
                    </a>
                    DISCEN
                    <a class=headerlink href="#ADC:ADC_CFGR1:DISCEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Discontinuous mode
	This bit is set and cleared by software to enable/disable discontinuous mode.
	Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCENÂ =Â 1 and CONTÂ =Â 1.
	The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Discontinuous mode disabled<br><strong>0x1: B_0x1</strong>: Discontinuous mode enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:CHSELRMOD">
                    </a>
                    CHSELRMOD
                    <a class=headerlink href="#ADC:ADC_CFGR1:CHSELRMOD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 21:
                    
                    Mode selection of the ADC_CHSELR register
	This bit is set and cleared by software to control the ADC_CHSELR feature:
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
	If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Each bit of the ADC_CHSELR register enables an input <br><strong>0x1: B_0x1</strong>: ADC_CHSELR register is able to sequence up to 8 channels<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:AWD1SGL">
                    </a>
                    AWD1SGL
                    <a class=headerlink href="#ADC:ADC_CFGR1:AWD1SGL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    Enable the watchdog on a single channel or on all channels
	This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWDCH[4:0] bits or on all the channels
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Analog watchdog 1 enabled on all channels<br><strong>0x1: B_0x1</strong>: Analog watchdog 1 enabled on a single channel<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:AWD1EN">
                    </a>
                    AWD1EN
                    <a class=headerlink href="#ADC:ADC_CFGR1:AWD1EN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    Analog watchdog enable
	This bit is set and cleared by software.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Analog watchdog 1 disabled<br><strong>0x1: B_0x1</strong>: Analog watchdog 1 enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR1:AWD1CH">
                    </a>
                    AWD1CH
                    <a class=headerlink href="#ADC:ADC_CFGR1:AWD1CH">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 26-30:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog.
	.....
	Others: Reserved
	Note: The channel selected by the AWDCH[4:0] bits must be also set into the CHSELR register.
	The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog input Channel 0 monitored by AWD<br><strong>0x1: B_0x1</strong>: ADC analog input Channel 1 monitored by AWD<br><strong>0x11: B_0x11</strong>: ADC analog input Channel 17 monitored by AWD<br><strong>0x12: B_0x12</strong>: ADC analog input Channel 18 monitored by AWD<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_CFGR2"></a>
              ADC_CFGR2
              <a class=headerlink href="#ADC:ADC_CFGR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC configuration register 2</p>
            <p>Offset: 0x10, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR2:CKMODE">
                        
                        <span class=doccol>
                        
                        CKMODE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR2:LFTRIG">
                        
                        <span class=doccol>
                        
                        LFTRIG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR2:TOVS">
                        
                        <span class=doccol>
                        
                        TOVS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR2:OVSS">
                        
                        <span class=doccol>
                        
                        OVSS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR2:OVSR">
                        
                        <span class=doccol>
                        
                        OVSR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CFGR2:OVSE">
                        
                        <span class=doccol>
                        
                        OVSE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_CFGR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR2:OVSE">
                    </a>
                    OVSE
                    <a class=headerlink href="#ADC:ADC_CFGR2:OVSE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Oversampler Enable
	This bit is set and cleared by software.
	Note: Software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Oversampler disabled<br><strong>0x1: B_0x1</strong>: Oversampler enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR2:OVSR">
                    </a>
                    OVSR
                    <a class=headerlink href="#ADC:ADC_CFGR2:OVSR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-4:
                    
                    Oversampling ratio
	This bit filed defines the number of oversampling ratio.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 2x<br><strong>0x1: B_0x1</strong>: 4x<br><strong>0x2: B_0x2</strong>: 8x<br><strong>0x3: B_0x3</strong>: 16x<br><strong>0x4: B_0x4</strong>: 32x<br><strong>0x5: B_0x5</strong>: 64x<br><strong>0x6: B_0x6</strong>: 128x<br><strong>0x7: B_0x7</strong>: 256x<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR2:OVSS">
                    </a>
                    OVSS
                    <a class=headerlink href="#ADC:ADC_CFGR2:OVSS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 5-8:
                    
                    Oversampling shift
	This bit is set and cleared by software.
	Others: Reserved
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No shift<br><strong>0x1: B_0x1</strong>: Shift 1-bit<br><strong>0x2: B_0x2</strong>: Shift 2-bits<br><strong>0x3: B_0x3</strong>: Shift 3-bits<br><strong>0x4: B_0x4</strong>: Shift 4-bits<br><strong>0x5: B_0x5</strong>: Shift 5-bits<br><strong>0x6: B_0x6</strong>: Shift 6-bits<br><strong>0x7: B_0x7</strong>: Shift 7-bits<br><strong>0x8: B_0x8</strong>: Shift 8-bits<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR2:TOVS">
                    </a>
                    TOVS
                    <a class=headerlink href="#ADC:ADC_CFGR2:TOVS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Triggered Oversampling
	This bit is set and cleared by software.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: All oversampled conversions for a channel are done consecutively after a trigger<br><strong>0x1: B_0x1</strong>: Each oversampled conversion for a channel needs a trigger<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR2:LFTRIG">
                    </a>
                    LFTRIG
                    <a class=headerlink href="#ADC:ADC_CFGR2:LFTRIG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 29:
                    
                    Low frequency trigger mode enable
	This bit is set and cleared by software.
	Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Low Frequency Trigger Mode disabled<br><strong>0x1: B_0x1</strong>: Low Frequency Trigger Mode enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CFGR2:CKMODE">
                    </a>
                    CKMODE
                    <a class=headerlink href="#ADC:ADC_CFGR2:CKMODE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 30-31:
                    
                    ADC clock mode
	These bits are set and cleared by software to define how the analog ADC is clocked:
	In all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion.
	Note: The software is allowed to write these bits only when the ADC is disabled (ADCALÂ =Â 0, ADSTARTÂ =Â 0, ADSTPÂ =Â 0, ADDISÂ =Â 0 and ADENÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADCCLK (Asynchronous clock mode), generated at product level (refer to RCC section)<br><strong>0x1: B_0x1</strong>: PCLK/2 (Synchronous clock mode)<br><strong>0x2: B_0x2</strong>: PCLK/4 (Synchronous clock mode)<br><strong>0x3: B_0x3</strong>: PCLK (Synchronous clock mode). This configuration must be enabled only if PCLK has a 50% duty clock cycle (APB prescaler configured inside the RCC must be bypassed and the system clock must by 50% duty cycle)<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_SMPR"></a>
              ADC_SMPR
              <a class=headerlink href="#ADC:ADC_SMPR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC sampling time register</p>
            <p>Offset: 0x14, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                21/21
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=5 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL18">
                        
                        <span class=doccol>
                        
                        SMPSEL18</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL17">
                        
                        <span class=doccol>
                        
                        SMPSEL17</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL16">
                        
                        <span class=doccol>
                        
                        SMPSEL16</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL15">
                        
                        <span class=doccol>
                        
                        SMPSEL15</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL14">
                        
                        <span class=doccol>
                        
                        SMPSEL14</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL13">
                        
                        <span class=doccol>
                        
                        SMPSEL13</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL12">
                        
                        <span class=doccol>
                        
                        SMPSEL12</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL11">
                        
                        <span class=doccol>
                        
                        SMPSEL11</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL10">
                        
                        <span class=doccol>
                        
                        SMPSEL10</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL9">
                        
                        <span class=doccol>
                        
                        SMPSEL9</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL8">
                        
                        <span class=doccol>
                        
                        SMPSEL8</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL7">
                        
                        <span class=doccol>
                        
                        SMPSEL7</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL6">
                        
                        <span class=doccol>
                        
                        SMPSEL6</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL5">
                        
                        <span class=doccol>
                        
                        SMPSEL5</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL4">
                        
                        <span class=doccol>
                        
                        SMPSEL4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL3">
                        
                        <span class=doccol>
                        
                        SMPSEL3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL2">
                        
                        <span class=doccol>
                        
                        SMPSEL2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL1">
                        
                        <span class=doccol>
                        
                        SMPSEL1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMPSEL0">
                        
                        <span class=doccol>
                        
                        SMPSEL0</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMP2">
                        
                        <span class=doccol>
                        
                        SMP2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#ADC:ADC_SMPR:SMP1">
                        
                        <span class=doccol>
                        
                        SMP1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_SMPR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMP1">
                    </a>
                    SMP1
                    <a class=headerlink href="#ADC:ADC_SMPR:SMP1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-2:
                    
                    Sampling time selection 1
	These bits are written by software to select the sampling time that applies to all channels.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1.5 ADC clock cycles <br><strong>0x1: B_0x1</strong>: 3.5 ADC clock cycles <br><strong>0x2: B_0x2</strong>: 7.5 ADC clock cycles <br><strong>0x3: B_0x3</strong>: 12.5 ADC clock cycles <br><strong>0x4: B_0x4</strong>: 19.5 ADC clock cycles <br><strong>0x5: B_0x5</strong>: 39.5 ADC clock cycles <br><strong>0x6: B_0x6</strong>: 79.5 ADC clock cycles <br><strong>0x7: B_0x7</strong>: 160.5 ADC clock cycles <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMP2">
                    </a>
                    SMP2
                    <a class=headerlink href="#ADC:ADC_SMPR:SMP2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Sampling time selection 2
	These bits are written by software to select the sampling time that applies to all channels.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1.5 ADC clock cycles <br><strong>0x1: B_0x1</strong>: 3.5 ADC clock cycles <br><strong>0x2: B_0x2</strong>: 7.5 ADC clock cycles <br><strong>0x3: B_0x3</strong>: 12.5 ADC clock cycles <br><strong>0x4: B_0x4</strong>: 19.5 ADC clock cycles <br><strong>0x5: B_0x5</strong>: 39.5 ADC clock cycles <br><strong>0x6: B_0x6</strong>: 79.5 ADC clock cycles <br><strong>0x7: B_0x7</strong>: 160.5 ADC clock cycles <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL0">
                    </a>
                    SMPSEL0
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL0">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL1">
                    </a>
                    SMPSEL1
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL2">
                    </a>
                    SMPSEL2
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL3">
                    </a>
                    SMPSEL3
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL4">
                    </a>
                    SMPSEL4
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL5">
                    </a>
                    SMPSEL5
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL5">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL6">
                    </a>
                    SMPSEL6
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL6">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL7">
                    </a>
                    SMPSEL7
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL7">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL8">
                    </a>
                    SMPSEL8
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL8">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL9">
                    </a>
                    SMPSEL9
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL9">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL10">
                    </a>
                    SMPSEL10
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL10">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL11">
                    </a>
                    SMPSEL11
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL11">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 19:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL12">
                    </a>
                    SMPSEL12
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL12">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL13">
                    </a>
                    SMPSEL13
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL13">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 21:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL14">
                    </a>
                    SMPSEL14
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL14">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL15">
                    </a>
                    SMPSEL15
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL15">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL16">
                    </a>
                    SMPSEL16
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL16">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL17">
                    </a>
                    SMPSEL17
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL17">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 25:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_SMPR:SMPSEL18">
                    </a>
                    SMPSEL18
                    <a class=headerlink href="#ADC:ADC_SMPR:SMPSEL18">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 26:
                    
                    Channel-x sampling time selection
	These bits are written by software to define which sampling time is used.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Sampling time of CHANNELx use the setting of SMP1[2:0] register. <br><strong>0x1: B_0x1</strong>: Sampling time of CHANNELx use the setting of SMP2[2:0] register. <br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_AWD1TR"></a>
              ADC_AWD1TR
              <a class=headerlink href="#ADC:ADC_AWD1TR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC watchdog threshold register</p>
            <p>Offset: 0x20, reset: 0x0FFF0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD1TR:HT1">
                        
                        <span>
                        
                        HT1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD1TR:LT1">
                        
                        <span>
                        
                        LT1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_AWD1TR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD1TR:LT1">
                    </a>
                    LT1
                    <a class=headerlink href="#ADC:ADC_AWD1TR:LT1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    Analog watchdog 1 lower threshold
	These bits are written by software to define the lower threshold for the analog watchdog.
	Refer to ADC_AWDxTR) on pageÂ 395..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD1TR:HT1">
                    </a>
                    HT1
                    <a class=headerlink href="#ADC:ADC_AWD1TR:HT1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-27:
                    
                    Analog watchdog 1 higher threshold
	These bits are written by software to define the higher threshold for the analog watchdog.
	Refer to ADC_AWDxTR) on pageÂ 395..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_AWD2TR"></a>
              ADC_AWD2TR
              <a class=headerlink href="#ADC:ADC_AWD2TR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC watchdog threshold register</p>
            <p>Offset: 0x24, reset: 0x0FFF0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2TR:HT2">
                        
                        <span>
                        
                        HT2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2TR:LT2">
                        
                        <span>
                        
                        LT2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_AWD2TR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2TR:LT2">
                    </a>
                    LT2
                    <a class=headerlink href="#ADC:ADC_AWD2TR:LT2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    Analog watchdog 2 lower threshold
	These bits are written by software to define the lower threshold for the analog watchdog.
	Refer to ADC_AWDxTR) on pageÂ 395..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2TR:HT2">
                    </a>
                    HT2
                    <a class=headerlink href="#ADC:ADC_AWD2TR:HT2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-27:
                    
                    Analog watchdog 2 higher threshold
	These bits are written by software to define the higher threshold for the analog watchdog.
	Refer to ADC_AWDxTR) on pageÂ 395..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_CHSELRMOD1"></a>
              ADC_CHSELRMOD1
              <a class=headerlink href="#ADC:ADC_CHSELRMOD1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC channel selection register</p>
            <p>Offset: 0x28, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 12.5%"></div>
            </div>
            <p>
              <em>
                1/8
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CHSELRMOD1:SQ8">
                        
                        <span class=doccol>
                        
                        SQ8</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CHSELRMOD1:SQ7">
                        
                        <span>
                        
                        SQ7</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CHSELRMOD1:SQ6">
                        
                        <span>
                        
                        SQ6</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CHSELRMOD1:SQ5">
                        
                        <span>
                        
                        SQ5</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CHSELRMOD1:SQ4">
                        
                        <span>
                        
                        SQ4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CHSELRMOD1:SQ3">
                        
                        <span>
                        
                        SQ3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CHSELRMOD1:SQ2">
                        
                        <span>
                        
                        SQ2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CHSELRMOD1:SQ1">
                        
                        <span>
                        
                        SQ1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_CHSELRMOD1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CHSELRMOD1:SQ1">
                    </a>
                    SQ1
                    <a class=headerlink href="#ADC:ADC_CHSELRMOD1:SQ1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    1st conversion of the sequence
	These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
	When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
	Refer to SQ8[3:0] for a definition of channel selection.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CHSELRMOD1:SQ2">
                    </a>
                    SQ2
                    <a class=headerlink href="#ADC:ADC_CHSELRMOD1:SQ2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    2nd conversion of the sequence
	These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
	When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
	Refer to SQ8[3:0] for a definition of channel selection.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CHSELRMOD1:SQ3">
                    </a>
                    SQ3
                    <a class=headerlink href="#ADC:ADC_CHSELRMOD1:SQ3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    3rd conversion of the sequence
	These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
	When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
	Refer to SQ8[3:0] for a definition of channel selection.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CHSELRMOD1:SQ4">
                    </a>
                    SQ4
                    <a class=headerlink href="#ADC:ADC_CHSELRMOD1:SQ4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-15:
                    
                    4th conversion of the sequence
	These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
	When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
	Refer to SQ8[3:0] for a definition of channel selection.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CHSELRMOD1:SQ5">
                    </a>
                    SQ5
                    <a class=headerlink href="#ADC:ADC_CHSELRMOD1:SQ5">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-19:
                    
                    5th conversion of the sequence
	These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
	When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
	Refer to SQ8[3:0] for a definition of channel selection.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CHSELRMOD1:SQ6">
                    </a>
                    SQ6
                    <a class=headerlink href="#ADC:ADC_CHSELRMOD1:SQ6">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-23:
                    
                    6th conversion of the sequence
	These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
	When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
	Refer to SQ8[3:0] for a definition of channel selection.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CHSELRMOD1:SQ7">
                    </a>
                    SQ7
                    <a class=headerlink href="#ADC:ADC_CHSELRMOD1:SQ7">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-27:
                    
                    7th conversion of the sequence
	These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates end of the sequence.
	When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
	Refer to SQ8[3:0] for a definition of channel selection.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CHSELRMOD1:SQ8">
                    </a>
                    SQ8
                    <a class=headerlink href="#ADC:ADC_CHSELRMOD1:SQ8">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 28-31:
                    
                    8th conversion of the sequence
	These bits are programmed by software with the channel number (0...14) assigned to the 8th conversion of the sequence. 0b1111 indicates the end of the sequence.
	When 0b1111 (end of sequence) is programmed to the lower sequence channels, these bits are ignored.
	...
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CH0 <br><strong>0x1: B_0x1</strong>: CH1<br><strong>0xC: B_0xC</strong>: CH12<br><strong>0xD: B_0xD</strong>: CH13<br><strong>0xE: B_0xE</strong>: CH14<br><strong>0xF: B_0xF</strong>: No channel selected (End of sequence)<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_AWD3TR"></a>
              ADC_AWD3TR
              <a class=headerlink href="#ADC:ADC_AWD3TR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC watchdog threshold register</p>
            <p>Offset: 0x2C, reset: 0x0FFF0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3TR:HT3">
                        
                        <span>
                        
                        HT3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3TR:LT3">
                        
                        <span>
                        
                        LT3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_AWD3TR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3TR:LT3">
                    </a>
                    LT3
                    <a class=headerlink href="#ADC:ADC_AWD3TR:LT3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    Analog watchdog 3lower threshold
	These bits are written by software to define the lower threshold for the analog watchdog.
	Refer to ADC_AWDxTR) on pageÂ 395..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3TR:HT3">
                    </a>
                    HT3
                    <a class=headerlink href="#ADC:ADC_AWD3TR:HT3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-27:
                    
                    Analog watchdog 3 higher threshold
	These bits are written by software to define the higher threshold for the analog watchdog.
	Refer to ADC_AWDxTR) on pageÂ 395..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_DR"></a>
              ADC_DR
              <a class=headerlink href="#ADC:ADC_DR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC data register</p>
            <p>Offset: 0x40, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#ADC:ADC_DR:DATA">
                        
                        <span>
                        
                        DATA</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_DR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_DR:DATA">
                    </a>
                    DATA
                    <a class=headerlink href="#ADC:ADC_DR:DATA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Converted data
	These bits are read-only. They contain the conversion result from the last converted channel. The data are left- or right-aligned as shown in OVSE = 0) on pageÂ 389.
	Just after a calibration is complete, DATA[6:0] contains the calibration factor..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_AWD2CR"></a>
              ADC_AWD2CR
              <a class=headerlink href="#ADC:ADC_AWD2CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC Analog Watchdog 2 Configuration register</p>
            <p>Offset: 0xA0, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                19/19
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH18">
                        
                        <span class=doccol>
                        
                        AWD2CH18</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH17">
                        
                        <span class=doccol>
                        
                        AWD2CH17</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH16">
                        
                        <span class=doccol>
                        
                        AWD2CH16</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH15">
                        
                        <span class=doccol>
                        
                        AWD2CH15</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH14">
                        
                        <span class=doccol>
                        
                        AWD2CH14</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH13">
                        
                        <span class=doccol>
                        
                        AWD2CH13</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH12">
                        
                        <span class=doccol>
                        
                        AWD2CH12</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH11">
                        
                        <span class=doccol>
                        
                        AWD2CH11</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH10">
                        
                        <span class=doccol>
                        
                        AWD2CH10</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH9">
                        
                        <span class=doccol>
                        
                        AWD2CH9</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH8">
                        
                        <span class=doccol>
                        
                        AWD2CH8</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH7">
                        
                        <span class=doccol>
                        
                        AWD2CH7</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH6">
                        
                        <span class=doccol>
                        
                        AWD2CH6</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH5">
                        
                        <span class=doccol>
                        
                        AWD2CH5</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH4">
                        
                        <span class=doccol>
                        
                        AWD2CH4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH3">
                        
                        <span class=doccol>
                        
                        AWD2CH3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH2">
                        
                        <span class=doccol>
                        
                        AWD2CH2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH1">
                        
                        <span class=doccol>
                        
                        AWD2CH1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD2CR:AWD2CH0">
                        
                        <span class=doccol>
                        
                        AWD2CH0</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_AWD2CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH0">
                    </a>
                    AWD2CH0
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH0">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH1">
                    </a>
                    AWD2CH1
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH2">
                    </a>
                    AWD2CH2
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH3">
                    </a>
                    AWD2CH3
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH4">
                    </a>
                    AWD2CH4
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH5">
                    </a>
                    AWD2CH5
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH5">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH6">
                    </a>
                    AWD2CH6
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH6">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH7">
                    </a>
                    AWD2CH7
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH7">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH8">
                    </a>
                    AWD2CH8
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH8">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH9">
                    </a>
                    AWD2CH9
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH9">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH10">
                    </a>
                    AWD2CH10
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH10">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH11">
                    </a>
                    AWD2CH11
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH11">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH12">
                    </a>
                    AWD2CH12
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH12">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH13">
                    </a>
                    AWD2CH13
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH13">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH14">
                    </a>
                    AWD2CH14
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH14">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH15">
                    </a>
                    AWD2CH15
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH15">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH16">
                    </a>
                    AWD2CH16
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH16">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH17">
                    </a>
                    AWD2CH17
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH17">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD2CR:AWD2CH18">
                    </a>
                    AWD2CH18
                    <a class=headerlink href="#ADC:ADC_AWD2CR:AWD2CH18">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).
	Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD2 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD2 <br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_AWD3CR"></a>
              ADC_AWD3CR
              <a class=headerlink href="#ADC:ADC_AWD3CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC Analog Watchdog 3 Configuration register</p>
            <p>Offset: 0xA4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                19/19
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH18">
                        
                        <span class=doccol>
                        
                        AWD3CH18</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH17">
                        
                        <span class=doccol>
                        
                        AWD3CH17</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH16">
                        
                        <span class=doccol>
                        
                        AWD3CH16</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH15">
                        
                        <span class=doccol>
                        
                        AWD3CH15</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH14">
                        
                        <span class=doccol>
                        
                        AWD3CH14</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH13">
                        
                        <span class=doccol>
                        
                        AWD3CH13</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH12">
                        
                        <span class=doccol>
                        
                        AWD3CH12</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH11">
                        
                        <span class=doccol>
                        
                        AWD3CH11</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH10">
                        
                        <span class=doccol>
                        
                        AWD3CH10</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH9">
                        
                        <span class=doccol>
                        
                        AWD3CH9</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH8">
                        
                        <span class=doccol>
                        
                        AWD3CH8</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH7">
                        
                        <span class=doccol>
                        
                        AWD3CH7</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH6">
                        
                        <span class=doccol>
                        
                        AWD3CH6</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH5">
                        
                        <span class=doccol>
                        
                        AWD3CH5</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH4">
                        
                        <span class=doccol>
                        
                        AWD3CH4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH3">
                        
                        <span class=doccol>
                        
                        AWD3CH3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH2">
                        
                        <span class=doccol>
                        
                        AWD3CH2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH1">
                        
                        <span class=doccol>
                        
                        AWD3CH1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_AWD3CR:AWD3CH0">
                        
                        <span class=doccol>
                        
                        AWD3CH0</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_AWD3CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH0">
                    </a>
                    AWD3CH0
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH0">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH1">
                    </a>
                    AWD3CH1
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH2">
                    </a>
                    AWD3CH2
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH3">
                    </a>
                    AWD3CH3
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH4">
                    </a>
                    AWD3CH4
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH5">
                    </a>
                    AWD3CH5
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH5">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH6">
                    </a>
                    AWD3CH6
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH6">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH7">
                    </a>
                    AWD3CH7
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH7">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH8">
                    </a>
                    AWD3CH8
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH8">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH9">
                    </a>
                    AWD3CH9
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH9">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH10">
                    </a>
                    AWD3CH10
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH10">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH11">
                    </a>
                    AWD3CH11
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH11">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH12">
                    </a>
                    AWD3CH12
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH12">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH13">
                    </a>
                    AWD3CH13
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH13">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH14">
                    </a>
                    AWD3CH14
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH14">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH15">
                    </a>
                    AWD3CH15
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH15">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH16">
                    </a>
                    AWD3CH16
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH16">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH17">
                    </a>
                    AWD3CH17
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH17">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_AWD3CR:AWD3CH18">
                    </a>
                    AWD3CH18
                    <a class=headerlink href="#ADC:ADC_AWD3CR:AWD3CH18">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Analog watchdog channel selection
	These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).
	Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ADC analog channel-x is not monitored by AWD3 <br><strong>0x1: B_0x1</strong>: ADC analog channel-x is monitored by AWD3 <br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_CALFACT"></a>
              ADC_CALFACT
              <a class=headerlink href="#ADC:ADC_CALFACT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC Calibration factor</p>
            <p>Offset: 0xB4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=7 >
                        
                        <a class=fieldlink href="#ADC:ADC_CALFACT:CALFACT">
                        
                        <span>
                        
                        CALFACT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_CALFACT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CALFACT:CALFACT">
                    </a>
                    CALFACT
                    <a class=headerlink href="#ADC:ADC_CALFACT:CALFACT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-6:
                    
                    Calibration factor
	These bits are written by hardware or by software.
	Once a calibration is complete,Â they are updated by hardware with the calibration factors.
	Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new calibration is launched.
	Just after a calibration is complete, DATA[6:0] contains the calibration factor.
	Note: Software can write these bits only when ADEN=1 (ADC is enabled and no calibration is ongoing and no conversion is ongoing). Refer to SQ8[3:0] for a definition of channel selection..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="ADC:ADC_CCR"></a>
              ADC_CCR
              <a class=headerlink href="#ADC:ADC_CCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>ADC common configuration register</p>
            <p>Offset: 0x308, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                4/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CCR:VBATEN">
                        
                        <span class=doccol>
                        
                        VBATEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CCR:TSEN">
                        
                        <span class=doccol>
                        
                        TSEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#ADC:ADC_CCR:VREFEN">
                        
                        <span class=doccol>
                        
                        VREFEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#ADC:ADC_CCR:PRESC">
                        
                        <span class=doccol>
                        
                        PRESC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="ADC-ADC_CCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CCR:PRESC">
                    </a>
                    PRESC
                    <a class=headerlink href="#ADC:ADC_CCR:PRESC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 18-21:
                    
                    ADC prescaler
Set and cleared by software to select the frequency of the clock to the ADC.
Other: Reserved
Note: Software is allowed to write these bits only when the ADC is disabled (ADCALÂ =Â 0, ADSTARTÂ =Â 0, ADSTPÂ =Â 0, ADDISÂ =Â 0 and ADENÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: input ADC clock not divided<br><strong>0x1: B_0x1</strong>: input ADC clock divided by 2<br><strong>0x2: B_0x2</strong>: input ADC clock divided by 4<br><strong>0x3: B_0x3</strong>: input ADC clock divided by 6<br><strong>0x4: B_0x4</strong>: input ADC clock divided by 8<br><strong>0x5: B_0x5</strong>: input ADC clock divided by 10<br><strong>0x6: B_0x6</strong>: input ADC clock divided by 12<br><strong>0x7: B_0x7</strong>: input ADC clock divided by 16<br><strong>0x8: B_0x8</strong>: input ADC clock divided by 32<br><strong>0x9: B_0x9</strong>: input ADC clock divided by 64<br><strong>0xA: B_0xA</strong>: input ADC clock divided by 128<br><strong>0xB: B_0xB</strong>: input ADC clock divided by 256<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CCR:VREFEN">
                    </a>
                    VREFEN
                    <a class=headerlink href="#ADC:ADC_CCR:VREFEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    VREFINT enable
	This bit is set and cleared by software to enable/disable the VREFINT.
	Note: Software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: VREFINT disabled<br><strong>0x1: B_0x1</strong>: VREFINT enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CCR:TSEN">
                    </a>
                    TSEN
                    <a class=headerlink href="#ADC:ADC_CCR:TSEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    Temperature sensor enable
	This bit is set and cleared by software to enable/disable the temperature sensor.
	Note: Software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Temperature sensor disabled, DAC_OUT1 connected to ADC channel 12<br><strong>0x1: B_0x1</strong>: Temperature sensor enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="ADC:ADC_CCR:VBATEN">
                    </a>
                    VBATEN
                    <a class=headerlink href="#ADC:ADC_CCR:VBATEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    VBAT enable
	This bit is set and cleared by software to enable/disable the VBAT channel.
	Note: The software is allowed to write this bit only when ADSTARTÂ =Â 0 (which ensures that no conversion is ongoing).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: VBAT channel disabled, DAC_OUT2 connected to ADC channel 14<br><strong>0x1: B_0x1</strong>: VBAT channel enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="CRC"></a>
        CRC
        <a class=headerlink href="#CRC">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40023000: Cyclic redundancy check calculation
      unit</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 37.5%"></div>
      </div>
      <p>
        <em>
          3/8
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="CRC-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="CRC:CRC_DR"></a>
              CRC_DR
              <a class=headerlink href="#CRC:CRC_DR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Data register</p>
            <p>Offset: 0x0, reset: 0xFFFFFFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#CRC:CRC_DR:DR">
                        
                        <span>
                        
                        DR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#CRC:CRC_DR:DR">
                        
                        <span>
                        
                        DR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="CRC-CRC_DR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="CRC:CRC_DR:DR">
                    </a>
                    DR
                    <a class=headerlink href="#CRC:CRC_DR:DR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    Data register bits.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="CRC:CRC_IDR"></a>
              CRC_IDR
              <a class=headerlink href="#CRC:CRC_IDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Independent data register</p>
            <p>Offset: 0x4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#CRC:CRC_IDR:IDR">
                        
                        <span>
                        
                        IDR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#CRC:CRC_IDR:IDR">
                        
                        <span>
                        
                        IDR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="CRC-CRC_IDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="CRC:CRC_IDR:IDR">
                    </a>
                    IDR
                    <a class=headerlink href="#CRC:CRC_IDR:IDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    General-purpose 32-bit data register
              bits.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="CRC:CRC_CR"></a>
              CRC_CR
              <a class=headerlink href="#CRC:CRC_CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register</p>
            <p>Offset: 0x8, reset: 0x00000000, access: Unspecified</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 75.0%"></div>
            </div>
            <p>
              <em>
                3/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#CRC:CRC_CR:REV_OUT">
                        
                        <span class=doccol>
                        
                        REV_OUT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#CRC:CRC_CR:REV_IN">
                        
                        <span class=doccol>
                        
                        REV_IN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#CRC:CRC_CR:POLYSIZE">
                        
                        <span class=doccol>
                        
                        POLYSIZE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#CRC:CRC_CR:RESET">
                        
                        <span>
                        
                        RESET</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="CRC-CRC_CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="CRC:CRC_CR:RESET">
                    </a>
                    RESET
                    <a class=headerlink href="#CRC:CRC_CR:RESET">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    RESET bit.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="CRC:CRC_CR:POLYSIZE">
                    </a>
                    POLYSIZE
                    <a class=headerlink href="#CRC:CRC_CR:POLYSIZE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 3-4:
                    
                    Polynomial size
These bits control the size of the polynomial..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 32 bit polynomial<br><strong>0x1: B_0x1</strong>: 16 bit polynomial<br><strong>0x2: B_0x2</strong>: 8 bit polynomial<br><strong>0x3: B_0x3</strong>: 7 bit polynomial<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="CRC:CRC_CR:REV_IN">
                    </a>
                    REV_IN
                    <a class=headerlink href="#CRC:CRC_CR:REV_IN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 5-6:
                    
                    Reverse input data
These bits control the reversal of the bit order of the input data.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Bit order not affected<br><strong>0x1: B_0x1</strong>: Bit reversal done by byte<br><strong>0x2: B_0x2</strong>: Bit reversal done by half-word<br><strong>0x3: B_0x3</strong>: Bit reversal done by word<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="CRC:CRC_CR:REV_OUT">
                    </a>
                    REV_OUT
                    <a class=headerlink href="#CRC:CRC_CR:REV_OUT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Reverse output data
This bit controls the reversal of the bit order of the output data..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Bit order not affected<br><strong>0x1: B_0x1</strong>: Bit-reversed output format<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="CRC:CRC_INIT"></a>
              CRC_INIT
              <a class=headerlink href="#CRC:CRC_INIT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Initial CRC value</p>
            <p>Offset: 0x10, reset: 0xFFFFFFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#CRC:CRC_INIT:CRC_INIT">
                        
                        <span>
                        
                        CRC_INIT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#CRC:CRC_INIT:CRC_INIT">
                        
                        <span>
                        
                        CRC_INIT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="CRC-CRC_INIT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="CRC:CRC_INIT:CRC_INIT">
                    </a>
                    CRC_INIT
                    <a class=headerlink href="#CRC:CRC_INIT:CRC_INIT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    Programmable initial CRC
              value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="CRC:CRC_POL"></a>
              CRC_POL
              <a class=headerlink href="#CRC:CRC_POL">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>polynomial</p>
            <p>Offset: 0x14, reset: 0x04C11DB7, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#CRC:CRC_POL:POL">
                        
                        <span>
                        
                        POL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#CRC:CRC_POL:POL">
                        
                        <span>
                        
                        POL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="CRC-CRC_POL-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="CRC:CRC_POL:POL">
                    </a>
                    POL
                    <a class=headerlink href="#CRC:CRC_POL:POL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    Programmable polynomial.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="DAC"></a>
        DAC
        <a class=headerlink href="#DAC">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40007400: DAC</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 58.333333333333336%"></div>
      </div>
      <p>
        <em>
          28/48
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="DAC-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_CR"></a>
              DAC_CR
              <a class=headerlink href="#DAC:DAC_CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC control register</p>
            <p>Offset: 0x0, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                16/16
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:CEN2">
                        
                        <span class=doccol>
                        
                        CEN2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:DMAUDRIE2">
                        
                        <span class=doccol>
                        
                        DMAUDRIE2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:DMAEN2">
                        
                        <span class=doccol>
                        
                        DMAEN2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:MAMP2">
                        
                        <span class=doccol>
                        
                        MAMP2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:WAVE2">
                        
                        <span class=doccol>
                        
                        WAVE2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:TSEL2">
                        
                        <span class=doccol>
                        
                        TSEL2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:TEN2">
                        
                        <span class=doccol>
                        
                        TEN2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:EN2">
                        
                        <span class=doccol>
                        
                        EN2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:CEN1">
                        
                        <span class=doccol>
                        
                        CEN1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:DMAUDRIE1">
                        
                        <span class=doccol>
                        
                        DMAUDRIE1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:DMAEN1">
                        
                        <span class=doccol>
                        
                        DMAEN1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:MAMP1">
                        
                        <span class=doccol>
                        
                        MAMP1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:WAVE1">
                        
                        <span class=doccol>
                        
                        WAVE1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:TSEL1">
                        
                        <span class=doccol>
                        
                        TSEL1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:TEN1">
                        
                        <span class=doccol>
                        
                        TEN1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_CR:EN1">
                        
                        <span class=doccol>
                        
                        EN1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:EN1">
                    </a>
                    EN1
                    <a class=headerlink href="#DAC:DAC_CR:EN1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    DAC channel1 enable
This bit is set and cleared by software to enable/disable DAC channel1..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel1 disabled<br><strong>0x1: B_0x1</strong>: DAC channel1 enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:TEN1">
                    </a>
                    TEN1
                    <a class=headerlink href="#DAC:DAC_CR:TEN1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    DAC channel1 trigger enable
This bit is set and cleared by software to enable/disable DAC channel1 trigger.
Note: When software trigger is selected, the transfer from the DAC_DHR1 register to the DAC_DOR1 register takes only one dac_pclk clock cycle..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel1 trigger disabled and data written into the DAC_DHR1 register are transferred one dac_pclk clock cycle later to the DAC_DOR1 register<br><strong>0x1: B_0x1</strong>: DAC channel1 trigger enabled and data from the DAC_DHR1 register are transferred three dac_pclk clock cycles later to the DAC_DOR1 register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:TSEL1">
                    </a>
                    TSEL1
                    <a class=headerlink href="#DAC:DAC_CR:TSEL1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-5:
                    
                    DAC channel1 trigger selection
These bits select the external event used to trigger DAC channel1
...
Refer to the trigger selection tables in  for details on trigger configuration and mapping.
Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SWTRIG1<br><strong>0x1: B_0x1</strong>: dac_ch1_trg1<br><strong>0x2: B_0x2</strong>: dac_ch1_trg2<br><strong>0xF: B_0xF</strong>: dac_ch1_trg15<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:WAVE1">
                    </a>
                    WAVE1
                    <a class=headerlink href="#DAC:DAC_CR:WAVE1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 6-7:
                    
                    DAC channel1 noise/triangle wave generation enable
These bits are set and cleared by software.
1x: Triangle wave generation enabled
Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: wave generation disabled<br><strong>0x1: B_0x1</strong>: Noise wave generation enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:MAMP1">
                    </a>
                    MAMP1
                    <a class=headerlink href="#DAC:DAC_CR:MAMP1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    DAC channel1 mask/amplitude selector
These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.
≥ 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Unmask bit0 of LFSR/ triangle amplitude equal to 1<br><strong>0x1: B_0x1</strong>: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3<br><strong>0x2: B_0x2</strong>: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7<br><strong>0x3: B_0x3</strong>: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15<br><strong>0x4: B_0x4</strong>: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31<br><strong>0x5: B_0x5</strong>: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63<br><strong>0x6: B_0x6</strong>: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127<br><strong>0x7: B_0x7</strong>: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255<br><strong>0x8: B_0x8</strong>: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511<br><strong>0x9: B_0x9</strong>: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023<br><strong>0xA: B_0xA</strong>: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:DMAEN1">
                    </a>
                    DMAEN1
                    <a class=headerlink href="#DAC:DAC_CR:DMAEN1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    DAC channel1 DMA enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel1 DMA mode disabled<br><strong>0x1: B_0x1</strong>: DAC channel1 DMA mode enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:DMAUDRIE1">
                    </a>
                    DMAUDRIE1
                    <a class=headerlink href="#DAC:DAC_CR:DMAUDRIE1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    DAC channel1 DMA Underrun Interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel1 DMA Underrun Interrupt disabled<br><strong>0x1: B_0x1</strong>: DAC channel1 DMA Underrun Interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:CEN1">
                    </a>
                    CEN1
                    <a class=headerlink href="#DAC:DAC_CR:CEN1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    DAC channel1 calibration enable
This bit is set and cleared by software to enable/disable DAC channel1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel1 in Normal operating mode<br><strong>0x1: B_0x1</strong>: DAC channel1 in calibration mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:EN2">
                    </a>
                    EN2
                    <a class=headerlink href="#DAC:DAC_CR:EN2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    DAC channel2 enable
This bit is set and cleared by software to enable/disable DAC channel2.
Note: These bits are available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel2 disabled<br><strong>0x1: B_0x1</strong>: DAC channel2 enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:TEN2">
                    </a>
                    TEN2
                    <a class=headerlink href="#DAC:DAC_CR:TEN2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    DAC channel2 trigger enable
This bit is set and cleared by software to enable/disable DAC channel2 trigger
Note: When software trigger is selected, the transfer from the DAC_DHR2 register to the DAC_DOR2 register takes only one dac_pclk clock cycle.
These bits are available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel2 trigger disabled and data written into the DAC_DHR2 register are transferred one dac_pclk clock cycle later to the DAC_DOR2 register<br><strong>0x1: B_0x1</strong>: DAC channel2 trigger enabled and data from the DAC_DHR2 register are transferred three dac_pclk clock cycles later to the DAC_DOR2 register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:TSEL2">
                    </a>
                    TSEL2
                    <a class=headerlink href="#DAC:DAC_CR:TSEL2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 18-21:
                    
                    DAC channel2 trigger selection
These bits select the external event used to trigger DAC channel2
...
Refer to the trigger selection tables in  for details on trigger configuration and mapping.
Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).
These bits are available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SWTRIG2<br><strong>0x1: B_0x1</strong>: dac_ch2_trg1<br><strong>0x2: B_0x2</strong>: dac_ch2_trg2<br><strong>0xF: B_0xF</strong>: dac_ch2_trg15<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:WAVE2">
                    </a>
                    WAVE2
                    <a class=headerlink href="#DAC:DAC_CR:WAVE2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 22-23:
                    
                    DAC channel2 noise/triangle wave generation enable
These bits are set/reset by software.
1x: Triangle wave generation enabled
Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)
These bits are available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: wave generation disabled <br><strong>0x1: B_0x1</strong>: Noise wave generation enabled <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:MAMP2">
                    </a>
                    MAMP2
                    <a class=headerlink href="#DAC:DAC_CR:MAMP2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-27:
                    
                    DAC channel2 mask/amplitude selector
These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.
≥ 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
Note: These bits are available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Unmask bit0 of LFSR/ triangle amplitude equal to 1<br><strong>0x1: B_0x1</strong>: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3<br><strong>0x2: B_0x2</strong>: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7<br><strong>0x3: B_0x3</strong>: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15<br><strong>0x4: B_0x4</strong>: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31<br><strong>0x5: B_0x5</strong>: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63<br><strong>0x6: B_0x6</strong>: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127<br><strong>0x7: B_0x7</strong>: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255<br><strong>0x8: B_0x8</strong>: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511<br><strong>0x9: B_0x9</strong>: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023<br><strong>0xA: B_0xA</strong>: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:DMAEN2">
                    </a>
                    DMAEN2
                    <a class=headerlink href="#DAC:DAC_CR:DMAEN2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    DAC channel2 DMA enable
This bit is set and cleared by software.
Note: This bit is available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel2 DMA mode disabled<br><strong>0x1: B_0x1</strong>: DAC channel2 DMA mode enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:DMAUDRIE2">
                    </a>
                    DMAUDRIE2
                    <a class=headerlink href="#DAC:DAC_CR:DMAUDRIE2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 29:
                    
                    DAC channel2 DMA underrun interrupt enable
This bit is set and cleared by software.
Note: This bit is available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel2 DMA underrun interrupt disabled<br><strong>0x1: B_0x1</strong>: DAC channel2 DMA underrun interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CR:CEN2">
                    </a>
                    CEN2
                    <a class=headerlink href="#DAC:DAC_CR:CEN2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 30:
                    
                    DAC channel2 calibration enable
This bit is set and cleared by software to enable/disable DAC channel2 calibration, it can be written only if EN2 bit is set to 0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
Note: This bit is available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel2 in Normal operating mode<br><strong>0x1: B_0x1</strong>: DAC channel2 in calibration mode<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_SWTRGR"></a>
              DAC_SWTRGR
              <a class=headerlink href="#DAC:DAC_SWTRGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC software trigger register</p>
            <p>Offset: 0x4, reset: 0x00000000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=14 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_SWTRGR:SWTRIG2">
                        
                        <span class=doccol>
                        
                        SWTRIG2</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_SWTRGR:SWTRIG1">
                        
                        <span class=doccol>
                        
                        SWTRIG1</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_SWTRGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SWTRGR:SWTRIG1">
                    </a>
                    SWTRIG1
                    <a class=headerlink href="#DAC:DAC_SWTRGR:SWTRIG1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    DAC channel1 software trigger
This bit is set by software to trigger the DAC in software trigger mode.
Note: This bit is cleared by hardware (one dac_pclk clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No trigger<br><strong>0x1: B_0x1</strong>: Trigger<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SWTRGR:SWTRIG2">
                    </a>
                    SWTRIG2
                    <a class=headerlink href="#DAC:DAC_SWTRGR:SWTRIG2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    DAC channel2 software trigger
This bit is set by software to trigger the DAC in software trigger mode.
Note: This bit is cleared by hardware (one dac_pclk clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
This bit is available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No trigger<br><strong>0x1: B_0x1</strong>: Trigger<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DHR12R1"></a>
              DAC_DHR12R1
              <a class=headerlink href="#DAC:DAC_DHR12R1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC channel1 12-bit right-aligned data
          holding register</p>
            <p>Offset: 0x8, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR12R1:DACC1DHR">
                        
                        <span>
                        
                        DACC1DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DHR12R1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR12R1:DACC1DHR">
                    </a>
                    DACC1DHR
                    <a class=headerlink href="#DAC:DAC_DHR12R1:DACC1DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    DAC channel1 12-bit right-aligned data
These bits are written by software. They specify 12-bit data for DAC channel1..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DHR12L1"></a>
              DAC_DHR12L1
              <a class=headerlink href="#DAC:DAC_DHR12L1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC channel1 12-bit left aligned data
          holding register</p>
            <p>Offset: 0xC, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR12L1:DACC1DHR">
                        
                        <span>
                        
                        DACC1DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DHR12L1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR12L1:DACC1DHR">
                    </a>
                    DACC1DHR
                    <a class=headerlink href="#DAC:DAC_DHR12L1:DACC1DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-15:
                    
                    DAC channel1 12-bit left-aligned data
These bits are written by software.
They specify 12-bit data for DAC channel1..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DHR8R1"></a>
              DAC_DHR8R1
              <a class=headerlink href="#DAC:DAC_DHR8R1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC channel1 8-bit right aligned data
          holding register</p>
            <p>Offset: 0x10, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR8R1:DACC1DHR">
                        
                        <span>
                        
                        DACC1DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DHR8R1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR8R1:DACC1DHR">
                    </a>
                    DACC1DHR
                    <a class=headerlink href="#DAC:DAC_DHR8R1:DACC1DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    DAC channel1 8-bit right-aligned data
These bits are written by software. They specify 8-bit data for DAC channel1..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DHR12R2"></a>
              DAC_DHR12R2
              <a class=headerlink href="#DAC:DAC_DHR12R2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC channel2 12-bit right aligned data
          holding register</p>
            <p>Offset: 0x14, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR12R2:DACC2DHR">
                        
                        <span>
                        
                        DACC2DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DHR12R2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR12R2:DACC2DHR">
                    </a>
                    DACC2DHR
                    <a class=headerlink href="#DAC:DAC_DHR12R2:DACC2DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    DAC channel2 12-bit right-aligned data
These bits are written by software. They specify 12-bit data for DAC channel2..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DHR12L2"></a>
              DAC_DHR12L2
              <a class=headerlink href="#DAC:DAC_DHR12L2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC channel2 12-bit left aligned data
          holding register</p>
            <p>Offset: 0x18, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR12L2:DACC2DHR">
                        
                        <span>
                        
                        DACC2DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DHR12L2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR12L2:DACC2DHR">
                    </a>
                    DACC2DHR
                    <a class=headerlink href="#DAC:DAC_DHR12L2:DACC2DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-15:
                    
                    DAC channel2 12-bit left-aligned data
These bits are written by software which specify 12-bit data for DAC channel2..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DHR8R2"></a>
              DAC_DHR8R2
              <a class=headerlink href="#DAC:DAC_DHR8R2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC channel2 8-bit right-aligned data
          holding register</p>
            <p>Offset: 0x1C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR8R2:DACC2DHR">
                        
                        <span>
                        
                        DACC2DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DHR8R2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR8R2:DACC2DHR">
                    </a>
                    DACC2DHR
                    <a class=headerlink href="#DAC:DAC_DHR8R2:DACC2DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    DAC channel2 8-bit right-aligned data
These bits are written by software which specifies 8-bit data for DAC channel2..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DHR12RD"></a>
              DAC_DHR12RD
              <a class=headerlink href="#DAC:DAC_DHR12RD">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Dual DAC 12-bit right-aligned data holding
          register</p>
            <p>Offset: 0x20, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR12RD:DACC2DHR">
                        
                        <span>
                        
                        DACC2DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR12RD:DACC1DHR">
                        
                        <span>
                        
                        DACC1DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DHR12RD-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR12RD:DACC1DHR">
                    </a>
                    DACC1DHR
                    <a class=headerlink href="#DAC:DAC_DHR12RD:DACC1DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    DAC channel1 12-bit right-aligned data
These bits are written by software which specifies 12-bit data for DAC channel1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR12RD:DACC2DHR">
                    </a>
                    DACC2DHR
                    <a class=headerlink href="#DAC:DAC_DHR12RD:DACC2DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-27:
                    
                    DAC channel2 12-bit right-aligned data
These bits are written by software which specifies 12-bit data for DAC channel2..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DHR12LD"></a>
              DAC_DHR12LD
              <a class=headerlink href="#DAC:DAC_DHR12LD">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DUAL DAC 12-bit left aligned data holding
          register</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR12LD:DACC2DHR">
                        
                        <span>
                        
                        DACC2DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR12LD:DACC1DHR">
                        
                        <span>
                        
                        DACC1DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DHR12LD-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR12LD:DACC1DHR">
                    </a>
                    DACC1DHR
                    <a class=headerlink href="#DAC:DAC_DHR12LD:DACC1DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-15:
                    
                    DAC channel1 12-bit left-aligned data
These bits are written by software which specifies 12-bit data for DAC channel1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR12LD:DACC2DHR">
                    </a>
                    DACC2DHR
                    <a class=headerlink href="#DAC:DAC_DHR12LD:DACC2DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-31:
                    
                    DAC channel2 12-bit left-aligned data
These bits are written by software which specifies 12-bit data for DAC channel2..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DHR8RD"></a>
              DAC_DHR8RD
              <a class=headerlink href="#DAC:DAC_DHR8RD">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DUAL DAC 8-bit right aligned data holding
          register</p>
            <p>Offset: 0x28, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR8RD:DACC2DHR">
                        
                        <span>
                        
                        DACC2DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#DAC:DAC_DHR8RD:DACC1DHR">
                        
                        <span>
                        
                        DACC1DHR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DHR8RD-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR8RD:DACC1DHR">
                    </a>
                    DACC1DHR
                    <a class=headerlink href="#DAC:DAC_DHR8RD:DACC1DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    DAC channel1 8-bit right-aligned data
These bits are written by software which specifies 8-bit data for DAC channel1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DHR8RD:DACC2DHR">
                    </a>
                    DACC2DHR
                    <a class=headerlink href="#DAC:DAC_DHR8RD:DACC2DHR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-15:
                    
                    DAC channel2 8-bit right-aligned data
These bits are written by software which specifies 8-bit data for DAC channel2..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DOR1"></a>
              DAC_DOR1
              <a class=headerlink href="#DAC:DAC_DOR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC channel1 data output
          register</p>
            <p>Offset: 0x2C, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DOR1:DACC1DOR">
                        
                        <span>
                        
                        DACC1DOR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DOR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DOR1:DACC1DOR">
                    </a>
                    DACC1DOR
                    <a class=headerlink href="#DAC:DAC_DOR1:DACC1DOR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    DAC channel1 data output
These bits are read-only, they contain data output for DAC channel1..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_DOR2"></a>
              DAC_DOR2
              <a class=headerlink href="#DAC:DAC_DOR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC channel2 data output
          register</p>
            <p>Offset: 0x30, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#DAC:DAC_DOR2:DACC2DOR">
                        
                        <span>
                        
                        DACC2DOR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_DOR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_DOR2:DACC2DOR">
                    </a>
                    DACC2DOR
                    <a class=headerlink href="#DAC:DAC_DOR2:DACC2DOR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    DAC channel2 data output
These bits are read-only, they contain data output for DAC channel2..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_SR"></a>
              DAC_SR
              <a class=headerlink href="#DAC:DAC_SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC status register</p>
            <p>Offset: 0x34, reset: 0x00000000, access: Unspecified</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_SR:BWST2">
                        
                        <span class=doccol>
                        
                        BWST2</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_SR:CAL_FLAG2">
                        
                        <span class=doccol>
                        
                        CAL_FLAG2</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_SR:DMAUDR2">
                        
                        <span class=doccol>
                        
                        DMAUDR2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_SR:BWST1">
                        
                        <span class=doccol>
                        
                        BWST1</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_SR:CAL_FLAG1">
                        
                        <span class=doccol>
                        
                        CAL_FLAG1</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DAC:DAC_SR:DMAUDR1">
                        
                        <span class=doccol>
                        
                        DMAUDR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SR:DMAUDR1">
                    </a>
                    DMAUDR1
                    <a class=headerlink href="#DAC:DAC_SR:DMAUDR1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    DAC channel1 DMA underrun flag
This bit is set by hardware and cleared by software (by writing it to 1)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No DMA underrun error condition occurred for DAC channel1<br><strong>0x1: B_0x1</strong>: DMA underrun error condition occurred for DAC channel1 (the currently selected trigger is driving DAC channel1 conversion at a frequency higher than the DMA service capability rate)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SR:CAL_FLAG1">
                    </a>
                    CAL_FLAG1
                    <a class=headerlink href="#DAC:DAC_SR:CAL_FLAG1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    DAC channel1 calibration offset status
This bit is set and cleared by hardware.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: calibration trimming value is lower than the offset correction value<br><strong>0x1: B_0x1</strong>: calibration trimming value is equal or greater than the offset correction value<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SR:BWST1">
                    </a>
                    BWST1
                    <a class=headerlink href="#DAC:DAC_SR:BWST1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    DAC channel1 busy writing sample time flag
This bit is systematically set just after Sample and hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3 LSI periods of synchronization)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: There is no write operation of DAC_SHSR1 ongoing: DAC_SHSR1 can be written<br><strong>0x1: B_0x1</strong>: There is a write operation of DAC_SHSR1 ongoing: DAC_SHSR1 cannot be written<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SR:DMAUDR2">
                    </a>
                    DMAUDR2
                    <a class=headerlink href="#DAC:DAC_SR:DMAUDR2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 29:
                    
                    DAC channel2 DMA underrun flag
This bit is set by hardware and cleared by software (by writing it to 1).
Note: This bit is available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No DMA underrun error condition occurred for DAC channel2<br><strong>0x1: B_0x1</strong>: DMA underrun error condition occurred for DAC channel2 (the currently selected trigger is driving DAC channel2 conversion at a frequency higher than the DMA service capability rate).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SR:CAL_FLAG2">
                    </a>
                    CAL_FLAG2
                    <a class=headerlink href="#DAC:DAC_SR:CAL_FLAG2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 30:
                    
                    DAC channel2 calibration offset status
This bit is set and cleared by hardware
Note: This bit is available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: calibration trimming value is lower than the offset correction value<br><strong>0x1: B_0x1</strong>: calibration trimming value is equal or greater than the offset correction value<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SR:BWST2">
                    </a>
                    BWST2
                    <a class=headerlink href="#DAC:DAC_SR:BWST2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    DAC channel2 busy writing sample time flag
This bit is systematically set just after Sample and hold mode enable. It is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).
Note: This bit is available only on dual-channel DACs. Refer to implementation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: There is no write operation of DAC_SHSR2 ongoing: DAC_SHSR2 can be written<br><strong>0x1: B_0x1</strong>: There is a write operation of DAC_SHSR2 ongoing: DAC_SHSR2 cannot be written<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_CCR"></a>
              DAC_CCR
              <a class=headerlink href="#DAC:DAC_CCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC calibration control
          register</p>
            <p>Offset: 0x38, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=11 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DAC:DAC_CCR:OTRIM2">
                        
                        <span>
                        
                        OTRIM2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=11 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DAC:DAC_CCR:OTRIM1">
                        
                        <span>
                        
                        OTRIM1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_CCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CCR:OTRIM1">
                    </a>
                    OTRIM1
                    <a class=headerlink href="#DAC:DAC_CCR:OTRIM1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    DAC channel1 offset trimming value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_CCR:OTRIM2">
                    </a>
                    OTRIM2
                    <a class=headerlink href="#DAC:DAC_CCR:OTRIM2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-20:
                    
                    DAC channel2 offset trimming value
These bits are available only on dual-channel DACs. Refer to implementation..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_MCR"></a>
              DAC_MCR
              <a class=headerlink href="#DAC:DAC_MCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC mode control register</p>
            <p>Offset: 0x3C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#DAC:DAC_MCR:MODE2">
                        
                        <span class=doccol>
                        
                        MODE2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#DAC:DAC_MCR:MODE1">
                        
                        <span class=doccol>
                        
                        MODE1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_MCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_MCR:MODE1">
                    </a>
                    MODE1
                    <a class=headerlink href="#DAC:DAC_MCR:MODE1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-2:
                    
                    DAC channel1 mode
These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored.
They can be set and cleared by software to select the DAC channel1 mode:
DAC channel1 in Normal mode
DAC channel1 in sample & hold mode
Note: This register can be modified only when EN1=0..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel1 is connected to external pin with Buffer enabled<br><strong>0x1: B_0x1</strong>: DAC channel1 is connected to external pin and to on chip peripherals with Buffer enabled<br><strong>0x2: B_0x2</strong>: DAC channel1 is connected to external pin with Buffer disabled<br><strong>0x3: B_0x3</strong>: DAC channel1 is connected to on chip peripherals with Buffer disabled<br><strong>0x4: B_0x4</strong>: DAC channel1 is connected to external pin with Buffer enabled<br><strong>0x5: B_0x5</strong>: DAC channel1 is connected to external pin and to on chip peripherals with Buffer enabled<br><strong>0x6: B_0x6</strong>: DAC channel1 is connected to external pin and to on chip peripherals with Buffer disabled<br><strong>0x7: B_0x7</strong>: DAC channel1 is connected to on chip peripherals with Buffer disabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_MCR:MODE2">
                    </a>
                    MODE2
                    <a class=headerlink href="#DAC:DAC_MCR:MODE2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-18:
                    
                    DAC channel2 mode
These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored.
They can be set and cleared by software to select the DAC channel2 mode:
DAC channel2 in Normal mode
DAC channel2 in Sample and hold mode
Note: This register can be modified only when EN2=0.
Refer to  for the availability of DAC channel2..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DAC channel2 is connected to external pin with Buffer enabled<br><strong>0x1: B_0x1</strong>: DAC channel2 is connected to external pin and to on chip peripherals with buffer enabled<br><strong>0x2: B_0x2</strong>: DAC channel2 is connected to external pin with buffer disabled<br><strong>0x3: B_0x3</strong>: DAC channel2 is connected to on chip peripherals with Buffer disabled<br><strong>0x4: B_0x4</strong>: DAC channel2 is connected to external pin with Buffer enabled<br><strong>0x5: B_0x5</strong>: DAC channel2 is connected to external pin and to on chip peripherals with Buffer enabled<br><strong>0x6: B_0x6</strong>: DAC channel2 is connected to external pin and to on chip peripherals with Buffer disabled<br><strong>0x7: B_0x7</strong>: DAC channel2 is connected to on chip peripherals with Buffer disabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_SHSR1"></a>
              DAC_SHSR1
              <a class=headerlink href="#DAC:DAC_SHSR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC Sample and Hold sample time register
          1</p>
            <p>Offset: 0x40, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=10 >
                        
                        <a class=fieldlink href="#DAC:DAC_SHSR1:TSAMPLE1">
                        
                        <span>
                        
                        TSAMPLE1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_SHSR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SHSR1:TSAMPLE1">
                    </a>
                    TSAMPLE1
                    <a class=headerlink href="#DAC:DAC_SHSR1:TSAMPLE1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-9:
                    
                    DAC channel1 sample time (only valid in Sample and hold mode)
These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWST1 of DAC_SR register is low, If BWST1=1, the write operation is ignored..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_SHSR2"></a>
              DAC_SHSR2
              <a class=headerlink href="#DAC:DAC_SHSR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC Sample and Hold sample time register
          2</p>
            <p>Offset: 0x44, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=10 >
                        
                        <a class=fieldlink href="#DAC:DAC_SHSR2:TSAMPLE2">
                        
                        <span>
                        
                        TSAMPLE2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_SHSR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SHSR2:TSAMPLE2">
                    </a>
                    TSAMPLE2
                    <a class=headerlink href="#DAC:DAC_SHSR2:TSAMPLE2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-9:
                    
                    DAC channel2 sample time (only valid in Sample and hold mode)
These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWST2 of DAC_SR register is low, if BWST2=1, the write operation is ignored..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_SHHR"></a>
              DAC_SHHR
              <a class=headerlink href="#DAC:DAC_SHHR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC Sample and Hold hold time
          register</p>
            <p>Offset: 0x48, reset: 0x00010001, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=10 >
                        
                        <a class=fieldlink href="#DAC:DAC_SHHR:THOLD2">
                        
                        <span>
                        
                        THOLD2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=10 >
                        
                        <a class=fieldlink href="#DAC:DAC_SHHR:THOLD1">
                        
                        <span>
                        
                        THOLD1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_SHHR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SHHR:THOLD1">
                    </a>
                    THOLD1
                    <a class=headerlink href="#DAC:DAC_SHHR:THOLD1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-9:
                    
                    DAC channel1 hold time (only valid in Sample and hold mode)
Hold time= (THOLD[9:0]) x LSI clock period
Note: This register can be modified only when EN1=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SHHR:THOLD2">
                    </a>
                    THOLD2
                    <a class=headerlink href="#DAC:DAC_SHHR:THOLD2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-25:
                    
                    DAC channel2 hold time (only valid in Sample and hold mode).
Hold time= (THOLD[9:0]) x LSI clock period
Note: This register can be modified only when EN2=0.
These bits are available only on dual-channel DACs. Refer to implementation..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DAC:DAC_SHRR"></a>
              DAC_SHRR
              <a class=headerlink href="#DAC:DAC_SHRR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DAC Sample and Hold refresh time
          register</p>
            <p>Offset: 0x4C, reset: 0x00010001, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#DAC:DAC_SHRR:TREFRESH2">
                        
                        <span>
                        
                        TREFRESH2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#DAC:DAC_SHRR:TREFRESH1">
                        
                        <span>
                        
                        TREFRESH1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DAC-DAC_SHRR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SHRR:TREFRESH1">
                    </a>
                    TREFRESH1
                    <a class=headerlink href="#DAC:DAC_SHRR:TREFRESH1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    DAC channel1 refresh time (only valid in Sample and hold mode)
Refresh time= (TREFRESH[7:0]) x LSI clock period
Note: This register can be modified only when EN1=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DAC:DAC_SHRR:TREFRESH2">
                    </a>
                    TREFRESH2
                    <a class=headerlink href="#DAC:DAC_SHRR:TREFRESH2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-23:
                    
                    DAC channel2 refresh time (only valid in Sample and hold mode)
Refresh time= (TREFRESH[7:0]) x LSI clock period
Note: This register can be modified only when EN2=0.
These bits are available only on dual-channel DACs. Refer to implementation..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="DMAMUX"></a>
        DMAMUX
        <a class=headerlink href="#DMAMUX">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40020800: DMAMUX</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 56.043956043956044%"></div>
      </div>
      <p>
        <em>
          51/91
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="DMAMUX-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_C0CR"></a>
              DMAMUX_C0CR
              <a class=headerlink href="#DMAMUX:DMAMUX_C0CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request line multiplexer channel x configuration register</p>
            <p>Offset: 0x0, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 57.142857142857146%"></div>
            </div>
            <p>
              <em>
                4/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C0CR:SYNC_ID">
                        
                        <span>
                        
                        SYNC_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C0CR:NBREQ">
                        
                        <span>
                        
                        NBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C0CR:SPOL">
                        
                        <span class=doccol>
                        
                        SPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C0CR:SE">
                        
                        <span class=doccol>
                        
                        SE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C0CR:EGE">
                        
                        <span class=doccol>
                        
                        EGE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C0CR:SOIE">
                        
                        <span class=doccol>
                        
                        SOIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=6 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C0CR:DMAREQ_ID">
                        
                        <span>
                        
                        DMAREQ_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_C0CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C0CR:DMAREQ_ID">
                    </a>
                    DMAREQ_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C0CR:DMAREQ_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-5:
                    
                    DMA request identification
	Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C0CR:SOIE">
                    </a>
                    SOIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C0CR:SOIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Synchronization overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt disabled<br><strong>0x1: B_0x1</strong>: interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C0CR:EGE">
                    </a>
                    EGE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C0CR:EGE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Event generation enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: event generation disabled<br><strong>0x1: B_0x1</strong>: event generation enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C0CR:SE">
                    </a>
                    SE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C0CR:SE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Synchronization enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: synchronization disabled<br><strong>0x1: B_0x1</strong>: synchronization enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C0CR:SPOL">
                    </a>
                    SPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_C0CR:SPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    Synchronization polarity
	Defines the edge polarity of the selected synchronization input:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event, i.e. no synchronization nor detection.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C0CR:NBREQ">
                    </a>
                    NBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_C0CR:NBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests minus 1 to forward
	Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.
	This field shall only be written when both SE and EGE bits are low..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C0CR:SYNC_ID">
                    </a>
                    SYNC_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C0CR:SYNC_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-28:
                    
                    Synchronization identification
	Selects the synchronization input (see inputs to resources STM32G0)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_C1CR"></a>
              DMAMUX_C1CR
              <a class=headerlink href="#DMAMUX:DMAMUX_C1CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request line multiplexer channel x configuration register</p>
            <p>Offset: 0x4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 57.142857142857146%"></div>
            </div>
            <p>
              <em>
                4/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C1CR:SYNC_ID">
                        
                        <span>
                        
                        SYNC_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C1CR:NBREQ">
                        
                        <span>
                        
                        NBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C1CR:SPOL">
                        
                        <span class=doccol>
                        
                        SPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C1CR:SE">
                        
                        <span class=doccol>
                        
                        SE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C1CR:EGE">
                        
                        <span class=doccol>
                        
                        EGE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C1CR:SOIE">
                        
                        <span class=doccol>
                        
                        SOIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=6 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C1CR:DMAREQ_ID">
                        
                        <span>
                        
                        DMAREQ_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_C1CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C1CR:DMAREQ_ID">
                    </a>
                    DMAREQ_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C1CR:DMAREQ_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-5:
                    
                    DMA request identification
	Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C1CR:SOIE">
                    </a>
                    SOIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C1CR:SOIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Synchronization overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt disabled<br><strong>0x1: B_0x1</strong>: interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C1CR:EGE">
                    </a>
                    EGE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C1CR:EGE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Event generation enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: event generation disabled<br><strong>0x1: B_0x1</strong>: event generation enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C1CR:SE">
                    </a>
                    SE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C1CR:SE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Synchronization enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: synchronization disabled<br><strong>0x1: B_0x1</strong>: synchronization enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C1CR:SPOL">
                    </a>
                    SPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_C1CR:SPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    Synchronization polarity
	Defines the edge polarity of the selected synchronization input:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event, i.e. no synchronization nor detection.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C1CR:NBREQ">
                    </a>
                    NBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_C1CR:NBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests minus 1 to forward
	Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.
	This field shall only be written when both SE and EGE bits are low..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C1CR:SYNC_ID">
                    </a>
                    SYNC_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C1CR:SYNC_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-28:
                    
                    Synchronization identification
	Selects the synchronization input (see inputs to resources STM32G0)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_C2CR"></a>
              DMAMUX_C2CR
              <a class=headerlink href="#DMAMUX:DMAMUX_C2CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request line multiplexer channel x configuration register</p>
            <p>Offset: 0x8, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 57.142857142857146%"></div>
            </div>
            <p>
              <em>
                4/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C2CR:SYNC_ID">
                        
                        <span>
                        
                        SYNC_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C2CR:NBREQ">
                        
                        <span>
                        
                        NBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C2CR:SPOL">
                        
                        <span class=doccol>
                        
                        SPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C2CR:SE">
                        
                        <span class=doccol>
                        
                        SE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C2CR:EGE">
                        
                        <span class=doccol>
                        
                        EGE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C2CR:SOIE">
                        
                        <span class=doccol>
                        
                        SOIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=6 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C2CR:DMAREQ_ID">
                        
                        <span>
                        
                        DMAREQ_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_C2CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C2CR:DMAREQ_ID">
                    </a>
                    DMAREQ_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C2CR:DMAREQ_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-5:
                    
                    DMA request identification
	Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C2CR:SOIE">
                    </a>
                    SOIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C2CR:SOIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Synchronization overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt disabled<br><strong>0x1: B_0x1</strong>: interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C2CR:EGE">
                    </a>
                    EGE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C2CR:EGE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Event generation enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: event generation disabled<br><strong>0x1: B_0x1</strong>: event generation enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C2CR:SE">
                    </a>
                    SE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C2CR:SE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Synchronization enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: synchronization disabled<br><strong>0x1: B_0x1</strong>: synchronization enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C2CR:SPOL">
                    </a>
                    SPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_C2CR:SPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    Synchronization polarity
	Defines the edge polarity of the selected synchronization input:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event, i.e. no synchronization nor detection.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C2CR:NBREQ">
                    </a>
                    NBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_C2CR:NBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests minus 1 to forward
	Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.
	This field shall only be written when both SE and EGE bits are low..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C2CR:SYNC_ID">
                    </a>
                    SYNC_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C2CR:SYNC_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-28:
                    
                    Synchronization identification
	Selects the synchronization input (see inputs to resources STM32G0)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_C3CR"></a>
              DMAMUX_C3CR
              <a class=headerlink href="#DMAMUX:DMAMUX_C3CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request line multiplexer channel x configuration register</p>
            <p>Offset: 0xC, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 57.142857142857146%"></div>
            </div>
            <p>
              <em>
                4/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C3CR:SYNC_ID">
                        
                        <span>
                        
                        SYNC_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C3CR:NBREQ">
                        
                        <span>
                        
                        NBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C3CR:SPOL">
                        
                        <span class=doccol>
                        
                        SPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C3CR:SE">
                        
                        <span class=doccol>
                        
                        SE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C3CR:EGE">
                        
                        <span class=doccol>
                        
                        EGE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C3CR:SOIE">
                        
                        <span class=doccol>
                        
                        SOIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=6 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C3CR:DMAREQ_ID">
                        
                        <span>
                        
                        DMAREQ_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_C3CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C3CR:DMAREQ_ID">
                    </a>
                    DMAREQ_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C3CR:DMAREQ_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-5:
                    
                    DMA request identification
	Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C3CR:SOIE">
                    </a>
                    SOIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C3CR:SOIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Synchronization overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt disabled<br><strong>0x1: B_0x1</strong>: interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C3CR:EGE">
                    </a>
                    EGE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C3CR:EGE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Event generation enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: event generation disabled<br><strong>0x1: B_0x1</strong>: event generation enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C3CR:SE">
                    </a>
                    SE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C3CR:SE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Synchronization enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: synchronization disabled<br><strong>0x1: B_0x1</strong>: synchronization enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C3CR:SPOL">
                    </a>
                    SPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_C3CR:SPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    Synchronization polarity
	Defines the edge polarity of the selected synchronization input:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event, i.e. no synchronization nor detection.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C3CR:NBREQ">
                    </a>
                    NBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_C3CR:NBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests minus 1 to forward
	Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.
	This field shall only be written when both SE and EGE bits are low..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C3CR:SYNC_ID">
                    </a>
                    SYNC_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C3CR:SYNC_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-28:
                    
                    Synchronization identification
	Selects the synchronization input (see inputs to resources STM32G0)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_C4CR"></a>
              DMAMUX_C4CR
              <a class=headerlink href="#DMAMUX:DMAMUX_C4CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request line multiplexer channel x configuration register</p>
            <p>Offset: 0x10, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 57.142857142857146%"></div>
            </div>
            <p>
              <em>
                4/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C4CR:SYNC_ID">
                        
                        <span>
                        
                        SYNC_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C4CR:NBREQ">
                        
                        <span>
                        
                        NBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C4CR:SPOL">
                        
                        <span class=doccol>
                        
                        SPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C4CR:SE">
                        
                        <span class=doccol>
                        
                        SE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C4CR:EGE">
                        
                        <span class=doccol>
                        
                        EGE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C4CR:SOIE">
                        
                        <span class=doccol>
                        
                        SOIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=6 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C4CR:DMAREQ_ID">
                        
                        <span>
                        
                        DMAREQ_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_C4CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C4CR:DMAREQ_ID">
                    </a>
                    DMAREQ_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C4CR:DMAREQ_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-5:
                    
                    DMA request identification
	Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C4CR:SOIE">
                    </a>
                    SOIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C4CR:SOIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Synchronization overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt disabled<br><strong>0x1: B_0x1</strong>: interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C4CR:EGE">
                    </a>
                    EGE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C4CR:EGE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Event generation enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: event generation disabled<br><strong>0x1: B_0x1</strong>: event generation enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C4CR:SE">
                    </a>
                    SE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C4CR:SE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Synchronization enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: synchronization disabled<br><strong>0x1: B_0x1</strong>: synchronization enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C4CR:SPOL">
                    </a>
                    SPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_C4CR:SPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    Synchronization polarity
	Defines the edge polarity of the selected synchronization input:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event, i.e. no synchronization nor detection.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C4CR:NBREQ">
                    </a>
                    NBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_C4CR:NBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests minus 1 to forward
	Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.
	This field shall only be written when both SE and EGE bits are low..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C4CR:SYNC_ID">
                    </a>
                    SYNC_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C4CR:SYNC_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-28:
                    
                    Synchronization identification
	Selects the synchronization input (see inputs to resources STM32G0)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_C5CR"></a>
              DMAMUX_C5CR
              <a class=headerlink href="#DMAMUX:DMAMUX_C5CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request line multiplexer channel x configuration register</p>
            <p>Offset: 0x14, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 57.142857142857146%"></div>
            </div>
            <p>
              <em>
                4/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C5CR:SYNC_ID">
                        
                        <span>
                        
                        SYNC_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C5CR:NBREQ">
                        
                        <span>
                        
                        NBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C5CR:SPOL">
                        
                        <span class=doccol>
                        
                        SPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C5CR:SE">
                        
                        <span class=doccol>
                        
                        SE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C5CR:EGE">
                        
                        <span class=doccol>
                        
                        EGE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C5CR:SOIE">
                        
                        <span class=doccol>
                        
                        SOIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=6 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C5CR:DMAREQ_ID">
                        
                        <span>
                        
                        DMAREQ_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_C5CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C5CR:DMAREQ_ID">
                    </a>
                    DMAREQ_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C5CR:DMAREQ_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-5:
                    
                    DMA request identification
	Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C5CR:SOIE">
                    </a>
                    SOIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C5CR:SOIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Synchronization overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt disabled<br><strong>0x1: B_0x1</strong>: interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C5CR:EGE">
                    </a>
                    EGE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C5CR:EGE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Event generation enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: event generation disabled<br><strong>0x1: B_0x1</strong>: event generation enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C5CR:SE">
                    </a>
                    SE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C5CR:SE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Synchronization enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: synchronization disabled<br><strong>0x1: B_0x1</strong>: synchronization enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C5CR:SPOL">
                    </a>
                    SPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_C5CR:SPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    Synchronization polarity
	Defines the edge polarity of the selected synchronization input:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event, i.e. no synchronization nor detection.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C5CR:NBREQ">
                    </a>
                    NBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_C5CR:NBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests minus 1 to forward
	Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.
	This field shall only be written when both SE and EGE bits are low..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C5CR:SYNC_ID">
                    </a>
                    SYNC_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C5CR:SYNC_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-28:
                    
                    Synchronization identification
	Selects the synchronization input (see inputs to resources STM32G0)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_C6CR"></a>
              DMAMUX_C6CR
              <a class=headerlink href="#DMAMUX:DMAMUX_C6CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request line multiplexer channel x configuration register</p>
            <p>Offset: 0x18, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 57.142857142857146%"></div>
            </div>
            <p>
              <em>
                4/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C6CR:SYNC_ID">
                        
                        <span>
                        
                        SYNC_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C6CR:NBREQ">
                        
                        <span>
                        
                        NBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C6CR:SPOL">
                        
                        <span class=doccol>
                        
                        SPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C6CR:SE">
                        
                        <span class=doccol>
                        
                        SE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C6CR:EGE">
                        
                        <span class=doccol>
                        
                        EGE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C6CR:SOIE">
                        
                        <span class=doccol>
                        
                        SOIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=6 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_C6CR:DMAREQ_ID">
                        
                        <span>
                        
                        DMAREQ_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_C6CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C6CR:DMAREQ_ID">
                    </a>
                    DMAREQ_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C6CR:DMAREQ_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-5:
                    
                    DMA request identification
	Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C6CR:SOIE">
                    </a>
                    SOIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C6CR:SOIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Synchronization overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt disabled<br><strong>0x1: B_0x1</strong>: interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C6CR:EGE">
                    </a>
                    EGE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C6CR:EGE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Event generation enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: event generation disabled<br><strong>0x1: B_0x1</strong>: event generation enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C6CR:SE">
                    </a>
                    SE
                    <a class=headerlink href="#DMAMUX:DMAMUX_C6CR:SE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Synchronization enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: synchronization disabled<br><strong>0x1: B_0x1</strong>: synchronization enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C6CR:SPOL">
                    </a>
                    SPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_C6CR:SPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    Synchronization polarity
	Defines the edge polarity of the selected synchronization input:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event, i.e. no synchronization nor detection.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C6CR:NBREQ">
                    </a>
                    NBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_C6CR:NBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests minus 1 to forward
	Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.
	This field shall only be written when both SE and EGE bits are low..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_C6CR:SYNC_ID">
                    </a>
                    SYNC_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_C6CR:SYNC_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-28:
                    
                    Synchronization identification
	Selects the synchronization input (see inputs to resources STM32G0)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_CSR"></a>
              DMAMUX_CSR
              <a class=headerlink href="#DMAMUX:DMAMUX_CSR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request line multiplexer interrupt channel status register</p>
            <p>Offset: 0x80, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CSR:SOF6">
                        
                        <span>
                        
                        SOF6</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CSR:SOF5">
                        
                        <span>
                        
                        SOF5</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CSR:SOF4">
                        
                        <span>
                        
                        SOF4</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CSR:SOF3">
                        
                        <span>
                        
                        SOF3</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CSR:SOF2">
                        
                        <span>
                        
                        SOF2</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CSR:SOF1">
                        
                        <span>
                        
                        SOF1</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CSR:SOF0">
                        
                        <span>
                        
                        SOF0</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_CSR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CSR:SOF0">
                    </a>
                    SOF0
                    <a class=headerlink href="#DMAMUX:DMAMUX_CSR:SOF0">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Synchronization overrun event flag
	The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.
	The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CSR:SOF1">
                    </a>
                    SOF1
                    <a class=headerlink href="#DMAMUX:DMAMUX_CSR:SOF1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Synchronization overrun event flag
	The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.
	The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CSR:SOF2">
                    </a>
                    SOF2
                    <a class=headerlink href="#DMAMUX:DMAMUX_CSR:SOF2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Synchronization overrun event flag
	The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.
	The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CSR:SOF3">
                    </a>
                    SOF3
                    <a class=headerlink href="#DMAMUX:DMAMUX_CSR:SOF3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Synchronization overrun event flag
	The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.
	The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CSR:SOF4">
                    </a>
                    SOF4
                    <a class=headerlink href="#DMAMUX:DMAMUX_CSR:SOF4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Synchronization overrun event flag
	The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.
	The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CSR:SOF5">
                    </a>
                    SOF5
                    <a class=headerlink href="#DMAMUX:DMAMUX_CSR:SOF5">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Synchronization overrun event flag
	The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.
	The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CSR:SOF6">
                    </a>
                    SOF6
                    <a class=headerlink href="#DMAMUX:DMAMUX_CSR:SOF6">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Synchronization overrun event flag
	The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.
	The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_CFR"></a>
              DMAMUX_CFR
              <a class=headerlink href="#DMAMUX:DMAMUX_CFR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request line multiplexer interrupt clear flag register</p>
            <p>Offset: 0x84, reset: 0x00000000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CFR:CSOF6">
                        
                        <span>
                        
                        CSOF6</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CFR:CSOF5">
                        
                        <span>
                        
                        CSOF5</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CFR:CSOF4">
                        
                        <span>
                        
                        CSOF4</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CFR:CSOF3">
                        
                        <span>
                        
                        CSOF3</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CFR:CSOF2">
                        
                        <span>
                        
                        CSOF2</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CFR:CSOF1">
                        
                        <span>
                        
                        CSOF1</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_CFR:CSOF0">
                        
                        <span>
                        
                        CSOF0</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_CFR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CFR:CSOF0">
                    </a>
                    CSOF0
                    <a class=headerlink href="#DMAMUX:DMAMUX_CFR:CSOF0">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Clear synchronization overrun event flag
Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CFR:CSOF1">
                    </a>
                    CSOF1
                    <a class=headerlink href="#DMAMUX:DMAMUX_CFR:CSOF1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Clear synchronization overrun event flag
Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CFR:CSOF2">
                    </a>
                    CSOF2
                    <a class=headerlink href="#DMAMUX:DMAMUX_CFR:CSOF2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Clear synchronization overrun event flag
Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CFR:CSOF3">
                    </a>
                    CSOF3
                    <a class=headerlink href="#DMAMUX:DMAMUX_CFR:CSOF3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Clear synchronization overrun event flag
Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CFR:CSOF4">
                    </a>
                    CSOF4
                    <a class=headerlink href="#DMAMUX:DMAMUX_CFR:CSOF4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Clear synchronization overrun event flag
Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CFR:CSOF5">
                    </a>
                    CSOF5
                    <a class=headerlink href="#DMAMUX:DMAMUX_CFR:CSOF5">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Clear synchronization overrun event flag
Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_CFR:CSOF6">
                    </a>
                    CSOF6
                    <a class=headerlink href="#DMAMUX:DMAMUX_CFR:CSOF6">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Clear synchronization overrun event flag
Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_RG0CR"></a>
              DMAMUX_RG0CR
              <a class=headerlink href="#DMAMUX:DMAMUX_RG0CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request generator channel x configuration register</p>
            <p>Offset: 0x100, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 60.0%"></div>
            </div>
            <p>
              <em>
                3/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG0CR:GNBREQ">
                        
                        <span>
                        
                        GNBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG0CR:GPOL">
                        
                        <span class=doccol>
                        
                        GPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG0CR:GE">
                        
                        <span class=doccol>
                        
                        GE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG0CR:OIE">
                        
                        <span class=doccol>
                        
                        OIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG0CR:SIG_ID">
                        
                        <span>
                        
                        SIG_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_RG0CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG0CR:SIG_ID">
                    </a>
                    SIG_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG0CR:SIG_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    Signal identification
Selects the DMA request trigger input used for the channel x of the DMA request generator.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG0CR:OIE">
                    </a>
                    OIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG0CR:OIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Trigger overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt on a trigger overrun event occurrence is disabled<br><strong>0x1: B_0x1</strong>: interrupt on a trigger overrun event occurrence is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG0CR:GE">
                    </a>
                    GE
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG0CR:GE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    DMA request generator channel x enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA request generator channel x disabled<br><strong>0x1: B_0x1</strong>: DMA request generator channel x enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG0CR:GPOL">
                    </a>
                    GPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG0CR:GPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    DMA request generator trigger polarity
Defines the edge polarity of the selected trigger input.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event. I.e. none trigger detection nor generation.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG0CR:GNBREQ">
                    </a>
                    GNBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG0CR:GNBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests to be generated (minus 1)
Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.
Note: This field shall only be written when GE bit is disabled..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_RG1CR"></a>
              DMAMUX_RG1CR
              <a class=headerlink href="#DMAMUX:DMAMUX_RG1CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request generator channel x configuration register</p>
            <p>Offset: 0x104, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 60.0%"></div>
            </div>
            <p>
              <em>
                3/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG1CR:GNBREQ">
                        
                        <span>
                        
                        GNBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG1CR:GPOL">
                        
                        <span class=doccol>
                        
                        GPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG1CR:GE">
                        
                        <span class=doccol>
                        
                        GE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG1CR:OIE">
                        
                        <span class=doccol>
                        
                        OIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG1CR:SIG_ID">
                        
                        <span>
                        
                        SIG_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_RG1CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG1CR:SIG_ID">
                    </a>
                    SIG_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG1CR:SIG_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    Signal identification
Selects the DMA request trigger input used for the channel x of the DMA request generator.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG1CR:OIE">
                    </a>
                    OIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG1CR:OIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Trigger overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt on a trigger overrun event occurrence is disabled<br><strong>0x1: B_0x1</strong>: interrupt on a trigger overrun event occurrence is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG1CR:GE">
                    </a>
                    GE
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG1CR:GE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    DMA request generator channel x enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA request generator channel x disabled<br><strong>0x1: B_0x1</strong>: DMA request generator channel x enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG1CR:GPOL">
                    </a>
                    GPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG1CR:GPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    DMA request generator trigger polarity
Defines the edge polarity of the selected trigger input.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event. I.e. none trigger detection nor generation.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG1CR:GNBREQ">
                    </a>
                    GNBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG1CR:GNBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests to be generated (minus 1)
Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.
Note: This field shall only be written when GE bit is disabled..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_RG2CR"></a>
              DMAMUX_RG2CR
              <a class=headerlink href="#DMAMUX:DMAMUX_RG2CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request generator channel x configuration register</p>
            <p>Offset: 0x108, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 60.0%"></div>
            </div>
            <p>
              <em>
                3/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG2CR:GNBREQ">
                        
                        <span>
                        
                        GNBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG2CR:GPOL">
                        
                        <span class=doccol>
                        
                        GPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG2CR:GE">
                        
                        <span class=doccol>
                        
                        GE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG2CR:OIE">
                        
                        <span class=doccol>
                        
                        OIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG2CR:SIG_ID">
                        
                        <span>
                        
                        SIG_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_RG2CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG2CR:SIG_ID">
                    </a>
                    SIG_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG2CR:SIG_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    Signal identification
Selects the DMA request trigger input used for the channel x of the DMA request generator.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG2CR:OIE">
                    </a>
                    OIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG2CR:OIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Trigger overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt on a trigger overrun event occurrence is disabled<br><strong>0x1: B_0x1</strong>: interrupt on a trigger overrun event occurrence is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG2CR:GE">
                    </a>
                    GE
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG2CR:GE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    DMA request generator channel x enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA request generator channel x disabled<br><strong>0x1: B_0x1</strong>: DMA request generator channel x enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG2CR:GPOL">
                    </a>
                    GPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG2CR:GPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    DMA request generator trigger polarity
Defines the edge polarity of the selected trigger input.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event. I.e. none trigger detection nor generation.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG2CR:GNBREQ">
                    </a>
                    GNBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG2CR:GNBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests to be generated (minus 1)
Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.
Note: This field shall only be written when GE bit is disabled..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_RG3CR"></a>
              DMAMUX_RG3CR
              <a class=headerlink href="#DMAMUX:DMAMUX_RG3CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request generator channel x configuration register</p>
            <p>Offset: 0x10C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 60.0%"></div>
            </div>
            <p>
              <em>
                3/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG3CR:GNBREQ">
                        
                        <span>
                        
                        GNBREQ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG3CR:GPOL">
                        
                        <span class=doccol>
                        
                        GPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG3CR:GE">
                        
                        <span class=doccol>
                        
                        GE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG3CR:OIE">
                        
                        <span class=doccol>
                        
                        OIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RG3CR:SIG_ID">
                        
                        <span>
                        
                        SIG_ID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_RG3CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG3CR:SIG_ID">
                    </a>
                    SIG_ID
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG3CR:SIG_ID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    Signal identification
Selects the DMA request trigger input used for the channel x of the DMA request generator.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG3CR:OIE">
                    </a>
                    OIE
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG3CR:OIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Trigger overrun interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: interrupt on a trigger overrun event occurrence is disabled<br><strong>0x1: B_0x1</strong>: interrupt on a trigger overrun event occurrence is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG3CR:GE">
                    </a>
                    GE
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG3CR:GE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    DMA request generator channel x enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA request generator channel x disabled<br><strong>0x1: B_0x1</strong>: DMA request generator channel x enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG3CR:GPOL">
                    </a>
                    GPOL
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG3CR:GPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    DMA request generator trigger polarity
Defines the edge polarity of the selected trigger input.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no event. I.e. none trigger detection nor generation.<br><strong>0x1: B_0x1</strong>: rising edge<br><strong>0x2: B_0x2</strong>: falling edge<br><strong>0x3: B_0x3</strong>: rising and falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RG3CR:GNBREQ">
                    </a>
                    GNBREQ
                    <a class=headerlink href="#DMAMUX:DMAMUX_RG3CR:GNBREQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 19-23:
                    
                    Number of DMA requests to be generated (minus 1)
Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.
Note: This field shall only be written when GE bit is disabled..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_RGSR"></a>
              DMAMUX_RGSR
              <a class=headerlink href="#DMAMUX:DMAMUX_RGSR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request generator interrupt status register</p>
            <p>Offset: 0x140, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                4/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RGSR:OF3">
                        
                        <span>
                        
                        OF3</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RGSR:OF2">
                        
                        <span>
                        
                        OF2</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RGSR:OF1">
                        
                        <span>
                        
                        OF1</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RGSR:OF0">
                        
                        <span>
                        
                        OF0</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_RGSR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RGSR:OF0">
                    </a>
                    OF0
                    <a class=headerlink href="#DMAMUX:DMAMUX_RGSR:OF0">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Trigger overrun event flag
The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).
The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RGSR:OF1">
                    </a>
                    OF1
                    <a class=headerlink href="#DMAMUX:DMAMUX_RGSR:OF1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Trigger overrun event flag
The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).
The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RGSR:OF2">
                    </a>
                    OF2
                    <a class=headerlink href="#DMAMUX:DMAMUX_RGSR:OF2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Trigger overrun event flag
The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).
The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RGSR:OF3">
                    </a>
                    OF3
                    <a class=headerlink href="#DMAMUX:DMAMUX_RGSR:OF3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Trigger overrun event flag
The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).
The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="DMAMUX:DMAMUX_RGCFR"></a>
              DMAMUX_RGCFR
              <a class=headerlink href="#DMAMUX:DMAMUX_RGCFR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMAMUX request generator interrupt clear flag register</p>
            <p>Offset: 0x144, reset: 0x00000000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RGCFR:COF3">
                        
                        <span>
                        
                        COF3</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RGCFR:COF2">
                        
                        <span>
                        
                        COF2</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RGCFR:COF1">
                        
                        <span>
                        
                        COF1</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#DMAMUX:DMAMUX_RGCFR:COF0">
                        
                        <span>
                        
                        COF0</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="DMAMUX-DMAMUX_RGCFR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RGCFR:COF0">
                    </a>
                    COF0
                    <a class=headerlink href="#DMAMUX:DMAMUX_RGCFR:COF0">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Clear trigger overrun event flag
Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RGCFR:COF1">
                    </a>
                    COF1
                    <a class=headerlink href="#DMAMUX:DMAMUX_RGCFR:COF1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Clear trigger overrun event flag
Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RGCFR:COF2">
                    </a>
                    COF2
                    <a class=headerlink href="#DMAMUX:DMAMUX_RGCFR:COF2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Clear trigger overrun event flag
Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="DMAMUX:DMAMUX_RGCFR:COF3">
                    </a>
                    COF3
                    <a class=headerlink href="#DMAMUX:DMAMUX_RGCFR:COF3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Clear trigger overrun event flag
Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="HDMI_CEC"></a>
        HDMI_CEC
        <a class=headerlink href="#HDMI_CEC">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40007800: HDMI-CEC</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 62.5%"></div>
      </div>
      <p>
        <em>
          25/40
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="HDMI_CEC-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="HDMI_CEC:CEC_CR"></a>
              CEC_CR
              <a class=headerlink href="#HDMI_CEC:CEC_CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>CEC control register</p>
            <p>Offset: 0x0, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                3/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CR:TXEOM">
                        
                        <span class=doccol>
                        
                        TXEOM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CR:TXSOM">
                        
                        <span class=doccol>
                        
                        TXSOM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CR:CECEN">
                        
                        <span class=doccol>
                        
                        CECEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="HDMI_CEC-CEC_CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CR:CECEN">
                    </a>
                    CECEN
                    <a class=headerlink href="#HDMI_CEC:CEC_CR:CECEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    CEC enable
The CECEN bit is set and cleared by software. CECEN = 1 starts message reception and enables the TXSOM control. CECEN = 0 disables the CEC peripheral, clears all bits of CEC_CR register and aborts any on-going reception or transmission..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CEC peripheral is off.<br><strong>0x1: B_0x1</strong>: CEC peripheral is on.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CR:TXSOM">
                    </a>
                    TXSOM
                    <a class=headerlink href="#HDMI_CEC:CEC_CR:TXSOM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Tx start of message
TXSOM is set by software to command transmission of the first byte of a CEC message. If the CEC message consists of only one byte, TXEOM must be set before of TXSOM.
Start-bit is effectively started on the CEC line after SFT is counted. If TXSOM is set while a message reception is ongoing, transmission starts after the end of reception.
TXSOM is cleared by hardware after the last byte of the message is sent with a positive acknowledge (TXEND = 1), in case of transmission underrun (TXUDR = 1), negative acknowledge (TXACKE = 1), and transmission error (TXERR = 1). It is also cleared by CECEN = 0. It is not cleared and transmission is automatically retried in case of arbitration lost (ARBLST = 1).
TXSOM can be also used as a status bit informing application whether any transmission request is pending or under execution. The application can abort a transmission request at any time by clearing the CECEN bit.
Note: TXSOM must be set when CECEN = 1.
TXSOM must be set when transmission data is available into TXDR.
HEADER first four bits containing own peripheral address are taken from TXDR[7:4], not from CEC_CFGR.OAR that is used only for reception..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No CEC transmission is on-going<br><strong>0x1: B_0x1</strong>: CEC transmission command<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CR:TXEOM">
                    </a>
                    TXEOM
                    <a class=headerlink href="#HDMI_CEC:CEC_CR:TXEOM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Tx end of message
The TXEOM bit is set by software to command transmission of the last byte of a CEC message.
TXEOM is cleared by hardware at the same time and under the same conditions as for TXSOM.
Note: TXEOM must be set when CECEN = 1.
TXEOM must be set before writing transmission data to TXDR.
If TXEOM is set when TXSOM = 0, transmitted message consists of 1 byte (HEADER) only (PING message)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TXDR data byte is transmitted with EOM = 0  <br><strong>0x1: B_0x1</strong>: TXDR data byte is transmitted with EOM = 1  <br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="HDMI_CEC:CEC_CFGR"></a>
              CEC_CFGR
              <a class=headerlink href="#HDMI_CEC:CEC_CFGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>This register is used to configure the
          HDMI-CEC controller. It is mandatory to write CEC_CFGR
          only when CECEN=0.</p>
            <p>Offset: 0x4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 88.88888888888889%"></div>
            </div>
            <p>
              <em>
                8/9
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CFGR:LSTN">
                        
                        <span class=doccol>
                        
                        LSTN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=15 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CFGR:OAR">
                        
                        <span>
                        
                        OAR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CFGR:SFTOP">
                        
                        <span class=doccol>
                        
                        SFTOP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CFGR:BRDNOGEN">
                        
                        <span class=doccol>
                        
                        BRDNOGEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CFGR:LBPEGEN">
                        
                        <span class=doccol>
                        
                        LBPEGEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CFGR:BREGEN">
                        
                        <span class=doccol>
                        
                        BREGEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CFGR:BRESTP">
                        
                        <span class=doccol>
                        
                        BRESTP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CFGR:RXTOL">
                        
                        <span class=doccol>
                        
                        RXTOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_CFGR:SFT">
                        
                        <span class=doccol>
                        
                        SFT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="HDMI_CEC-CEC_CFGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CFGR:SFT">
                    </a>
                    SFT
                    <a class=headerlink href="#HDMI_CEC:CEC_CFGR:SFT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-2:
                    
                    Signal free time
SFT bits are set by software. In the SFT = 0x0 configuration, the number of nominal data bit periods waited before transmission is ruled by hardware according to the transmission history. In all the other configurations the SFT number is determined by software.
0x0
2.5 data-bit periods if CEC is the last bus initiator with unsuccessful transmission (ARBLST = 1, TXERR = 1, TXUDR = 1 or TXACKE = 1)
4 data-bit periods if CEC is the new bus initiator
6 data-bit periods if CEC is the last bus initiator with successful transmission (TXEOM = 1).</p>
                  
                  <p>Allowed values:<br><strong>0x1: B_0x1</strong>: 0.5 nominal data bit periods<br><strong>0x2: B_0x2</strong>: 1.5 nominal data bit periods<br><strong>0x3: B_0x3</strong>: 2.5 nominal data bit periods<br><strong>0x4: B_0x4</strong>: 3.5 nominal data bit periods<br><strong>0x5: B_0x5</strong>: 4.5 nominal data bit periods<br><strong>0x6: B_0x6</strong>: 5.5 nominal data bit periods<br><strong>0x7: B_0x7</strong>: 6.5 nominal data bit periods<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CFGR:RXTOL">
                    </a>
                    RXTOL
                    <a class=headerlink href="#HDMI_CEC:CEC_CFGR:RXTOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Rx-tolerance
The RXTOL bit is set and cleared by software.
Start-bit, +/- 200 µs rise, +/- 200 µs fall
Data-bit: +/- 200 µs rise. +/- 350 µs fall
Start-bit: +/- 400 µs rise, +/- 400 µs fall
Data-bit: +/-300 µs rise, +/- 500 µs fall.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Standard tolerance margin:<br><strong>0x1: B_0x1</strong>: Extended tolerance<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CFGR:BRESTP">
                    </a>
                    BRESTP
                    <a class=headerlink href="#HDMI_CEC:CEC_CFGR:BRESTP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Rx-stop on bit rising error
The BRESTP bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BRE detection does not stop reception of the CEC message. Data bit is sampled at 1.05 ms.<br><strong>0x1: B_0x1</strong>: BRE detection stops message reception.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CFGR:BREGEN">
                    </a>
                    BREGEN
                    <a class=headerlink href="#HDMI_CEC:CEC_CFGR:BREGEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Generate error-bit on bit rising error
The BREGEN bit is set and cleared by software.
Note: If BRDNOGEN = 0, an error-bit is generated upon BRE detection with BRESTP = 1 in broadcast even if BREGEN = 0..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BRE detection does not generate an error-bit on the CEC line.<br><strong>0x1: B_0x1</strong>: BRE detection generates an error-bit on the CEC line (if BRESTP is set).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CFGR:LBPEGEN">
                    </a>
                    LBPEGEN
                    <a class=headerlink href="#HDMI_CEC:CEC_CFGR:LBPEGEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Generate error-bit on long bit period error
The LBPEGEN bit is set and cleared by software.
Note: If BRDNOGEN = 0, an error-bit is generated upon LBPE detection in broadcast even if LBPEGEN = 0..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LBPE detection does not generate an error-bit on the CEC line.<br><strong>0x1: B_0x1</strong>: LBPE detection generates an error-bit on the CEC line.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CFGR:BRDNOGEN">
                    </a>
                    BRDNOGEN
                    <a class=headerlink href="#HDMI_CEC:CEC_CFGR:BRDNOGEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Avoid error-bit generation in broadcast
The BRDNOGEN bit is set and cleared by software.
error-bit on the CEC line. LBPE detection with LBPEGEN = 0 on a broadcast message generates an error-bit on the CEC line..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BRE detection with BRESTP = 1 and BREGEN = 0 on a broadcast message generates an    <br><strong>0x1: B_0x1</strong>: Error-bit is not generated in the same condition as above. An error-bit is not generated even in case of an SBPE detection in a broadcast message if listen mode is set.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CFGR:SFTOP">
                    </a>
                    SFTOP
                    <a class=headerlink href="#HDMI_CEC:CEC_CFGR:SFTOP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    SFT option bit
The SFTOPT bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SFT timer starts when TXSOM is set by software.<br><strong>0x1: B_0x1</strong>: SFT timer starts automatically at the end of message transmission/reception.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CFGR:OAR">
                    </a>
                    OAR
                    <a class=headerlink href="#HDMI_CEC:CEC_CFGR:OAR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-30:
                    
                    Own addresses configuration
The OAR bits are set by software to select which destination logical addresses has to be considered in receive mode. Each bit, when set, enables the CEC logical address identified by the given bit position.
At the end of HEADER reception, the received destination address is compared with the enabled addresses. In case of matching address, the incoming message is acknowledged and received. In case of non-matching address, the incoming message is received only in listen mode (LSTN = 1), but without acknowledge sent. Broadcast messages are always received.
Example:
OAR = 0b000 0000 0010 0001 means that CEC acknowledges addresses 0x0 and 0x5. Consequently, each message directed to one of these addresses is received..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_CFGR:LSTN">
                    </a>
                    LSTN
                    <a class=headerlink href="#HDMI_CEC:CEC_CFGR:LSTN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    Listen mode
LSTN bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CEC peripheral receives only message addressed to its own address (OAR). Messages addressed to different destination are ignored. Broadcast messages are always received.<br><strong>0x1: B_0x1</strong>: CEC peripheral receives messages addressed to its own address (OAR) with positive acknowledge. Messages addressed to different destination are received, but without interfering with the CEC bus: no acknowledge sent.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="HDMI_CEC:CEC_TXDR"></a>
              CEC_TXDR
              <a class=headerlink href="#HDMI_CEC:CEC_TXDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>CEC Tx data register</p>
            <p>Offset: 0x8, reset: 0x00000000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_TXDR:TXD">
                        
                        <span>
                        
                        TXD</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="HDMI_CEC-CEC_TXDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_TXDR:TXD">
                    </a>
                    TXD
                    <a class=headerlink href="#HDMI_CEC:CEC_TXDR:TXD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Tx Data register. TXD is a write-only
              register containing the data byte to be transmitted.
              Note: TXD must be written when
              TXSTART=1.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="HDMI_CEC:CEC_RXDR"></a>
              CEC_RXDR
              <a class=headerlink href="#HDMI_CEC:CEC_RXDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>CEC Rx Data Register</p>
            <p>Offset: 0xC, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_RXDR:RXD">
                        
                        <span>
                        
                        RXD</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="HDMI_CEC-CEC_RXDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_RXDR:RXD">
                    </a>
                    RXD
                    <a class=headerlink href="#HDMI_CEC:CEC_RXDR:RXD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Rx Data register. RXD is read-only and
              contains the last data byte which has been received
              from the CEC line..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="HDMI_CEC:CEC_ISR"></a>
              CEC_ISR
              <a class=headerlink href="#HDMI_CEC:CEC_ISR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>CEC Interrupt and Status
          Register</p>
            <p>Offset: 0x10, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/13
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:TXACKE">
                        
                        <span>
                        
                        TXACKE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:TXERR">
                        
                        <span>
                        
                        TXERR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:TXUDR">
                        
                        <span>
                        
                        TXUDR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:TXEND">
                        
                        <span>
                        
                        TXEND</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:TXBR">
                        
                        <span>
                        
                        TXBR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:ARBLST">
                        
                        <span>
                        
                        ARBLST</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:RXACKE">
                        
                        <span>
                        
                        RXACKE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:LBPE">
                        
                        <span>
                        
                        LBPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:SBPE">
                        
                        <span>
                        
                        SBPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:BRE">
                        
                        <span>
                        
                        BRE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:RXOVR">
                        
                        <span>
                        
                        RXOVR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:RXEND">
                        
                        <span>
                        
                        RXEND</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_ISR:RXBR">
                        
                        <span>
                        
                        RXBR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="HDMI_CEC-CEC_ISR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:RXBR">
                    </a>
                    RXBR
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:RXBR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Rx-Byte Received The RXBR bit is set by
              hardware to inform application that a new byte has
              been received from the CEC line and stored into the
              RXD buffer. RXBR is cleared by software write at
              1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:RXEND">
                    </a>
                    RXEND
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:RXEND">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    End Of Reception RXEND is set by
              hardware to inform application that the last byte of
              a CEC message is received from the CEC line and
              stored into the RXD buffer. RXEND is set at the same
              time of RXBR. RXEND is cleared by software write at
              1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:RXOVR">
                    </a>
                    RXOVR
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:RXOVR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Rx-Overrun RXOVR is set by hardware if
              RXBR is not yet cleared at the time a new byte is
              received on the CEC line and stored into RXD. RXOVR
              assertion stops message reception so that no
              acknowledge is sent. In case of broadcast, a negative
              acknowledge is sent. RXOVR is cleared by software
              write at 1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:BRE">
                    </a>
                    BRE
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:BRE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Rx-Bit Rising Error BRE is set by
              hardware in case a Data-Bit waveform is detected with
              Bit Rising Error. BRE is set either at the time the
              misplaced rising edge occurs, or at the end of the
              maximum BRE tolerance allowed by RXTOL, in case
              rising edge is still longing. BRE stops message
              reception if BRESTP=1. BRE generates an Error-Bit on
              the CEC line if BREGEN=1. BRE is cleared by software
              write at 1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:SBPE">
                    </a>
                    SBPE
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:SBPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Rx-Short Bit Period Error SBPE is set by
              hardware in case a Data-Bit waveform is detected with
              Short Bit Period Error. SBPE is set at the time the
              anticipated falling edge occurs. SBPE generates an
              Error-Bit on the CEC line. SBPE is cleared by
              software write at 1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:LBPE">
                    </a>
                    LBPE
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:LBPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Rx-Long Bit Period Error LBPE is set by
              hardware in case a Data-Bit waveform is detected with
              Long Bit Period Error. LBPE is set at the end of the
              maximum bit-extension tolerance allowed by RXTOL, in
              case falling edge is still longing. LBPE always stops
              reception of the CEC message. LBPE generates an
              Error-Bit on the CEC line if LBPEGEN=1. In case of
              broadcast, Error-Bit is generated even in case of
              LBPEGEN=0. LBPE is cleared by software write at
              1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:RXACKE">
                    </a>
                    RXACKE
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:RXACKE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Rx-Missing Acknowledge In receive mode,
              RXACKE is set by hardware to inform application that
              no acknowledge was seen on the CEC line. RXACKE
              applies only for broadcast messages and in listen
              mode also for not directly addressed messages
              (destination address not enabled in OAR). RXACKE
              aborts message reception. RXACKE is cleared by
              software write at 1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:ARBLST">
                    </a>
                    ARBLST
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:ARBLST">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Arbitration Lost ARBLST is set by
              hardware to inform application that CEC device is
              switching to reception due to arbitration lost event
              following the TXSOM command. ARBLST can be due either
              to a contending CEC device starting earlier or
              starting at the same time but with higher HEADER
              priority. After ARBLST assertion TXSOM bit keeps
              pending for next transmission attempt. ARBLST is
              cleared by software write at 1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:TXBR">
                    </a>
                    TXBR
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:TXBR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Tx-Byte Request TXBR is set by hardware
              to inform application that the next transmission data
              has to be written to TXDR. TXBR is set when the 4th
              bit of currently transmitted byte is sent.
              Application must write the next byte to TXDR within 6
              nominal data-bit periods before transmission underrun
              error occurs (TXUDR). TXBR is cleared by software
              write at 1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:TXEND">
                    </a>
                    TXEND
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:TXEND">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    End of Transmission TXEND is set by
              hardware to inform application that the last byte of
              the CEC message has been successfully transmitted.
              TXEND clears the TXSOM and TXEOM control bits. TXEND
              is cleared by software write at 1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:TXUDR">
                    </a>
                    TXUDR
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:TXUDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Tx-Buffer Underrun In transmission mode,
              TXUDR is set by hardware if application was not in
              time to load TXDR before of next byte transmission.
              TXUDR aborts message transmission and clears TXSOM
              and TXEOM control bits. TXUDR is cleared by software
              write at 1.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:TXERR">
                    </a>
                    TXERR
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:TXERR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Tx-Error In transmission mode, TXERR is
              set by hardware if the CEC initiator detects low
              impedance on the CEC line while it is released. TXERR
              aborts message transmission and clears TXSOM and
              TXEOM controls. TXERR is cleared by software write at
              1..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_ISR:TXACKE">
                    </a>
                    TXACKE
                    <a class=headerlink href="#HDMI_CEC:CEC_ISR:TXACKE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Tx-Missing Acknowledge Error In
              transmission mode, TXACKE is set by hardware to
              inform application that no acknowledge was received.
              In case of broadcast transmission, TXACKE informs
              application that a negative acknowledge was received.
              TXACKE aborts message transmission and clears TXSOM
              and TXEOM controls. TXACKE is cleared by software
              write at 1..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="HDMI_CEC:CEC_IER"></a>
              CEC_IER
              <a class=headerlink href="#HDMI_CEC:CEC_IER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>CEC interrupt enable register</p>
            <p>Offset: 0x14, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                13/13
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:TXACKIE">
                        
                        <span class=doccol>
                        
                        TXACKIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:TXERRIE">
                        
                        <span class=doccol>
                        
                        TXERRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:TXUDRIE">
                        
                        <span class=doccol>
                        
                        TXUDRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:TXENDIE">
                        
                        <span class=doccol>
                        
                        TXENDIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:TXBRIE">
                        
                        <span class=doccol>
                        
                        TXBRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:ARBLSTIE">
                        
                        <span class=doccol>
                        
                        ARBLSTIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:RXACKIE">
                        
                        <span class=doccol>
                        
                        RXACKIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:LBPEIE">
                        
                        <span class=doccol>
                        
                        LBPEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:SBPEIE">
                        
                        <span class=doccol>
                        
                        SBPEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:BREIE">
                        
                        <span class=doccol>
                        
                        BREIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:RXOVRIE">
                        
                        <span class=doccol>
                        
                        RXOVRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:RXENDIE">
                        
                        <span class=doccol>
                        
                        RXENDIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#HDMI_CEC:CEC_IER:RXBRIE">
                        
                        <span class=doccol>
                        
                        RXBRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="HDMI_CEC-CEC_IER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:RXBRIE">
                    </a>
                    RXBRIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:RXBRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Rx-byte received interrupt enable
The RXBRIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: RXBR interrupt disabled<br><strong>0x1: B_0x1</strong>: RXBR interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:RXENDIE">
                    </a>
                    RXENDIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:RXENDIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    End of reception interrupt enable
The RXENDIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: RXEND interrupt disabled<br><strong>0x1: B_0x1</strong>: RXEND interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:RXOVRIE">
                    </a>
                    RXOVRIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:RXOVRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Rx-buffer overrun interrupt enable
The RXOVRIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: RXOVR interrupt disabled<br><strong>0x1: B_0x1</strong>: RXOVR interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:BREIE">
                    </a>
                    BREIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:BREIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Bit rising error interrupt enable
The BREIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BRE interrupt disabled<br><strong>0x1: B_0x1</strong>: BRE interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:SBPEIE">
                    </a>
                    SBPEIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:SBPEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Short bit period error interrupt enable
The SBPEIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SBPE interrupt disabled<br><strong>0x1: B_0x1</strong>: SBPE interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:LBPEIE">
                    </a>
                    LBPEIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:LBPEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Long bit period error interrupt enable
The LBPEIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LBPE interrupt disabled<br><strong>0x1: B_0x1</strong>: LBPE interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:RXACKIE">
                    </a>
                    RXACKIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:RXACKIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Rx-missing acknowledge error interrupt enable
The RXACKIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: RXACKE interrupt disabled<br><strong>0x1: B_0x1</strong>: RXACKE interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:ARBLSTIE">
                    </a>
                    ARBLSTIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:ARBLSTIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Arbitration lost interrupt enable
The ARBLSTIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ARBLST interrupt disabled<br><strong>0x1: B_0x1</strong>: ARBLST interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:TXBRIE">
                    </a>
                    TXBRIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:TXBRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Tx-byte request interrupt enable
The TXBRIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TXBR interrupt disabled<br><strong>0x1: B_0x1</strong>: TXBR interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:TXENDIE">
                    </a>
                    TXENDIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:TXENDIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Tx-end of message interrupt enable
The TXENDIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TXEND interrupt disabled<br><strong>0x1: B_0x1</strong>: TXEND interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:TXUDRIE">
                    </a>
                    TXUDRIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:TXUDRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Tx-underrun interrupt enable
The TXUDRIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TXUDR interrupt disabled<br><strong>0x1: B_0x1</strong>: TXUDR interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:TXERRIE">
                    </a>
                    TXERRIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:TXERRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Tx-error interrupt enable
The TXERRIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TXERR interrupt disabled<br><strong>0x1: B_0x1</strong>: TXERR interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="HDMI_CEC:CEC_IER:TXACKIE">
                    </a>
                    TXACKIE
                    <a class=headerlink href="#HDMI_CEC:CEC_IER:TXACKIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Tx-missing acknowledge error interrupt enable
The TXACKEIE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TXACKE interrupt disabled<br><strong>0x1: B_0x1</strong>: TXACKE interrupt enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="I2C1"></a>
        I2C1
        <a class=headerlink href="#I2C1">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40005400: Inter-integrated circuit</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 69.73684210526316%"></div>
      </div>
      <p>
        <em>
          53/76
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="I2C1-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_CR1"></a>
              I2C_CR1
              <a class=headerlink href="#I2C1:I2C_CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 1</p>
            <p>Offset: 0x0, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                20/20
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:PECEN">
                        
                        <span class=doccol>
                        
                        PECEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:ALERTEN">
                        
                        <span class=doccol>
                        
                        ALERTEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:SMBDEN">
                        
                        <span class=doccol>
                        
                        SMBDEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:SMBHEN">
                        
                        <span class=doccol>
                        
                        SMBHEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:GCEN">
                        
                        <span class=doccol>
                        
                        GCEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:WUPEN">
                        
                        <span class=doccol>
                        
                        WUPEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:NOSTRETCH">
                        
                        <span class=doccol>
                        
                        NOSTRETCH</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:SBC">
                        
                        <span class=doccol>
                        
                        SBC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:RXDMAEN">
                        
                        <span class=doccol>
                        
                        RXDMAEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:TXDMAEN">
                        
                        <span class=doccol>
                        
                        TXDMAEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:ANFOFF">
                        
                        <span class=doccol>
                        
                        ANFOFF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:DNF">
                        
                        <span class=doccol>
                        
                        DNF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:ERRIE">
                        
                        <span class=doccol>
                        
                        ERRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:TCIE">
                        
                        <span class=doccol>
                        
                        TCIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:STOPIE">
                        
                        <span class=doccol>
                        
                        STOPIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:NACKIE">
                        
                        <span class=doccol>
                        
                        NACKIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:ADDRIE">
                        
                        <span class=doccol>
                        
                        ADDRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:RXIE">
                        
                        <span class=doccol>
                        
                        RXIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:TXIE">
                        
                        <span class=doccol>
                        
                        TXIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR1:PE">
                        
                        <span class=doccol>
                        
                        PE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:PE">
                    </a>
                    PE
                    <a class=headerlink href="#I2C1:I2C_CR1:PE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Peripheral enable
Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Peripheral disable<br><strong>0x1: B_0x1</strong>: Peripheral enable<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:TXIE">
                    </a>
                    TXIE
                    <a class=headerlink href="#I2C1:I2C_CR1:TXIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    TX Interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transmit (TXIS) interrupt disabled<br><strong>0x1: B_0x1</strong>: Transmit (TXIS) interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:RXIE">
                    </a>
                    RXIE
                    <a class=headerlink href="#I2C1:I2C_CR1:RXIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    RX Interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receive (RXNE) interrupt disabled<br><strong>0x1: B_0x1</strong>: Receive (RXNE) interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:ADDRIE">
                    </a>
                    ADDRIE
                    <a class=headerlink href="#I2C1:I2C_CR1:ADDRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Address match Interrupt enable (slave only).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Address match (ADDR) interrupts disabled<br><strong>0x1: B_0x1</strong>: Address match (ADDR) interrupts enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:NACKIE">
                    </a>
                    NACKIE
                    <a class=headerlink href="#I2C1:I2C_CR1:NACKIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Not acknowledge received Interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Not acknowledge (NACKF) received interrupts disabled<br><strong>0x1: B_0x1</strong>: Not acknowledge (NACKF) received interrupts enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:STOPIE">
                    </a>
                    STOPIE
                    <a class=headerlink href="#I2C1:I2C_CR1:STOPIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Stop detection Interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Stop detection (STOPF) interrupt disabled<br><strong>0x1: B_0x1</strong>: Stop detection (STOPF) interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:TCIE">
                    </a>
                    TCIE
                    <a class=headerlink href="#I2C1:I2C_CR1:TCIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transfer Complete interrupt enable
Note: Any of these events generate an interrupt:
Transfer Complete (TC)
Transfer Complete Reload (TCR).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transfer Complete interrupt disabled<br><strong>0x1: B_0x1</strong>: Transfer Complete interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:ERRIE">
                    </a>
                    ERRIE
                    <a class=headerlink href="#I2C1:I2C_CR1:ERRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Error interrupts enable
Note: Any of these errors generate an interrupt:
Arbitration Loss (ARLO)
Bus Error detection (BERR)
Overrun/Underrun (OVR)
Timeout detection (TIMEOUT)
PEC error detection (PECERR)
Alert pin event detection (ALERT).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Error detection interrupts disabled<br><strong>0x1: B_0x1</strong>: Error detection interrupts enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:DNF">
                    </a>
                    DNF
                    <a class=headerlink href="#I2C1:I2C_CR1:DNF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    Digital noise filter
These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter, filters spikes with a length of up to DNF[3:0] * tI2CCLK
...
Note: If the analog filter is also enabled, the digital filter is added to the analog filter.
This filter can only be programmed when the I2C is disabled (PE = 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Digital filter disabled <br><strong>0x1: B_0x1</strong>: Digital filter enabled and filtering capability up to 1 tI2CCLK<br><strong>0xF: B_0xF</strong>: digital filter enabled and filtering capability up to15 tI2CCLK<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:ANFOFF">
                    </a>
                    ANFOFF
                    <a class=headerlink href="#I2C1:I2C_CR1:ANFOFF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Analog noise filter OFF
Note: This bit can only be programmed when the I2C is disabled (PE = 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Analog noise filter enabled<br><strong>0x1: B_0x1</strong>: Analog noise filter disabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:TXDMAEN">
                    </a>
                    TXDMAEN
                    <a class=headerlink href="#I2C1:I2C_CR1:TXDMAEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    DMA transmission requests enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA mode disabled for transmission<br><strong>0x1: B_0x1</strong>: DMA mode enabled for transmission<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:RXDMAEN">
                    </a>
                    RXDMAEN
                    <a class=headerlink href="#I2C1:I2C_CR1:RXDMAEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    DMA reception requests enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA mode disabled for reception<br><strong>0x1: B_0x1</strong>: DMA mode enabled for reception<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:SBC">
                    </a>
                    SBC
                    <a class=headerlink href="#I2C1:I2C_CR1:SBC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Slave byte control
This bit is used to enable hardware byte control in slave mode..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Slave byte control disabled<br><strong>0x1: B_0x1</strong>: Slave byte control enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:NOSTRETCH">
                    </a>
                    NOSTRETCH
                    <a class=headerlink href="#I2C1:I2C_CR1:NOSTRETCH">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Clock stretching disable
This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.
Note: This bit can only be programmed when the I2C is disabled (PE = 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Clock stretching enabled<br><strong>0x1: B_0x1</strong>: Clock stretching disabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:WUPEN">
                    </a>
                    WUPEN
                    <a class=headerlink href="#I2C1:I2C_CR1:WUPEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Wakeup from Stop mode enable
Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to .
Note: WUPEN can be set only when DNF = '0000â.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Wakeup from Stop mode disable.<br><strong>0x1: B_0x1</strong>: Wakeup from Stop mode enable.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:GCEN">
                    </a>
                    GCEN
                    <a class=headerlink href="#I2C1:I2C_CR1:GCEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 19:
                    
                    General call enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: General call disabled. Address 0b00000000 is NACKed.<br><strong>0x1: B_0x1</strong>: General call enabled. Address 0b00000000 is ACKed.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:SMBHEN">
                    </a>
                    SMBHEN
                    <a class=headerlink href="#I2C1:I2C_CR1:SMBHEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    SMBus Host Address enable
Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Host Address disabled. Address 0b0001000x is NACKed.<br><strong>0x1: B_0x1</strong>: Host Address enabled. Address 0b0001000x is ACKed.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:SMBDEN">
                    </a>
                    SMBDEN
                    <a class=headerlink href="#I2C1:I2C_CR1:SMBDEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 21:
                    
                    SMBus Device Default Address enable
Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Device Default Address disabled. Address 0b1100001x is NACKed.<br><strong>0x1: B_0x1</strong>: Device Default Address enabled. Address 0b1100001x is ACKed.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:ALERTEN">
                    </a>
                    ALERTEN
                    <a class=headerlink href="#I2C1:I2C_CR1:ALERTEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    SMBus alert enable
Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO.
If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The SMBus alert pin (SMBA) is not supported in host mode (SMBHEN=1). In device mode (SMBHEN=0), the SMBA pin is released and the Alert Response Address header is disabled (0001100x followed by NACK). <br><strong>0x1: B_0x1</strong>: The SMBus alert pin is supported in host mode (SMBHEN=1). In device mode (SMBHEN=0), the SMBA pin is driven low and the Alert Response Address header is enabled (0001100x followed by ACK).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR1:PECEN">
                    </a>
                    PECEN
                    <a class=headerlink href="#I2C1:I2C_CR1:PECEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    PEC enable
Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: PEC calculation disabled<br><strong>0x1: B_0x1</strong>: PEC calculation enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_CR2"></a>
              I2C_CR2
              <a class=headerlink href="#I2C1:I2C_CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 2</p>
            <p>Offset: 0x4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 81.81818181818181%"></div>
            </div>
            <p>
              <em>
                9/11
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=5 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:PECBYTE">
                        
                        <span class=doccol>
                        
                        PECBYTE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:AUTOEND">
                        
                        <span class=doccol>
                        
                        AUTOEND</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:RELOAD">
                        
                        <span class=doccol>
                        
                        RELOAD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:NBYTES">
                        
                        <span>
                        
                        NBYTES</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:NACK">
                        
                        <span class=doccol>
                        
                        NACK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:STOP">
                        
                        <span class=doccol>
                        
                        STOP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:START">
                        
                        <span class=doccol>
                        
                        START</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:HEAD10R">
                        
                        <span class=doccol>
                        
                        HEAD10R</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:ADD10">
                        
                        <span class=doccol>
                        
                        ADD10</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:RD_WRN">
                        
                        <span class=doccol>
                        
                        RD_WRN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=10 >
                        
                        <a class=fieldlink href="#I2C1:I2C_CR2:SADD">
                        
                        <span>
                        
                        SADD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:SADD">
                    </a>
                    SADD
                    <a class=headerlink href="#I2C1:I2C_CR2:SADD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-9:
                    
                    Slave address (master mode)
In 7-bit addressing mode (ADD10 = 0):
SADD[7:1] should be written with the 7-bit slave address to be sent. The bits SADD[9], SADD[8] and SADD[0] are don't care.
In 10-bit addressing mode (ADD10 = 1):
SADD[9:0] should be written with the 10-bit slave address to be sent.
Note: Changing these bits when the START bit is set is not allowed..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:RD_WRN">
                    </a>
                    RD_WRN
                    <a class=headerlink href="#I2C1:I2C_CR2:RD_WRN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Transfer direction (master mode)
Note: Changing this bit when the START bit is set is not allowed..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Master requests a write transfer.<br><strong>0x1: B_0x1</strong>: Master requests a read transfer.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:ADD10">
                    </a>
                    ADD10
                    <a class=headerlink href="#I2C1:I2C_CR2:ADD10">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    10-bit addressing mode (master mode)
Note: Changing this bit when the START bit is set is not allowed..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The master operates in 7-bit addressing mode,<br><strong>0x1: B_0x1</strong>: The master operates in 10-bit addressing mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:HEAD10R">
                    </a>
                    HEAD10R
                    <a class=headerlink href="#I2C1:I2C_CR2:HEAD10R">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    10-bit address header only read direction (master receiver mode)
Note: Changing this bit when the START bit is set is not allowed..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The master sends the complete 10 bit slave address read sequence: Start + 2 bytes 10bit address in write direction + Restart + 1st 7 bits of the 10 bit address in read direction.<br><strong>0x1: B_0x1</strong>: The master only sends the 1st 7 bits of the 10 bit address, followed by Read direction.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:START">
                    </a>
                    START
                    <a class=headerlink href="#I2C1:I2C_CR2:START">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Start generation
This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing '1â to the ADDRCF bit in the I2C_ICR register.
If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer.
Otherwise setting this bit generates a START condition once the bus is free.
Note: Writing '0â to this bit has no effect.
The START bit can be set even if the bus is BUSY or I2C is in slave mode.
This bit has no effect when RELOAD is set..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Start generation.<br><strong>0x1: B_0x1</strong>: Restart/Start generation:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:STOP">
                    </a>
                    STOP
                    <a class=headerlink href="#I2C1:I2C_CR2:STOP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Stop generation (master mode)
The bit is set by software, cleared by hardware when a STOP condition is detected, or when PE = 0.
In Master Mode:
Note: Writing '0â to this bit has no effect..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Stop generation.<br><strong>0x1: B_0x1</strong>: Stop generation after current byte transfer.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:NACK">
                    </a>
                    NACK
                    <a class=headerlink href="#I2C1:I2C_CR2:NACK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    NACK generation (slave mode)
The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0.
Note: Writing '0â to this bit has no effect.
This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value.
When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value.
When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: an ACK is sent after current received byte.<br><strong>0x1: B_0x1</strong>: a NACK is sent after current received byte.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:NBYTES">
                    </a>
                    NBYTES
                    <a class=headerlink href="#I2C1:I2C_CR2:NBYTES">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-23:
                    
                    Number of bytes
The number of bytes to be transmitted/received is programmed there. This field is donât care in slave mode with SBC=0.
Note: Changing these bits when the START bit is set is not allowed..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:RELOAD">
                    </a>
                    RELOAD
                    <a class=headerlink href="#I2C1:I2C_CR2:RELOAD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    NBYTES reload mode
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows).<br><strong>0x1: B_0x1</strong>: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). TCR flag is set when NBYTES data are transferred, stretching SCL low.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:AUTOEND">
                    </a>
                    AUTOEND
                    <a class=headerlink href="#I2C1:I2C_CR2:AUTOEND">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 25:
                    
                    Automatic end mode (master mode)
This bit is set and cleared by software.
Note: This bit has no effect in slave mode or when the RELOAD bit is set..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low.<br><strong>0x1: B_0x1</strong>: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_CR2:PECBYTE">
                    </a>
                    PECBYTE
                    <a class=headerlink href="#I2C1:I2C_CR2:PECBYTE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 26:
                    
                    Packet error checking byte
This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0.
Note: Writing '0â to this bit has no effect.
This bit has no effect when RELOAD is set.
This bit has no effect is slave mode when SBC=0.
If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No PEC transfer.<br><strong>0x1: B_0x1</strong>: PEC transmission/reception is requested<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_OAR1"></a>
              I2C_OAR1
              <a class=headerlink href="#I2C1:I2C_OAR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Own address register 1</p>
            <p>Offset: 0x8, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 66.66666666666667%"></div>
            </div>
            <p>
              <em>
                2/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_OAR1:OA1EN">
                        
                        <span class=doccol>
                        
                        OA1EN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_OAR1:OA1MODE">
                        
                        <span class=doccol>
                        
                        OA1MODE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=10 >
                        
                        <a class=fieldlink href="#I2C1:I2C_OAR1:OA1">
                        
                        <span>
                        
                        OA1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_OAR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_OAR1:OA1">
                    </a>
                    OA1
                    <a class=headerlink href="#I2C1:I2C_OAR1:OA1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-9:
                    
                    Interface own slave address
7-bit addressing mode: OA1[7:1] contains the 7-bit own slave address. The bits OA1[9], OA1[8] and OA1[0] are don't care.
10-bit addressing mode: OA1[9:0] contains the 10-bit own slave address.
Note: These bits can be written only when OA1EN=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_OAR1:OA1MODE">
                    </a>
                    OA1MODE
                    <a class=headerlink href="#I2C1:I2C_OAR1:OA1MODE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Own Address 1 10-bit mode
Note: This bit can be written only when OA1EN=0..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Own address 1 is a 7-bit address.<br><strong>0x1: B_0x1</strong>: Own address 1 is a 10-bit address.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_OAR1:OA1EN">
                    </a>
                    OA1EN
                    <a class=headerlink href="#I2C1:I2C_OAR1:OA1EN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Own Address 1 enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Own address 1 disabled. The received slave address OA1 is NACKed.<br><strong>0x1: B_0x1</strong>: Own address 1 enabled. The received slave address OA1 is ACKed.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_OAR2"></a>
              I2C_OAR2
              <a class=headerlink href="#I2C1:I2C_OAR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Own address register 2</p>
            <p>Offset: 0xC, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 66.66666666666667%"></div>
            </div>
            <p>
              <em>
                2/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_OAR2:OA2EN">
                        
                        <span class=doccol>
                        
                        OA2EN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#I2C1:I2C_OAR2:OA2MSK">
                        
                        <span class=doccol>
                        
                        OA2MSK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=7 >
                        
                        <a class=fieldlink href="#I2C1:I2C_OAR2:OA2">
                        
                        <span>
                        
                        OA2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_OAR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_OAR2:OA2">
                    </a>
                    OA2
                    <a class=headerlink href="#I2C1:I2C_OAR2:OA2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 1-7:
                    
                    Interface address
7-bit addressing mode: 7-bit address
Note: These bits can be written only when OA2EN=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_OAR2:OA2MSK">
                    </a>
                    OA2MSK
                    <a class=headerlink href="#I2C1:I2C_OAR2:OA2MSK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-10:
                    
                    Own Address 2 masks
Note: These bits can be written only when OA2EN=0.
As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No mask<br><strong>0x1: B_0x1</strong>: OA2[1] is masked and donât care. Only OA2[7:2] are compared.<br><strong>0x2: B_0x2</strong>: OA2[2:1] are masked and donât care. Only OA2[7:3] are compared.<br><strong>0x3: B_0x3</strong>: OA2[3:1] are masked and donât care. Only OA2[7:4] are compared.<br><strong>0x4: B_0x4</strong>: OA2[4:1] are masked and donât care. Only OA2[7:5] are compared.<br><strong>0x5: B_0x5</strong>: OA2[5:1] are masked and donât care. Only OA2[7:6] are compared.<br><strong>0x6: B_0x6</strong>: OA2[6:1] are masked and donât care. Only OA2[7] is compared.<br><strong>0x7: B_0x7</strong>: OA2[7:1] are masked and donât care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_OAR2:OA2EN">
                    </a>
                    OA2EN
                    <a class=headerlink href="#I2C1:I2C_OAR2:OA2EN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Own Address 2 enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Own address 2 disabled. The received slave address OA2 is NACKed.<br><strong>0x1: B_0x1</strong>: Own address 2 enabled. The received slave address OA2 is ACKed.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_TIMINGR"></a>
              I2C_TIMINGR
              <a class=headerlink href="#I2C1:I2C_TIMINGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Timing register</p>
            <p>Offset: 0x10, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMINGR:PRESC">
                        
                        <span>
                        
                        PRESC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMINGR:SCLDEL">
                        
                        <span>
                        
                        SCLDEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMINGR:SDADEL">
                        
                        <span>
                        
                        SDADEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMINGR:SCLH">
                        
                        <span>
                        
                        SCLH</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMINGR:SCLL">
                        
                        <span>
                        
                        SCLL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_TIMINGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMINGR:SCLL">
                    </a>
                    SCLL
                    <a class=headerlink href="#I2C1:I2C_TIMINGR:SCLL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    SCL low period (master
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMINGR:SCLH">
                    </a>
                    SCLH
                    <a class=headerlink href="#I2C1:I2C_TIMINGR:SCLH">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-15:
                    
                    SCL high period (master
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMINGR:SDADEL">
                    </a>
                    SDADEL
                    <a class=headerlink href="#I2C1:I2C_TIMINGR:SDADEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-19:
                    
                    Data hold time.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMINGR:SCLDEL">
                    </a>
                    SCLDEL
                    <a class=headerlink href="#I2C1:I2C_TIMINGR:SCLDEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-23:
                    
                    Data setup time.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMINGR:PRESC">
                    </a>
                    PRESC
                    <a class=headerlink href="#I2C1:I2C_TIMINGR:PRESC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 28-31:
                    
                    Timing prescaler.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_TIMEOUTR"></a>
              I2C_TIMEOUTR
              <a class=headerlink href="#I2C1:I2C_TIMEOUTR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Status register 1</p>
            <p>Offset: 0x14, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 60.0%"></div>
            </div>
            <p>
              <em>
                3/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMEOUTR:TEXTEN">
                        
                        <span class=doccol>
                        
                        TEXTEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMEOUTR:TIMEOUTB">
                        
                        <span>
                        
                        TIMEOUTB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMEOUTR:TIMOUTEN">
                        
                        <span class=doccol>
                        
                        TIMOUTEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMEOUTR:TIDLE">
                        
                        <span class=doccol>
                        
                        TIDLE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TIMEOUTR:TIMEOUTA">
                        
                        <span>
                        
                        TIMEOUTA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_TIMEOUTR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMEOUTR:TIMEOUTA">
                    </a>
                    TIMEOUTA
                    <a class=headerlink href="#I2C1:I2C_TIMEOUTR:TIMEOUTA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    Bus Timeout A
This field is used to configure:
The SCL low timeout condition tTIMEOUT when TIDLE=0
tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK
The bus idle condition (both SCL and SDA high) when TIDLE=1
tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK
Note: These bits can be written only when TIMOUTEN=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMEOUTR:TIDLE">
                    </a>
                    TIDLE
                    <a class=headerlink href="#I2C1:I2C_TIMEOUTR:TIDLE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Idle clock timeout detection
Note: This bit can be written only when TIMOUTEN=0..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMEOUTA is used to detect SCL low timeout<br><strong>0x1: B_0x1</strong>: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMEOUTR:TIMOUTEN">
                    </a>
                    TIMOUTEN
                    <a class=headerlink href="#I2C1:I2C_TIMEOUTR:TIMOUTEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Clock timeout enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SCL timeout detection is disabled<br><strong>0x1: B_0x1</strong>: SCL timeout detection is enabled: when SCL is low for more than tTIMEOUT (TIDLE=0) or high for more than tIDLE (TIDLE=1), a timeout error is detected (TIMEOUT=1).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMEOUTR:TIMEOUTB">
                    </a>
                    TIMEOUTB
                    <a class=headerlink href="#I2C1:I2C_TIMEOUTR:TIMEOUTB">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-27:
                    
                    Bus timeout B
This field is used to configure the cumulative clock extension timeout:
In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected
In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected
tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK
Note: These bits can be written only when TEXTEN=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TIMEOUTR:TEXTEN">
                    </a>
                    TEXTEN
                    <a class=headerlink href="#I2C1:I2C_TIMEOUTR:TEXTEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    Extended clock timeout enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Extended clock timeout detection is disabled<br><strong>0x1: B_0x1</strong>: Extended clock timeout detection is enabled. When a cumulative SCL stretch for more than tLOW:EXT is done by the I2C interface, a timeout error is detected (TIMEOUT=1).<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_ISR"></a>
              I2C_ISR
              <a class=headerlink href="#I2C1:I2C_ISR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt and Status register</p>
            <p>Offset: 0x18, reset: 0x00000001, access: Unspecified</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 88.23529411764706%"></div>
            </div>
            <p>
              <em>
                15/17
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=7 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:ADDCODE">
                        
                        <span>
                        
                        ADDCODE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:DIR">
                        
                        <span class=doccol>
                        
                        DIR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:BUSY">
                        
                        <span>
                        
                        BUSY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:ALERT">
                        
                        <span>
                        
                        ALERT</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:TIMEOUT">
                        
                        <span>
                        
                        TIMEOUT</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:PECERR">
                        
                        <span>
                        
                        PECERR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:OVR">
                        
                        <span>
                        
                        OVR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:ARLO">
                        
                        <span>
                        
                        ARLO</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:BERR">
                        
                        <span>
                        
                        BERR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:TCR">
                        
                        <span>
                        
                        TCR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:TC">
                        
                        <span>
                        
                        TC</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:STOPF">
                        
                        <span>
                        
                        STOPF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:NACKF">
                        
                        <span>
                        
                        NACKF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:ADDR">
                        
                        <span>
                        
                        ADDR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:RXNE">
                        
                        <span>
                        
                        RXNE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:TXIS">
                        
                        <span>
                        
                        TXIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ISR:TXE">
                        
                        <span>
                        
                        TXE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_ISR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:TXE">
                    </a>
                    TXE
                    <a class=headerlink href="#I2C1:I2C_ISR:TXE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Transmit data register empty
              (transmitters).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:TXIS">
                    </a>
                    TXIS
                    <a class=headerlink href="#I2C1:I2C_ISR:TXIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Transmit interrupt status
              (transmitters).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:RXNE">
                    </a>
                    RXNE
                    <a class=headerlink href="#I2C1:I2C_ISR:RXNE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Receive data register not empty
              (receivers).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:ADDR">
                    </a>
                    ADDR
                    <a class=headerlink href="#I2C1:I2C_ISR:ADDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Address matched (slave
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:NACKF">
                    </a>
                    NACKF
                    <a class=headerlink href="#I2C1:I2C_ISR:NACKF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Not acknowledge received
              flag.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:STOPF">
                    </a>
                    STOPF
                    <a class=headerlink href="#I2C1:I2C_ISR:STOPF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Stop detection flag.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:TC">
                    </a>
                    TC
                    <a class=headerlink href="#I2C1:I2C_ISR:TC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transfer Complete (master
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:TCR">
                    </a>
                    TCR
                    <a class=headerlink href="#I2C1:I2C_ISR:TCR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Transfer Complete Reload.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:BERR">
                    </a>
                    BERR
                    <a class=headerlink href="#I2C1:I2C_ISR:BERR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Bus error.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:ARLO">
                    </a>
                    ARLO
                    <a class=headerlink href="#I2C1:I2C_ISR:ARLO">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Arbitration lost.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:OVR">
                    </a>
                    OVR
                    <a class=headerlink href="#I2C1:I2C_ISR:OVR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Overrun/Underrun (slave
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:PECERR">
                    </a>
                    PECERR
                    <a class=headerlink href="#I2C1:I2C_ISR:PECERR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    PEC Error in reception.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:TIMEOUT">
                    </a>
                    TIMEOUT
                    <a class=headerlink href="#I2C1:I2C_ISR:TIMEOUT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Timeout or t_low detection
              flag.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:ALERT">
                    </a>
                    ALERT
                    <a class=headerlink href="#I2C1:I2C_ISR:ALERT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    SMBus alert.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:BUSY">
                    </a>
                    BUSY
                    <a class=headerlink href="#I2C1:I2C_ISR:BUSY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Bus busy.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:DIR">
                    </a>
                    DIR
                    <a class=headerlink href="#I2C1:I2C_ISR:DIR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Transfer direction (Slave mode)
This flag is updated when an address match event occurs (ADDR=1)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Write transfer, slave enters receiver mode.<br><strong>0x1: B_0x1</strong>: Read transfer, slave enters transmitter mode.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ISR:ADDCODE">
                    </a>
                    ADDCODE
                    <a class=headerlink href="#I2C1:I2C_ISR:ADDCODE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-23:
                    
                    Address match code (Slave
              mode).</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_ICR"></a>
              I2C_ICR
              <a class=headerlink href="#I2C1:I2C_ICR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt clear register</p>
            <p>Offset: 0x1C, reset: 0x00000000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/9
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ICR:ALERTCF">
                        
                        <span>
                        
                        ALERTCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ICR:TIMOUTCF">
                        
                        <span>
                        
                        TIMOUTCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ICR:PECCF">
                        
                        <span>
                        
                        PECCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ICR:OVRCF">
                        
                        <span>
                        
                        OVRCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ICR:ARLOCF">
                        
                        <span>
                        
                        ARLOCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ICR:BERRCF">
                        
                        <span>
                        
                        BERRCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ICR:STOPCF">
                        
                        <span>
                        
                        STOPCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ICR:NACKCF">
                        
                        <span>
                        
                        NACKCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C1:I2C_ICR:ADDRCF">
                        
                        <span>
                        
                        ADDRCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_ICR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ICR:ADDRCF">
                    </a>
                    ADDRCF
                    <a class=headerlink href="#I2C1:I2C_ICR:ADDRCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Address Matched flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ICR:NACKCF">
                    </a>
                    NACKCF
                    <a class=headerlink href="#I2C1:I2C_ICR:NACKCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Not Acknowledge flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ICR:STOPCF">
                    </a>
                    STOPCF
                    <a class=headerlink href="#I2C1:I2C_ICR:STOPCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Stop detection flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ICR:BERRCF">
                    </a>
                    BERRCF
                    <a class=headerlink href="#I2C1:I2C_ICR:BERRCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Bus error flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ICR:ARLOCF">
                    </a>
                    ARLOCF
                    <a class=headerlink href="#I2C1:I2C_ICR:ARLOCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Arbitration lost flag
              clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ICR:OVRCF">
                    </a>
                    OVRCF
                    <a class=headerlink href="#I2C1:I2C_ICR:OVRCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Overrun/Underrun flag
              clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ICR:PECCF">
                    </a>
                    PECCF
                    <a class=headerlink href="#I2C1:I2C_ICR:PECCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    PEC Error flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ICR:TIMOUTCF">
                    </a>
                    TIMOUTCF
                    <a class=headerlink href="#I2C1:I2C_ICR:TIMOUTCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Timeout detection flag
              clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_ICR:ALERTCF">
                    </a>
                    ALERTCF
                    <a class=headerlink href="#I2C1:I2C_ICR:ALERTCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Alert flag clear.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_PECR"></a>
              I2C_PECR
              <a class=headerlink href="#I2C1:I2C_PECR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>PEC register</p>
            <p>Offset: 0x20, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C1:I2C_PECR:PEC">
                        
                        <span>
                        
                        PEC</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_PECR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_PECR:PEC">
                    </a>
                    PEC
                    <a class=headerlink href="#I2C1:I2C_PECR:PEC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Packet error checking
              register.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_RXDR"></a>
              I2C_RXDR
              <a class=headerlink href="#I2C1:I2C_RXDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Receive data register</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C1:I2C_RXDR:RXDATA">
                        
                        <span>
                        
                        RXDATA</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_RXDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_RXDR:RXDATA">
                    </a>
                    RXDATA
                    <a class=headerlink href="#I2C1:I2C_RXDR:RXDATA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    8-bit receive data.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C1:I2C_TXDR"></a>
              I2C_TXDR
              <a class=headerlink href="#I2C1:I2C_TXDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Transmit data register</p>
            <p>Offset: 0x28, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C1:I2C_TXDR:TXDATA">
                        
                        <span>
                        
                        TXDATA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C1-I2C_TXDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C1:I2C_TXDR:TXDATA">
                    </a>
                    TXDATA
                    <a class=headerlink href="#I2C1:I2C_TXDR:TXDATA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    8-bit transmit data.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="I2C2"></a>
        I2C2
        <a class=headerlink href="#I2C2">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40005800: Inter-integrated circuit</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 69.73684210526316%"></div>
      </div>
      <p>
        <em>
          53/76
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="I2C2-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_CR1"></a>
              I2C_CR1
              <a class=headerlink href="#I2C2:I2C_CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 1</p>
            <p>Offset: 0x0, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                20/20
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:PECEN">
                        
                        <span class=doccol>
                        
                        PECEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:ALERTEN">
                        
                        <span class=doccol>
                        
                        ALERTEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:SMBDEN">
                        
                        <span class=doccol>
                        
                        SMBDEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:SMBHEN">
                        
                        <span class=doccol>
                        
                        SMBHEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:GCEN">
                        
                        <span class=doccol>
                        
                        GCEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:WUPEN">
                        
                        <span class=doccol>
                        
                        WUPEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:NOSTRETCH">
                        
                        <span class=doccol>
                        
                        NOSTRETCH</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:SBC">
                        
                        <span class=doccol>
                        
                        SBC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:RXDMAEN">
                        
                        <span class=doccol>
                        
                        RXDMAEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:TXDMAEN">
                        
                        <span class=doccol>
                        
                        TXDMAEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:ANFOFF">
                        
                        <span class=doccol>
                        
                        ANFOFF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:DNF">
                        
                        <span class=doccol>
                        
                        DNF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:ERRIE">
                        
                        <span class=doccol>
                        
                        ERRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:TCIE">
                        
                        <span class=doccol>
                        
                        TCIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:STOPIE">
                        
                        <span class=doccol>
                        
                        STOPIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:NACKIE">
                        
                        <span class=doccol>
                        
                        NACKIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:ADDRIE">
                        
                        <span class=doccol>
                        
                        ADDRIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:RXIE">
                        
                        <span class=doccol>
                        
                        RXIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:TXIE">
                        
                        <span class=doccol>
                        
                        TXIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR1:PE">
                        
                        <span class=doccol>
                        
                        PE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:PE">
                    </a>
                    PE
                    <a class=headerlink href="#I2C2:I2C_CR1:PE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Peripheral enable
Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Peripheral disable<br><strong>0x1: B_0x1</strong>: Peripheral enable<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:TXIE">
                    </a>
                    TXIE
                    <a class=headerlink href="#I2C2:I2C_CR1:TXIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    TX Interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transmit (TXIS) interrupt disabled<br><strong>0x1: B_0x1</strong>: Transmit (TXIS) interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:RXIE">
                    </a>
                    RXIE
                    <a class=headerlink href="#I2C2:I2C_CR1:RXIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    RX Interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receive (RXNE) interrupt disabled<br><strong>0x1: B_0x1</strong>: Receive (RXNE) interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:ADDRIE">
                    </a>
                    ADDRIE
                    <a class=headerlink href="#I2C2:I2C_CR1:ADDRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Address match Interrupt enable (slave only).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Address match (ADDR) interrupts disabled<br><strong>0x1: B_0x1</strong>: Address match (ADDR) interrupts enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:NACKIE">
                    </a>
                    NACKIE
                    <a class=headerlink href="#I2C2:I2C_CR1:NACKIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Not acknowledge received Interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Not acknowledge (NACKF) received interrupts disabled<br><strong>0x1: B_0x1</strong>: Not acknowledge (NACKF) received interrupts enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:STOPIE">
                    </a>
                    STOPIE
                    <a class=headerlink href="#I2C2:I2C_CR1:STOPIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Stop detection Interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Stop detection (STOPF) interrupt disabled<br><strong>0x1: B_0x1</strong>: Stop detection (STOPF) interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:TCIE">
                    </a>
                    TCIE
                    <a class=headerlink href="#I2C2:I2C_CR1:TCIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transfer Complete interrupt enable
Note: Any of these events generate an interrupt:
Transfer Complete (TC)
Transfer Complete Reload (TCR).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transfer Complete interrupt disabled<br><strong>0x1: B_0x1</strong>: Transfer Complete interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:ERRIE">
                    </a>
                    ERRIE
                    <a class=headerlink href="#I2C2:I2C_CR1:ERRIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Error interrupts enable
Note: Any of these errors generate an interrupt:
Arbitration Loss (ARLO)
Bus Error detection (BERR)
Overrun/Underrun (OVR)
Timeout detection (TIMEOUT)
PEC error detection (PECERR)
Alert pin event detection (ALERT).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Error detection interrupts disabled<br><strong>0x1: B_0x1</strong>: Error detection interrupts enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:DNF">
                    </a>
                    DNF
                    <a class=headerlink href="#I2C2:I2C_CR1:DNF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    Digital noise filter
These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter, filters spikes with a length of up to DNF[3:0] * tI2CCLK
...
Note: If the analog filter is also enabled, the digital filter is added to the analog filter.
This filter can only be programmed when the I2C is disabled (PE = 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Digital filter disabled <br><strong>0x1: B_0x1</strong>: Digital filter enabled and filtering capability up to 1 tI2CCLK<br><strong>0xF: B_0xF</strong>: digital filter enabled and filtering capability up to15 tI2CCLK<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:ANFOFF">
                    </a>
                    ANFOFF
                    <a class=headerlink href="#I2C2:I2C_CR1:ANFOFF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Analog noise filter OFF
Note: This bit can only be programmed when the I2C is disabled (PE = 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Analog noise filter enabled<br><strong>0x1: B_0x1</strong>: Analog noise filter disabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:TXDMAEN">
                    </a>
                    TXDMAEN
                    <a class=headerlink href="#I2C2:I2C_CR1:TXDMAEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    DMA transmission requests enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA mode disabled for transmission<br><strong>0x1: B_0x1</strong>: DMA mode enabled for transmission<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:RXDMAEN">
                    </a>
                    RXDMAEN
                    <a class=headerlink href="#I2C2:I2C_CR1:RXDMAEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    DMA reception requests enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA mode disabled for reception<br><strong>0x1: B_0x1</strong>: DMA mode enabled for reception<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:SBC">
                    </a>
                    SBC
                    <a class=headerlink href="#I2C2:I2C_CR1:SBC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Slave byte control
This bit is used to enable hardware byte control in slave mode..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Slave byte control disabled<br><strong>0x1: B_0x1</strong>: Slave byte control enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:NOSTRETCH">
                    </a>
                    NOSTRETCH
                    <a class=headerlink href="#I2C2:I2C_CR1:NOSTRETCH">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Clock stretching disable
This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.
Note: This bit can only be programmed when the I2C is disabled (PE = 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Clock stretching enabled<br><strong>0x1: B_0x1</strong>: Clock stretching disabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:WUPEN">
                    </a>
                    WUPEN
                    <a class=headerlink href="#I2C2:I2C_CR1:WUPEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Wakeup from Stop mode enable
Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to .
Note: WUPEN can be set only when DNF = '0000â.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Wakeup from Stop mode disable.<br><strong>0x1: B_0x1</strong>: Wakeup from Stop mode enable.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:GCEN">
                    </a>
                    GCEN
                    <a class=headerlink href="#I2C2:I2C_CR1:GCEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 19:
                    
                    General call enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: General call disabled. Address 0b00000000 is NACKed.<br><strong>0x1: B_0x1</strong>: General call enabled. Address 0b00000000 is ACKed.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:SMBHEN">
                    </a>
                    SMBHEN
                    <a class=headerlink href="#I2C2:I2C_CR1:SMBHEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    SMBus Host Address enable
Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Host Address disabled. Address 0b0001000x is NACKed.<br><strong>0x1: B_0x1</strong>: Host Address enabled. Address 0b0001000x is ACKed.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:SMBDEN">
                    </a>
                    SMBDEN
                    <a class=headerlink href="#I2C2:I2C_CR1:SMBDEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 21:
                    
                    SMBus Device Default Address enable
Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Device Default Address disabled. Address 0b1100001x is NACKed.<br><strong>0x1: B_0x1</strong>: Device Default Address enabled. Address 0b1100001x is ACKed.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:ALERTEN">
                    </a>
                    ALERTEN
                    <a class=headerlink href="#I2C2:I2C_CR1:ALERTEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    SMBus alert enable
Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO.
If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The SMBus alert pin (SMBA) is not supported in host mode (SMBHEN=1). In device mode (SMBHEN=0), the SMBA pin is released and the Alert Response Address header is disabled (0001100x followed by NACK). <br><strong>0x1: B_0x1</strong>: The SMBus alert pin is supported in host mode (SMBHEN=1). In device mode (SMBHEN=0), the SMBA pin is driven low and the Alert Response Address header is enabled (0001100x followed by ACK).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR1:PECEN">
                    </a>
                    PECEN
                    <a class=headerlink href="#I2C2:I2C_CR1:PECEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    PEC enable
Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: PEC calculation disabled<br><strong>0x1: B_0x1</strong>: PEC calculation enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_CR2"></a>
              I2C_CR2
              <a class=headerlink href="#I2C2:I2C_CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 2</p>
            <p>Offset: 0x4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 81.81818181818181%"></div>
            </div>
            <p>
              <em>
                9/11
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=5 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:PECBYTE">
                        
                        <span class=doccol>
                        
                        PECBYTE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:AUTOEND">
                        
                        <span class=doccol>
                        
                        AUTOEND</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:RELOAD">
                        
                        <span class=doccol>
                        
                        RELOAD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:NBYTES">
                        
                        <span>
                        
                        NBYTES</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:NACK">
                        
                        <span class=doccol>
                        
                        NACK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:STOP">
                        
                        <span class=doccol>
                        
                        STOP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:START">
                        
                        <span class=doccol>
                        
                        START</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:HEAD10R">
                        
                        <span class=doccol>
                        
                        HEAD10R</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:ADD10">
                        
                        <span class=doccol>
                        
                        ADD10</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:RD_WRN">
                        
                        <span class=doccol>
                        
                        RD_WRN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=10 >
                        
                        <a class=fieldlink href="#I2C2:I2C_CR2:SADD">
                        
                        <span>
                        
                        SADD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:SADD">
                    </a>
                    SADD
                    <a class=headerlink href="#I2C2:I2C_CR2:SADD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-9:
                    
                    Slave address (master mode)
In 7-bit addressing mode (ADD10 = 0):
SADD[7:1] should be written with the 7-bit slave address to be sent. The bits SADD[9], SADD[8] and SADD[0] are don't care.
In 10-bit addressing mode (ADD10 = 1):
SADD[9:0] should be written with the 10-bit slave address to be sent.
Note: Changing these bits when the START bit is set is not allowed..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:RD_WRN">
                    </a>
                    RD_WRN
                    <a class=headerlink href="#I2C2:I2C_CR2:RD_WRN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Transfer direction (master mode)
Note: Changing this bit when the START bit is set is not allowed..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Master requests a write transfer.<br><strong>0x1: B_0x1</strong>: Master requests a read transfer.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:ADD10">
                    </a>
                    ADD10
                    <a class=headerlink href="#I2C2:I2C_CR2:ADD10">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    10-bit addressing mode (master mode)
Note: Changing this bit when the START bit is set is not allowed..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The master operates in 7-bit addressing mode,<br><strong>0x1: B_0x1</strong>: The master operates in 10-bit addressing mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:HEAD10R">
                    </a>
                    HEAD10R
                    <a class=headerlink href="#I2C2:I2C_CR2:HEAD10R">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    10-bit address header only read direction (master receiver mode)
Note: Changing this bit when the START bit is set is not allowed..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The master sends the complete 10 bit slave address read sequence: Start + 2 bytes 10bit address in write direction + Restart + 1st 7 bits of the 10 bit address in read direction.<br><strong>0x1: B_0x1</strong>: The master only sends the 1st 7 bits of the 10 bit address, followed by Read direction.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:START">
                    </a>
                    START
                    <a class=headerlink href="#I2C2:I2C_CR2:START">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Start generation
This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing '1â to the ADDRCF bit in the I2C_ICR register.
If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer.
Otherwise setting this bit generates a START condition once the bus is free.
Note: Writing '0â to this bit has no effect.
The START bit can be set even if the bus is BUSY or I2C is in slave mode.
This bit has no effect when RELOAD is set..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Start generation.<br><strong>0x1: B_0x1</strong>: Restart/Start generation:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:STOP">
                    </a>
                    STOP
                    <a class=headerlink href="#I2C2:I2C_CR2:STOP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Stop generation (master mode)
The bit is set by software, cleared by hardware when a STOP condition is detected, or when PE = 0.
In Master Mode:
Note: Writing '0â to this bit has no effect..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Stop generation.<br><strong>0x1: B_0x1</strong>: Stop generation after current byte transfer.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:NACK">
                    </a>
                    NACK
                    <a class=headerlink href="#I2C2:I2C_CR2:NACK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    NACK generation (slave mode)
The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0.
Note: Writing '0â to this bit has no effect.
This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value.
When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value.
When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: an ACK is sent after current received byte.<br><strong>0x1: B_0x1</strong>: a NACK is sent after current received byte.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:NBYTES">
                    </a>
                    NBYTES
                    <a class=headerlink href="#I2C2:I2C_CR2:NBYTES">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-23:
                    
                    Number of bytes
The number of bytes to be transmitted/received is programmed there. This field is donât care in slave mode with SBC=0.
Note: Changing these bits when the START bit is set is not allowed..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:RELOAD">
                    </a>
                    RELOAD
                    <a class=headerlink href="#I2C2:I2C_CR2:RELOAD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    NBYTES reload mode
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The transfer is completed after the NBYTES data transfer (STOP or RESTART follows).<br><strong>0x1: B_0x1</strong>: The transfer is not completed after the NBYTES data transfer (NBYTES is reloaded). TCR flag is set when NBYTES data are transferred, stretching SCL low.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:AUTOEND">
                    </a>
                    AUTOEND
                    <a class=headerlink href="#I2C2:I2C_CR2:AUTOEND">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 25:
                    
                    Automatic end mode (master mode)
This bit is set and cleared by software.
Note: This bit has no effect in slave mode or when the RELOAD bit is set..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low.<br><strong>0x1: B_0x1</strong>: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_CR2:PECBYTE">
                    </a>
                    PECBYTE
                    <a class=headerlink href="#I2C2:I2C_CR2:PECBYTE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 26:
                    
                    Packet error checking byte
This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0.
Note: Writing '0â to this bit has no effect.
This bit has no effect when RELOAD is set.
This bit has no effect is slave mode when SBC=0.
If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0â. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No PEC transfer.<br><strong>0x1: B_0x1</strong>: PEC transmission/reception is requested<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_OAR1"></a>
              I2C_OAR1
              <a class=headerlink href="#I2C2:I2C_OAR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Own address register 1</p>
            <p>Offset: 0x8, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 66.66666666666667%"></div>
            </div>
            <p>
              <em>
                2/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_OAR1:OA1EN">
                        
                        <span class=doccol>
                        
                        OA1EN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_OAR1:OA1MODE">
                        
                        <span class=doccol>
                        
                        OA1MODE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=10 >
                        
                        <a class=fieldlink href="#I2C2:I2C_OAR1:OA1">
                        
                        <span>
                        
                        OA1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_OAR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_OAR1:OA1">
                    </a>
                    OA1
                    <a class=headerlink href="#I2C2:I2C_OAR1:OA1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-9:
                    
                    Interface own slave address
7-bit addressing mode: OA1[7:1] contains the 7-bit own slave address. The bits OA1[9], OA1[8] and OA1[0] are don't care.
10-bit addressing mode: OA1[9:0] contains the 10-bit own slave address.
Note: These bits can be written only when OA1EN=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_OAR1:OA1MODE">
                    </a>
                    OA1MODE
                    <a class=headerlink href="#I2C2:I2C_OAR1:OA1MODE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Own Address 1 10-bit mode
Note: This bit can be written only when OA1EN=0..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Own address 1 is a 7-bit address.<br><strong>0x1: B_0x1</strong>: Own address 1 is a 10-bit address.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_OAR1:OA1EN">
                    </a>
                    OA1EN
                    <a class=headerlink href="#I2C2:I2C_OAR1:OA1EN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Own Address 1 enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Own address 1 disabled. The received slave address OA1 is NACKed.<br><strong>0x1: B_0x1</strong>: Own address 1 enabled. The received slave address OA1 is ACKed.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_OAR2"></a>
              I2C_OAR2
              <a class=headerlink href="#I2C2:I2C_OAR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Own address register 2</p>
            <p>Offset: 0xC, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 66.66666666666667%"></div>
            </div>
            <p>
              <em>
                2/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_OAR2:OA2EN">
                        
                        <span class=doccol>
                        
                        OA2EN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#I2C2:I2C_OAR2:OA2MSK">
                        
                        <span class=doccol>
                        
                        OA2MSK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=7 >
                        
                        <a class=fieldlink href="#I2C2:I2C_OAR2:OA2">
                        
                        <span>
                        
                        OA2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_OAR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_OAR2:OA2">
                    </a>
                    OA2
                    <a class=headerlink href="#I2C2:I2C_OAR2:OA2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 1-7:
                    
                    Interface address
7-bit addressing mode: 7-bit address
Note: These bits can be written only when OA2EN=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_OAR2:OA2MSK">
                    </a>
                    OA2MSK
                    <a class=headerlink href="#I2C2:I2C_OAR2:OA2MSK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-10:
                    
                    Own Address 2 masks
Note: These bits can be written only when OA2EN=0.
As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No mask<br><strong>0x1: B_0x1</strong>: OA2[1] is masked and donât care. Only OA2[7:2] are compared.<br><strong>0x2: B_0x2</strong>: OA2[2:1] are masked and donât care. Only OA2[7:3] are compared.<br><strong>0x3: B_0x3</strong>: OA2[3:1] are masked and donât care. Only OA2[7:4] are compared.<br><strong>0x4: B_0x4</strong>: OA2[4:1] are masked and donât care. Only OA2[7:5] are compared.<br><strong>0x5: B_0x5</strong>: OA2[5:1] are masked and donât care. Only OA2[7:6] are compared.<br><strong>0x6: B_0x6</strong>: OA2[6:1] are masked and donât care. Only OA2[7] is compared.<br><strong>0x7: B_0x7</strong>: OA2[7:1] are masked and donât care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_OAR2:OA2EN">
                    </a>
                    OA2EN
                    <a class=headerlink href="#I2C2:I2C_OAR2:OA2EN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Own Address 2 enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Own address 2 disabled. The received slave address OA2 is NACKed.<br><strong>0x1: B_0x1</strong>: Own address 2 enabled. The received slave address OA2 is ACKed.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_TIMINGR"></a>
              I2C_TIMINGR
              <a class=headerlink href="#I2C2:I2C_TIMINGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Timing register</p>
            <p>Offset: 0x10, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMINGR:PRESC">
                        
                        <span>
                        
                        PRESC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMINGR:SCLDEL">
                        
                        <span>
                        
                        SCLDEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMINGR:SDADEL">
                        
                        <span>
                        
                        SDADEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMINGR:SCLH">
                        
                        <span>
                        
                        SCLH</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMINGR:SCLL">
                        
                        <span>
                        
                        SCLL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_TIMINGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMINGR:SCLL">
                    </a>
                    SCLL
                    <a class=headerlink href="#I2C2:I2C_TIMINGR:SCLL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    SCL low period (master
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMINGR:SCLH">
                    </a>
                    SCLH
                    <a class=headerlink href="#I2C2:I2C_TIMINGR:SCLH">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-15:
                    
                    SCL high period (master
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMINGR:SDADEL">
                    </a>
                    SDADEL
                    <a class=headerlink href="#I2C2:I2C_TIMINGR:SDADEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-19:
                    
                    Data hold time.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMINGR:SCLDEL">
                    </a>
                    SCLDEL
                    <a class=headerlink href="#I2C2:I2C_TIMINGR:SCLDEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-23:
                    
                    Data setup time.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMINGR:PRESC">
                    </a>
                    PRESC
                    <a class=headerlink href="#I2C2:I2C_TIMINGR:PRESC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 28-31:
                    
                    Timing prescaler.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_TIMEOUTR"></a>
              I2C_TIMEOUTR
              <a class=headerlink href="#I2C2:I2C_TIMEOUTR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Status register 1</p>
            <p>Offset: 0x14, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 60.0%"></div>
            </div>
            <p>
              <em>
                3/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMEOUTR:TEXTEN">
                        
                        <span class=doccol>
                        
                        TEXTEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMEOUTR:TIMEOUTB">
                        
                        <span>
                        
                        TIMEOUTB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMEOUTR:TIMOUTEN">
                        
                        <span class=doccol>
                        
                        TIMOUTEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMEOUTR:TIDLE">
                        
                        <span class=doccol>
                        
                        TIDLE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TIMEOUTR:TIMEOUTA">
                        
                        <span>
                        
                        TIMEOUTA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_TIMEOUTR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMEOUTR:TIMEOUTA">
                    </a>
                    TIMEOUTA
                    <a class=headerlink href="#I2C2:I2C_TIMEOUTR:TIMEOUTA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    Bus Timeout A
This field is used to configure:
The SCL low timeout condition tTIMEOUT when TIDLE=0
tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK
The bus idle condition (both SCL and SDA high) when TIDLE=1
tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK
Note: These bits can be written only when TIMOUTEN=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMEOUTR:TIDLE">
                    </a>
                    TIDLE
                    <a class=headerlink href="#I2C2:I2C_TIMEOUTR:TIDLE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Idle clock timeout detection
Note: This bit can be written only when TIMOUTEN=0..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMEOUTA is used to detect SCL low timeout<br><strong>0x1: B_0x1</strong>: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMEOUTR:TIMOUTEN">
                    </a>
                    TIMOUTEN
                    <a class=headerlink href="#I2C2:I2C_TIMEOUTR:TIMOUTEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Clock timeout enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SCL timeout detection is disabled<br><strong>0x1: B_0x1</strong>: SCL timeout detection is enabled: when SCL is low for more than tTIMEOUT (TIDLE=0) or high for more than tIDLE (TIDLE=1), a timeout error is detected (TIMEOUT=1).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMEOUTR:TIMEOUTB">
                    </a>
                    TIMEOUTB
                    <a class=headerlink href="#I2C2:I2C_TIMEOUTR:TIMEOUTB">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-27:
                    
                    Bus timeout B
This field is used to configure the cumulative clock extension timeout:
In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected
In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected
tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK
Note: These bits can be written only when TEXTEN=0..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TIMEOUTR:TEXTEN">
                    </a>
                    TEXTEN
                    <a class=headerlink href="#I2C2:I2C_TIMEOUTR:TEXTEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    Extended clock timeout enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Extended clock timeout detection is disabled<br><strong>0x1: B_0x1</strong>: Extended clock timeout detection is enabled. When a cumulative SCL stretch for more than tLOW:EXT is done by the I2C interface, a timeout error is detected (TIMEOUT=1).<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_ISR"></a>
              I2C_ISR
              <a class=headerlink href="#I2C2:I2C_ISR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt and Status register</p>
            <p>Offset: 0x18, reset: 0x00000001, access: Unspecified</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 88.23529411764706%"></div>
            </div>
            <p>
              <em>
                15/17
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=7 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:ADDCODE">
                        
                        <span>
                        
                        ADDCODE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:DIR">
                        
                        <span class=doccol>
                        
                        DIR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:BUSY">
                        
                        <span>
                        
                        BUSY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:ALERT">
                        
                        <span>
                        
                        ALERT</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:TIMEOUT">
                        
                        <span>
                        
                        TIMEOUT</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:PECERR">
                        
                        <span>
                        
                        PECERR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:OVR">
                        
                        <span>
                        
                        OVR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:ARLO">
                        
                        <span>
                        
                        ARLO</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:BERR">
                        
                        <span>
                        
                        BERR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:TCR">
                        
                        <span>
                        
                        TCR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:TC">
                        
                        <span>
                        
                        TC</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:STOPF">
                        
                        <span>
                        
                        STOPF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:NACKF">
                        
                        <span>
                        
                        NACKF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:ADDR">
                        
                        <span>
                        
                        ADDR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:RXNE">
                        
                        <span>
                        
                        RXNE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:TXIS">
                        
                        <span>
                        
                        TXIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ISR:TXE">
                        
                        <span>
                        
                        TXE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_ISR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:TXE">
                    </a>
                    TXE
                    <a class=headerlink href="#I2C2:I2C_ISR:TXE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Transmit data register empty
              (transmitters).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:TXIS">
                    </a>
                    TXIS
                    <a class=headerlink href="#I2C2:I2C_ISR:TXIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Transmit interrupt status
              (transmitters).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:RXNE">
                    </a>
                    RXNE
                    <a class=headerlink href="#I2C2:I2C_ISR:RXNE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Receive data register not empty
              (receivers).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:ADDR">
                    </a>
                    ADDR
                    <a class=headerlink href="#I2C2:I2C_ISR:ADDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Address matched (slave
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:NACKF">
                    </a>
                    NACKF
                    <a class=headerlink href="#I2C2:I2C_ISR:NACKF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Not acknowledge received
              flag.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:STOPF">
                    </a>
                    STOPF
                    <a class=headerlink href="#I2C2:I2C_ISR:STOPF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Stop detection flag.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:TC">
                    </a>
                    TC
                    <a class=headerlink href="#I2C2:I2C_ISR:TC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transfer Complete (master
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:TCR">
                    </a>
                    TCR
                    <a class=headerlink href="#I2C2:I2C_ISR:TCR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Transfer Complete Reload.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:BERR">
                    </a>
                    BERR
                    <a class=headerlink href="#I2C2:I2C_ISR:BERR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Bus error.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:ARLO">
                    </a>
                    ARLO
                    <a class=headerlink href="#I2C2:I2C_ISR:ARLO">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Arbitration lost.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:OVR">
                    </a>
                    OVR
                    <a class=headerlink href="#I2C2:I2C_ISR:OVR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Overrun/Underrun (slave
              mode).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:PECERR">
                    </a>
                    PECERR
                    <a class=headerlink href="#I2C2:I2C_ISR:PECERR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    PEC Error in reception.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:TIMEOUT">
                    </a>
                    TIMEOUT
                    <a class=headerlink href="#I2C2:I2C_ISR:TIMEOUT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Timeout or t_low detection
              flag.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:ALERT">
                    </a>
                    ALERT
                    <a class=headerlink href="#I2C2:I2C_ISR:ALERT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    SMBus alert.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:BUSY">
                    </a>
                    BUSY
                    <a class=headerlink href="#I2C2:I2C_ISR:BUSY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Bus busy.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:DIR">
                    </a>
                    DIR
                    <a class=headerlink href="#I2C2:I2C_ISR:DIR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Transfer direction (Slave mode)
This flag is updated when an address match event occurs (ADDR=1)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Write transfer, slave enters receiver mode.<br><strong>0x1: B_0x1</strong>: Read transfer, slave enters transmitter mode.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ISR:ADDCODE">
                    </a>
                    ADDCODE
                    <a class=headerlink href="#I2C2:I2C_ISR:ADDCODE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-23:
                    
                    Address match code (Slave
              mode).</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_ICR"></a>
              I2C_ICR
              <a class=headerlink href="#I2C2:I2C_ICR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt clear register</p>
            <p>Offset: 0x1C, reset: 0x00000000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/9
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ICR:ALERTCF">
                        
                        <span>
                        
                        ALERTCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ICR:TIMOUTCF">
                        
                        <span>
                        
                        TIMOUTCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ICR:PECCF">
                        
                        <span>
                        
                        PECCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ICR:OVRCF">
                        
                        <span>
                        
                        OVRCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ICR:ARLOCF">
                        
                        <span>
                        
                        ARLOCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ICR:BERRCF">
                        
                        <span>
                        
                        BERRCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ICR:STOPCF">
                        
                        <span>
                        
                        STOPCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ICR:NACKCF">
                        
                        <span>
                        
                        NACKCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#I2C2:I2C_ICR:ADDRCF">
                        
                        <span>
                        
                        ADDRCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_ICR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ICR:ADDRCF">
                    </a>
                    ADDRCF
                    <a class=headerlink href="#I2C2:I2C_ICR:ADDRCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Address Matched flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ICR:NACKCF">
                    </a>
                    NACKCF
                    <a class=headerlink href="#I2C2:I2C_ICR:NACKCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Not Acknowledge flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ICR:STOPCF">
                    </a>
                    STOPCF
                    <a class=headerlink href="#I2C2:I2C_ICR:STOPCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Stop detection flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ICR:BERRCF">
                    </a>
                    BERRCF
                    <a class=headerlink href="#I2C2:I2C_ICR:BERRCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Bus error flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ICR:ARLOCF">
                    </a>
                    ARLOCF
                    <a class=headerlink href="#I2C2:I2C_ICR:ARLOCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Arbitration lost flag
              clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ICR:OVRCF">
                    </a>
                    OVRCF
                    <a class=headerlink href="#I2C2:I2C_ICR:OVRCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Overrun/Underrun flag
              clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ICR:PECCF">
                    </a>
                    PECCF
                    <a class=headerlink href="#I2C2:I2C_ICR:PECCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    PEC Error flag clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ICR:TIMOUTCF">
                    </a>
                    TIMOUTCF
                    <a class=headerlink href="#I2C2:I2C_ICR:TIMOUTCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Timeout detection flag
              clear.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_ICR:ALERTCF">
                    </a>
                    ALERTCF
                    <a class=headerlink href="#I2C2:I2C_ICR:ALERTCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Alert flag clear.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_PECR"></a>
              I2C_PECR
              <a class=headerlink href="#I2C2:I2C_PECR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>PEC register</p>
            <p>Offset: 0x20, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C2:I2C_PECR:PEC">
                        
                        <span>
                        
                        PEC</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_PECR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_PECR:PEC">
                    </a>
                    PEC
                    <a class=headerlink href="#I2C2:I2C_PECR:PEC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Packet error checking
              register.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_RXDR"></a>
              I2C_RXDR
              <a class=headerlink href="#I2C2:I2C_RXDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Receive data register</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C2:I2C_RXDR:RXDATA">
                        
                        <span>
                        
                        RXDATA</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_RXDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_RXDR:RXDATA">
                    </a>
                    RXDATA
                    <a class=headerlink href="#I2C2:I2C_RXDR:RXDATA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    8-bit receive data.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="I2C2:I2C_TXDR"></a>
              I2C_TXDR
              <a class=headerlink href="#I2C2:I2C_TXDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Transmit data register</p>
            <p>Offset: 0x28, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#I2C2:I2C_TXDR:TXDATA">
                        
                        <span>
                        
                        TXDATA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="I2C2-I2C_TXDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="I2C2:I2C_TXDR:TXDATA">
                    </a>
                    TXDATA
                    <a class=headerlink href="#I2C2:I2C_TXDR:TXDATA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    8-bit transmit data.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="IWDG"></a>
        IWDG
        <a class=headerlink href="#IWDG">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40003000: Independent watchdog</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 57.142857142857146%"></div>
      </div>
      <p>
        <em>
          4/7
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="IWDG-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="IWDG:IWDG_KR"></a>
              IWDG_KR
              <a class=headerlink href="#IWDG:IWDG_KR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Key register</p>
            <p>Offset: 0x0, reset: 0x00000000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#IWDG:IWDG_KR:KEY">
                        
                        <span>
                        
                        KEY</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="IWDG-IWDG_KR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="IWDG:IWDG_KR:KEY">
                    </a>
                    KEY
                    <a class=headerlink href="#IWDG:IWDG_KR:KEY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Key value (write only, read
              0x0000).</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="IWDG:IWDG_PR"></a>
              IWDG_PR
              <a class=headerlink href="#IWDG:IWDG_PR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Prescaler register</p>
            <p>Offset: 0x4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#IWDG:IWDG_PR:PR">
                        
                        <span class=doccol>
                        
                        PR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="IWDG-IWDG_PR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="IWDG:IWDG_PR:PR">
                    </a>
                    PR
                    <a class=headerlink href="#IWDG:IWDG_PR:PR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-2:
                    
                    Prescaler divider
These bits are write access protected see . They are written by software to select the prescaler divider feeding the counter clock. PVU bit of the  must be reset in order to be able to change the prescaler divider.
Note: Reading this register returns the prescaler value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the status register (IWDG_SR) is reset..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: divider /4<br><strong>0x1: B_0x1</strong>: divider /8<br><strong>0x2: B_0x2</strong>: divider /16<br><strong>0x3: B_0x3</strong>: divider /32<br><strong>0x4: B_0x4</strong>: divider /64<br><strong>0x5: B_0x5</strong>: divider /128<br><strong>0x6: B_0x6</strong>: divider /256<br><strong>0x7: B_0x7</strong>: divider /256<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="IWDG:IWDG_RLR"></a>
              IWDG_RLR
              <a class=headerlink href="#IWDG:IWDG_RLR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Reload register</p>
            <p>Offset: 0x8, reset: 0x00000FFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#IWDG:IWDG_RLR:RL">
                        
                        <span>
                        
                        RL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="IWDG-IWDG_RLR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="IWDG:IWDG_RLR:RL">
                    </a>
                    RL
                    <a class=headerlink href="#IWDG:IWDG_RLR:RL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    Watchdog counter reload
              value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="IWDG:IWDG_SR"></a>
              IWDG_SR
              <a class=headerlink href="#IWDG:IWDG_SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Status register</p>
            <p>Offset: 0xC, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                3/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#IWDG:IWDG_SR:WVU">
                        
                        <span>
                        
                        WVU</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#IWDG:IWDG_SR:RVU">
                        
                        <span>
                        
                        RVU</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#IWDG:IWDG_SR:PVU">
                        
                        <span>
                        
                        PVU</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="IWDG-IWDG_SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="IWDG:IWDG_SR:PVU">
                    </a>
                    PVU
                    <a class=headerlink href="#IWDG:IWDG_SR:PVU">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Watchdog prescaler value update
This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the VDD voltage domain (takes up to five LSI cycles).
Prescaler value can be updated only when PVU bit is reset..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="IWDG:IWDG_SR:RVU">
                    </a>
                    RVU
                    <a class=headerlink href="#IWDG:IWDG_SR:RVU">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Watchdog counter reload value update
This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to five LSI cycles).
Reload value can be updated only when RVU bit is reset..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="IWDG:IWDG_SR:WVU">
                    </a>
                    WVU
                    <a class=headerlink href="#IWDG:IWDG_SR:WVU">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Watchdog counter window value update
This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to five LSI cycles).
Window value can be updated only when WVU bit is reset..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="IWDG:IWDG_WINR"></a>
              IWDG_WINR
              <a class=headerlink href="#IWDG:IWDG_WINR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Window register</p>
            <p>Offset: 0x10, reset: 0x00000FFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=12 >
                        
                        <a class=fieldlink href="#IWDG:IWDG_WINR:WIN">
                        
                        <span>
                        
                        WIN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="IWDG-IWDG_WINR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="IWDG:IWDG_WINR:WIN">
                    </a>
                    WIN
                    <a class=headerlink href="#IWDG:IWDG_WINR:WIN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-11:
                    
                    Watchdog counter window
              value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="LPTIM1"></a>
        LPTIM1
        <a class=headerlink href="#LPTIM1">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40007C00: Low power timer</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 70.45454545454545%"></div>
      </div>
      <p>
        <em>
          31/44
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="LPTIM1-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM1:LPTIM_ISR"></a>
              LPTIM_ISR
              <a class=headerlink href="#LPTIM1:LPTIM_ISR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt and Status Register</p>
            <p>Offset: 0x0, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ISR:DOWN">
                        
                        <span>
                        
                        DOWN</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ISR:UP">
                        
                        <span>
                        
                        UP</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ISR:ARROK">
                        
                        <span>
                        
                        ARROK</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ISR:CMPOK">
                        
                        <span>
                        
                        CMPOK</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ISR:EXTTRIG">
                        
                        <span>
                        
                        EXTTRIG</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ISR:ARRM">
                        
                        <span>
                        
                        ARRM</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ISR:CMPM">
                        
                        <span>
                        
                        CMPM</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM1-LPTIM_ISR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ISR:CMPM">
                    </a>
                    CMPM
                    <a class=headerlink href="#LPTIM1:LPTIM_ISR:CMPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Compare match
The CMPM bit is set by hardware to inform application that LPTIM_CNT register value reached the LPTIM_CMP registerâs value..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ISR:ARRM">
                    </a>
                    ARRM
                    <a class=headerlink href="#LPTIM1:LPTIM_ISR:ARRM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Autoreload match
ARRM is set by hardware to inform application that LPTIM_CNT registerâs value reached the LPTIM_ARR registerâs value. ARRM flag can be cleared by writing 1 to the ARRMCF bit in the LPTIM_ICR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ISR:EXTTRIG">
                    </a>
                    EXTTRIG
                    <a class=headerlink href="#LPTIM1:LPTIM_ISR:EXTTRIG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    External trigger edge event
EXTTRIG is set by hardware to inform application that a valid edge on the selected external trigger input has occurred. If the trigger is ignored because the timer has already started, then this flag is not set. EXTTRIG flag can be cleared by writing 1 to the EXTTRIGCF bit in the LPTIM_ICR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ISR:CMPOK">
                    </a>
                    CMPOK
                    <a class=headerlink href="#LPTIM1:LPTIM_ISR:CMPOK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Compare register update OK
CMPOK is set by hardware to inform application that the APB bus write operation to the LPTIM_CMP register has been successfully completed..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ISR:ARROK">
                    </a>
                    ARROK
                    <a class=headerlink href="#LPTIM1:LPTIM_ISR:ARROK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Autoreload register update OK
ARROK is set by hardware to inform application that the APB bus write operation to the LPTIM_ARR register has been successfully completed. ARROK flag can be cleared by writing 1 to the ARROKCF bit in the LPTIM_ICR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ISR:UP">
                    </a>
                    UP
                    <a class=headerlink href="#LPTIM1:LPTIM_ISR:UP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Counter direction change down to up
In Encoder mode, UP bit is set by hardware to inform application that the counter direction has changed from down to up. UP flag can be cleared by writing 1 to the UPCF bit in the LPTIM_ICR register.
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ISR:DOWN">
                    </a>
                    DOWN
                    <a class=headerlink href="#LPTIM1:LPTIM_ISR:DOWN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Counter direction change up to down
In Encoder mode, DOWN bit is set by hardware to inform application that the counter direction has changed from up to down. DOWN flag can be cleared by writing 1 to the DOWNCF bit in the LPTIM_ICR register.
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM1:LPTIM_ICR"></a>
              LPTIM_ICR
              <a class=headerlink href="#LPTIM1:LPTIM_ICR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt Clear Register</p>
            <p>Offset: 0x4, reset: 0x00000000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ICR:DOWNCF">
                        
                        <span>
                        
                        DOWNCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ICR:UPCF">
                        
                        <span>
                        
                        UPCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ICR:ARROKCF">
                        
                        <span>
                        
                        ARROKCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ICR:CMPOKCF">
                        
                        <span>
                        
                        CMPOKCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ICR:EXTTRIGCF">
                        
                        <span>
                        
                        EXTTRIGCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ICR:ARRMCF">
                        
                        <span>
                        
                        ARRMCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ICR:CMPMCF">
                        
                        <span>
                        
                        CMPMCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM1-LPTIM_ICR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ICR:CMPMCF">
                    </a>
                    CMPMCF
                    <a class=headerlink href="#LPTIM1:LPTIM_ICR:CMPMCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Compare match clear flag
Writing 1 to this bit clears the CMP flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ICR:ARRMCF">
                    </a>
                    ARRMCF
                    <a class=headerlink href="#LPTIM1:LPTIM_ICR:ARRMCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Autoreload match clear flag
Writing 1 to this bit clears the ARRM flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ICR:EXTTRIGCF">
                    </a>
                    EXTTRIGCF
                    <a class=headerlink href="#LPTIM1:LPTIM_ICR:EXTTRIGCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    External trigger valid edge clear flag
Writing 1 to this bit clears the EXTTRIG flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ICR:CMPOKCF">
                    </a>
                    CMPOKCF
                    <a class=headerlink href="#LPTIM1:LPTIM_ICR:CMPOKCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Compare register update OK clear flag
Writing 1 to this bit clears the CMPOK flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ICR:ARROKCF">
                    </a>
                    ARROKCF
                    <a class=headerlink href="#LPTIM1:LPTIM_ICR:ARROKCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Autoreload register update OK clear flag
Writing 1 to this bit clears the ARROK flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ICR:UPCF">
                    </a>
                    UPCF
                    <a class=headerlink href="#LPTIM1:LPTIM_ICR:UPCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Direction change to UP clear flag
Writing 1 to this bit clear the UP flag in the LPTIM_ISR register.
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ICR:DOWNCF">
                    </a>
                    DOWNCF
                    <a class=headerlink href="#LPTIM1:LPTIM_ICR:DOWNCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Direction change to down clear flag
Writing 1 to this bit clear the DOWN flag in the LPTIM_ISR register.
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM1:LPTIM_IER"></a>
              LPTIM_IER
              <a class=headerlink href="#LPTIM1:LPTIM_IER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt Enable Register</p>
            <p>Offset: 0x8, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_IER:DOWNIE">
                        
                        <span class=doccol>
                        
                        DOWNIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_IER:UPIE">
                        
                        <span class=doccol>
                        
                        UPIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_IER:ARROKIE">
                        
                        <span class=doccol>
                        
                        ARROKIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_IER:CMPOKIE">
                        
                        <span class=doccol>
                        
                        CMPOKIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_IER:EXTTRIGIE">
                        
                        <span class=doccol>
                        
                        EXTTRIGIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_IER:ARRMIE">
                        
                        <span class=doccol>
                        
                        ARRMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_IER:CMPMIE">
                        
                        <span class=doccol>
                        
                        CMPMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM1-LPTIM_IER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_IER:CMPMIE">
                    </a>
                    CMPMIE
                    <a class=headerlink href="#LPTIM1:LPTIM_IER:CMPMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Compare match Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CMPM interrupt disabled<br><strong>0x1: B_0x1</strong>: CMPM interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_IER:ARRMIE">
                    </a>
                    ARRMIE
                    <a class=headerlink href="#LPTIM1:LPTIM_IER:ARRMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Autoreload match Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ARRM interrupt disabled<br><strong>0x1: B_0x1</strong>: ARRM interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_IER:EXTTRIGIE">
                    </a>
                    EXTTRIGIE
                    <a class=headerlink href="#LPTIM1:LPTIM_IER:EXTTRIGIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    External trigger valid edge Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: EXTTRIG interrupt disabled<br><strong>0x1: B_0x1</strong>: EXTTRIG interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_IER:CMPOKIE">
                    </a>
                    CMPOKIE
                    <a class=headerlink href="#LPTIM1:LPTIM_IER:CMPOKIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Compare register update OK Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CMPOK interrupt disabled<br><strong>0x1: B_0x1</strong>: CMPOK interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_IER:ARROKIE">
                    </a>
                    ARROKIE
                    <a class=headerlink href="#LPTIM1:LPTIM_IER:ARROKIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Autoreload register update OK Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ARROK interrupt disabled<br><strong>0x1: B_0x1</strong>: ARROK interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_IER:UPIE">
                    </a>
                    UPIE
                    <a class=headerlink href="#LPTIM1:LPTIM_IER:UPIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Direction change to UP Interrupt Enable
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UP interrupt disabled<br><strong>0x1: B_0x1</strong>: UP interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_IER:DOWNIE">
                    </a>
                    DOWNIE
                    <a class=headerlink href="#LPTIM1:LPTIM_IER:DOWNIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Direction change to down Interrupt Enable
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DOWN interrupt disabled<br><strong>0x1: B_0x1</strong>: DOWN interrupt enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM1:LPTIM_CFGR"></a>
              LPTIM_CFGR
              <a class=headerlink href="#LPTIM1:LPTIM_CFGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Configuration Register</p>
            <p>Offset: 0xC, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                13/13
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:ENC">
                        
                        <span class=doccol>
                        
                        ENC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:COUNTMODE">
                        
                        <span class=doccol>
                        
                        COUNTMODE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:PRELOAD">
                        
                        <span class=doccol>
                        
                        PRELOAD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:WAVPOL">
                        
                        <span class=doccol>
                        
                        WAVPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:WAVE">
                        
                        <span class=doccol>
                        
                        WAVE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:TIMOUT">
                        
                        <span class=doccol>
                        
                        TIMOUT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:TRIGEN">
                        
                        <span class=doccol>
                        
                        TRIGEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:TRIGSEL">
                        
                        <span class=doccol>
                        
                        TRIGSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:PRESC">
                        
                        <span class=doccol>
                        
                        PRESC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:TRGFLT">
                        
                        <span class=doccol>
                        
                        TRGFLT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:CKFLT">
                        
                        <span class=doccol>
                        
                        CKFLT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:CKPOL">
                        
                        <span class=doccol>
                        
                        CKPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR:CKSEL">
                        
                        <span class=doccol>
                        
                        CKSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM1-LPTIM_CFGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:CKSEL">
                    </a>
                    CKSEL
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:CKSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Clock selector
The CKSEL bit selects which clock source the LPTIM will use:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LPTIM is clocked by internal clock source (APB clock or any of the embedded oscillators)<br><strong>0x1: B_0x1</strong>: LPTIM is clocked by an external clock source through the LPTIM external Input1<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:CKPOL">
                    </a>
                    CKPOL
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:CKPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 1-2:
                    
                    Clock Polarity
If LPTIM is clocked by an external clock source:
When the LPTIM is clocked by an external clock source, CKPOL bits is used to configure the active edge or edges used by the counter:
If the LPTIM is configured in Encoder mode (ENC bit is set), the encoder sub-mode 1 is active.
If the LPTIM is configured in Encoder mode (ENC bit is set), the encoder sub-mode 2 is active.
Refer to  for more details about Encoder mode sub-modes..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: the rising edge is the active edge used for counting.<br><strong>0x1: B_0x1</strong>: the falling edge is the active edge used for counting<br><strong>0x2: B_0x2</strong>: both edges are active edges. When both external clock signal edges are considered active ones, the LPTIM must also be clocked by an internal clock source with a frequency equal to at least four times the external clock frequency.If the LPTIM is configured in Encoder mode (ENC bit is set), the encoder sub-mode 3 is active.<br><strong>0x3: B_0x3</strong>: not allowed<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:CKFLT">
                    </a>
                    CKFLT
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:CKFLT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 3-4:
                    
                    Configurable digital filter for external clock
The CKFLT value sets the number of consecutive equal samples that should be detected when a level change occurs on an external clock signal before it is considered as a valid level transition. An internal clock source must be present to use this feature.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: any external clock signal level change is considered as a valid transition<br><strong>0x1: B_0x1</strong>: external clock signal level change must be stable for at least 2 clock periods before it is considered as valid transition.<br><strong>0x2: B_0x2</strong>: external clock signal level change must be stable for at least 4 clock periods before it is considered as valid transition.<br><strong>0x3: B_0x3</strong>: external clock signal level change must be stable for at least 8 clock periods before it is considered as valid transition.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:TRGFLT">
                    </a>
                    TRGFLT
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:TRGFLT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 6-7:
                    
                    Configurable digital filter for trigger
The TRGFLT value sets the number of consecutive equal samples that should be detected when a level change occurs on an internal trigger before it is considered as a valid level transition. An internal clock source must be present to use this feature.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: any trigger active level change is considered as a valid trigger<br><strong>0x1: B_0x1</strong>: trigger active level change must be stable for at least 2 clock periods before it is considered as valid trigger.<br><strong>0x2: B_0x2</strong>: trigger active level change must be stable for at least 4 clock periods before it is considered as valid trigger.<br><strong>0x3: B_0x3</strong>: trigger active level change must be stable for at least 8 clock periods before it is considered as valid trigger.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:PRESC">
                    </a>
                    PRESC
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:PRESC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 9-11:
                    
                    Clock prescaler
The PRESC bits configure the prescaler division factor. It can be one among the following division factors:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: /1<br><strong>0x1: B_0x1</strong>: /2<br><strong>0x2: B_0x2</strong>: /4<br><strong>0x3: B_0x3</strong>: /8<br><strong>0x4: B_0x4</strong>: /16<br><strong>0x5: B_0x5</strong>: /32<br><strong>0x6: B_0x6</strong>: /64<br><strong>0x7: B_0x7</strong>: /128<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:TRIGSEL">
                    </a>
                    TRIGSEL
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:TRIGSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 13-15:
                    
                    Trigger selector
The TRIGSEL bits select the trigger source that will serve as a trigger event for the LPTIM among the below 8 available sources:
See  for details..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: lptim_ext_trig0<br><strong>0x1: B_0x1</strong>: lptim_ext_trig1<br><strong>0x2: B_0x2</strong>: lptim_ext_trig2<br><strong>0x3: B_0x3</strong>: lptim_ext_trig3<br><strong>0x4: B_0x4</strong>: lptim_ext_trig4<br><strong>0x5: B_0x5</strong>: lptim_ext_trig5<br><strong>0x6: B_0x6</strong>: lptim_ext_trig6<br><strong>0x7: B_0x7</strong>: lptim_ext_trig7<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:TRIGEN">
                    </a>
                    TRIGEN
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:TRIGEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    Trigger enable and polarity
The TRIGEN bits controls whether the LPTIM counter is started by an external trigger or not. If the external trigger option is selected, three configurations are possible for the trigger active edge:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: software trigger (counting start is initiated by software)<br><strong>0x1: B_0x1</strong>: rising edge is the active edge<br><strong>0x2: B_0x2</strong>: falling edge is the active edge<br><strong>0x3: B_0x3</strong>: both edges are active edges<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:TIMOUT">
                    </a>
                    TIMOUT
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:TIMOUT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 19:
                    
                    Timeout enable
The TIMOUT bit controls the Timeout feature.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: A trigger event arriving when the timer is already started will be ignored<br><strong>0x1: B_0x1</strong>: A trigger event arriving when the timer is already started will reset and restart the counter<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:WAVE">
                    </a>
                    WAVE
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:WAVE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Waveform shape
The WAVE bit controls the output shape.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Deactivate Set-once mode, PWM or One Pulse waveform depending on how the timer was started, CNTSTRT for PWM or SNGSTRT for One Pulse waveform.<br><strong>0x1: B_0x1</strong>: Activate the Set-once mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:WAVPOL">
                    </a>
                    WAVPOL
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:WAVPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 21:
                    
                    Waveform shape polarity
The WAVEPOL bit controls the output polarity.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The LPTIM output reflects the compare results between LPTIM_CNT and LPTIM_CMP registers<br><strong>0x1: B_0x1</strong>: The LPTIM output reflects the inverse of the compare results between LPTIM_CNT and LPTIM_CMP registers<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:PRELOAD">
                    </a>
                    PRELOAD
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:PRELOAD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    Registers update mode
The PRELOAD bit controls the LPTIM_ARR and the LPTIM_CMP registers update modality.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Registers are updated after each APB bus write access<br><strong>0x1: B_0x1</strong>: Registers are updated at the end of the current LPTIM period<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:COUNTMODE">
                    </a>
                    COUNTMODE
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:COUNTMODE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    counter mode enabled
The COUNTMODE bit selects which clock source is used by the LPTIM to clock the counter:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: the counter is incremented following each internal clock pulse<br><strong>0x1: B_0x1</strong>: the counter is incremented following each valid clock pulse on the LPTIM external Input1<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR:ENC">
                    </a>
                    ENC
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR:ENC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    Encoder mode enable
The ENC bit controls the Encoder mode
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Encoder mode disabled<br><strong>0x1: B_0x1</strong>: Encoder mode enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM1:LPTIM_CR"></a>
              LPTIM_CR
              <a class=headerlink href="#LPTIM1:LPTIM_CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control Register</p>
            <p>Offset: 0x10, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 20.0%"></div>
            </div>
            <p>
              <em>
                1/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=11 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CR:RSTARE">
                        
                        <span>
                        
                        RSTARE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CR:COUNTRST">
                        
                        <span>
                        
                        COUNTRST</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CR:CNTSTRT">
                        
                        <span>
                        
                        CNTSTRT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CR:SNGSTRT">
                        
                        <span>
                        
                        SNGSTRT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CR:ENABLE">
                        
                        <span class=doccol>
                        
                        ENABLE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM1-LPTIM_CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CR:ENABLE">
                    </a>
                    ENABLE
                    <a class=headerlink href="#LPTIM1:LPTIM_CR:ENABLE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    LPTIM enable
The ENABLE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LPTIM is disabled<br><strong>0x1: B_0x1</strong>: LPTIM is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CR:SNGSTRT">
                    </a>
                    SNGSTRT
                    <a class=headerlink href="#LPTIM1:LPTIM_CR:SNGSTRT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    LPTIM start in Single mode
This bit is set by software and cleared by hardware.
In case of software start (TRIGEN[1:0] = '00â), setting this bit starts the LPTIM in single pulse mode.
If the software start is disabled (TRIGEN[1:0] different than '00â), setting this bit starts the LPTIM in single pulse mode as soon as an external trigger is detected.
If this bit is set when the LPTIM is in continuous counting mode, then the LPTIM will stop at the following match between LPTIM_ARR and LPTIM_CNT registers.
This bit can only be set when the LPTIM is enabled. It will be automatically reset by hardware..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CR:CNTSTRT">
                    </a>
                    CNTSTRT
                    <a class=headerlink href="#LPTIM1:LPTIM_CR:CNTSTRT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Timer start in Continuous mode
This bit is set by software and cleared by hardware.
In case of software start (TRIGEN[1:0] = '00â), setting this bit starts the LPTIM in Continuous mode.
If the software start is disabled (TRIGEN[1:0] different than '00â), setting this bit starts the timer in Continuous mode as soon as an external trigger is detected.
If this bit is set when a single pulse mode counting is ongoing, then the timer will not stop at the next match between the LPTIM_ARR and LPTIM_CNT registers and the LPTIM counter keeps counting in Continuous mode.
This bit can be set only when the LPTIM is enabled. It will be automatically reset by hardware..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CR:COUNTRST">
                    </a>
                    COUNTRST
                    <a class=headerlink href="#LPTIM1:LPTIM_CR:COUNTRST">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Counter reset
This bit is set by software and cleared by hardware. When set to '1' this bit will trigger a synchronous reset of the LPTIM_CNT counter register. Due to the synchronous nature of this reset, it only takes place after a synchronization delay of 3 LPTimer core clock cycles (LPTimer core clock may be different from APB clock).
COUNTRST must never be set to '1' by software before it is already cleared to '0' by hardware. Software should consequently check that COUNTRST bit is already cleared to '0' before attempting to set it to '1'..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CR:RSTARE">
                    </a>
                    RSTARE
                    <a class=headerlink href="#LPTIM1:LPTIM_CR:RSTARE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Reset after read enable
This bit is set and cleared by software. When RSTARE is set to '1', any read access to LPTIM_CNT register will asynchronously reset LPTIM_CNT register content..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM1:LPTIM_CMP"></a>
              LPTIM_CMP
              <a class=headerlink href="#LPTIM1:LPTIM_CMP">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Compare Register</p>
            <p>Offset: 0x14, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CMP:CMP">
                        
                        <span>
                        
                        CMP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM1-LPTIM_CMP-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CMP:CMP">
                    </a>
                    CMP
                    <a class=headerlink href="#LPTIM1:LPTIM_CMP:CMP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Compare value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM1:LPTIM_ARR"></a>
              LPTIM_ARR
              <a class=headerlink href="#LPTIM1:LPTIM_ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Autoreload Register</p>
            <p>Offset: 0x18, reset: 0x00000001, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM1-LPTIM_ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#LPTIM1:LPTIM_ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Auto reload value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM1:LPTIM_CNT"></a>
              LPTIM_CNT
              <a class=headerlink href="#LPTIM1:LPTIM_CNT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Counter Register</p>
            <p>Offset: 0x1C, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CNT:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM1-LPTIM_CNT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CNT:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#LPTIM1:LPTIM_CNT:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Counter value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM1:LPTIM_CFGR2"></a>
              LPTIM_CFGR2
              <a class=headerlink href="#LPTIM1:LPTIM_CFGR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>LPTIM configuration register 2</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=10 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR2:IN2SEL">
                        
                        <span class=doccol>
                        
                        IN2SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM1:LPTIM_CFGR2:IN1SEL">
                        
                        <span class=doccol>
                        
                        IN1SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM1-LPTIM_CFGR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR2:IN1SEL">
                    </a>
                    IN1SEL
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR2:IN1SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    LPTIM input 1 selection
The IN1SEL bits control the LPTIM Input 1 multiplexer, which connects LPTIM Input 1 to one of the available inputs.
For connection details refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: lptim_in1_mux0<br><strong>0x1: B_0x1</strong>: lptim_in1_mux1<br><strong>0x2: B_0x2</strong>: lptim_in1_mux2<br><strong>0x3: B_0x3</strong>: lptim_in1_mux3<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM1:LPTIM_CFGR2:IN2SEL">
                    </a>
                    IN2SEL
                    <a class=headerlink href="#LPTIM1:LPTIM_CFGR2:IN2SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-5:
                    
                    LPTIM input 2 selection
The IN2SEL bits control the LPTIM Input 2 multiplexer, which connect LPTIM Input 2 to one of the available inputs.
For connection details refer to .
Note: If the LPTIM does not support encoder mode feature, these bits are reserved. Please refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: lptim_in2_mux0<br><strong>0x1: B_0x1</strong>: lptim_in2_mux1<br><strong>0x2: B_0x2</strong>: lptim_in2_mux2<br><strong>0x3: B_0x3</strong>: lptim_in2_mux3<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="LPTIM2"></a>
        LPTIM2
        <a class=headerlink href="#LPTIM2">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40009400: Low power timer</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 70.45454545454545%"></div>
      </div>
      <p>
        <em>
          31/44
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="LPTIM2-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM2:LPTIM_ISR"></a>
              LPTIM_ISR
              <a class=headerlink href="#LPTIM2:LPTIM_ISR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt and Status Register</p>
            <p>Offset: 0x0, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ISR:DOWN">
                        
                        <span>
                        
                        DOWN</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ISR:UP">
                        
                        <span>
                        
                        UP</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ISR:ARROK">
                        
                        <span>
                        
                        ARROK</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ISR:CMPOK">
                        
                        <span>
                        
                        CMPOK</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ISR:EXTTRIG">
                        
                        <span>
                        
                        EXTTRIG</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ISR:ARRM">
                        
                        <span>
                        
                        ARRM</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ISR:CMPM">
                        
                        <span>
                        
                        CMPM</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM2-LPTIM_ISR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ISR:CMPM">
                    </a>
                    CMPM
                    <a class=headerlink href="#LPTIM2:LPTIM_ISR:CMPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Compare match
The CMPM bit is set by hardware to inform application that LPTIM_CNT register value reached the LPTIM_CMP registerâs value..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ISR:ARRM">
                    </a>
                    ARRM
                    <a class=headerlink href="#LPTIM2:LPTIM_ISR:ARRM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Autoreload match
ARRM is set by hardware to inform application that LPTIM_CNT registerâs value reached the LPTIM_ARR registerâs value. ARRM flag can be cleared by writing 1 to the ARRMCF bit in the LPTIM_ICR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ISR:EXTTRIG">
                    </a>
                    EXTTRIG
                    <a class=headerlink href="#LPTIM2:LPTIM_ISR:EXTTRIG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    External trigger edge event
EXTTRIG is set by hardware to inform application that a valid edge on the selected external trigger input has occurred. If the trigger is ignored because the timer has already started, then this flag is not set. EXTTRIG flag can be cleared by writing 1 to the EXTTRIGCF bit in the LPTIM_ICR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ISR:CMPOK">
                    </a>
                    CMPOK
                    <a class=headerlink href="#LPTIM2:LPTIM_ISR:CMPOK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Compare register update OK
CMPOK is set by hardware to inform application that the APB bus write operation to the LPTIM_CMP register has been successfully completed..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ISR:ARROK">
                    </a>
                    ARROK
                    <a class=headerlink href="#LPTIM2:LPTIM_ISR:ARROK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Autoreload register update OK
ARROK is set by hardware to inform application that the APB bus write operation to the LPTIM_ARR register has been successfully completed. ARROK flag can be cleared by writing 1 to the ARROKCF bit in the LPTIM_ICR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ISR:UP">
                    </a>
                    UP
                    <a class=headerlink href="#LPTIM2:LPTIM_ISR:UP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Counter direction change down to up
In Encoder mode, UP bit is set by hardware to inform application that the counter direction has changed from down to up. UP flag can be cleared by writing 1 to the UPCF bit in the LPTIM_ICR register.
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ISR:DOWN">
                    </a>
                    DOWN
                    <a class=headerlink href="#LPTIM2:LPTIM_ISR:DOWN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Counter direction change up to down
In Encoder mode, DOWN bit is set by hardware to inform application that the counter direction has changed from up to down. DOWN flag can be cleared by writing 1 to the DOWNCF bit in the LPTIM_ICR register.
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM2:LPTIM_ICR"></a>
              LPTIM_ICR
              <a class=headerlink href="#LPTIM2:LPTIM_ICR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt Clear Register</p>
            <p>Offset: 0x4, reset: 0x00000000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ICR:DOWNCF">
                        
                        <span>
                        
                        DOWNCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ICR:UPCF">
                        
                        <span>
                        
                        UPCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ICR:ARROKCF">
                        
                        <span>
                        
                        ARROKCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ICR:CMPOKCF">
                        
                        <span>
                        
                        CMPOKCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ICR:EXTTRIGCF">
                        
                        <span>
                        
                        EXTTRIGCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ICR:ARRMCF">
                        
                        <span>
                        
                        ARRMCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ICR:CMPMCF">
                        
                        <span>
                        
                        CMPMCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM2-LPTIM_ICR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ICR:CMPMCF">
                    </a>
                    CMPMCF
                    <a class=headerlink href="#LPTIM2:LPTIM_ICR:CMPMCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Compare match clear flag
Writing 1 to this bit clears the CMP flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ICR:ARRMCF">
                    </a>
                    ARRMCF
                    <a class=headerlink href="#LPTIM2:LPTIM_ICR:ARRMCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Autoreload match clear flag
Writing 1 to this bit clears the ARRM flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ICR:EXTTRIGCF">
                    </a>
                    EXTTRIGCF
                    <a class=headerlink href="#LPTIM2:LPTIM_ICR:EXTTRIGCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    External trigger valid edge clear flag
Writing 1 to this bit clears the EXTTRIG flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ICR:CMPOKCF">
                    </a>
                    CMPOKCF
                    <a class=headerlink href="#LPTIM2:LPTIM_ICR:CMPOKCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Compare register update OK clear flag
Writing 1 to this bit clears the CMPOK flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ICR:ARROKCF">
                    </a>
                    ARROKCF
                    <a class=headerlink href="#LPTIM2:LPTIM_ICR:ARROKCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Autoreload register update OK clear flag
Writing 1 to this bit clears the ARROK flag in the LPTIM_ISR register.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ICR:UPCF">
                    </a>
                    UPCF
                    <a class=headerlink href="#LPTIM2:LPTIM_ICR:UPCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Direction change to UP clear flag
Writing 1 to this bit clear the UP flag in the LPTIM_ISR register.
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ICR:DOWNCF">
                    </a>
                    DOWNCF
                    <a class=headerlink href="#LPTIM2:LPTIM_ICR:DOWNCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Direction change to down clear flag
Writing 1 to this bit clear the DOWN flag in the LPTIM_ISR register.
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM2:LPTIM_IER"></a>
              LPTIM_IER
              <a class=headerlink href="#LPTIM2:LPTIM_IER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt Enable Register</p>
            <p>Offset: 0x8, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_IER:DOWNIE">
                        
                        <span class=doccol>
                        
                        DOWNIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_IER:UPIE">
                        
                        <span class=doccol>
                        
                        UPIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_IER:ARROKIE">
                        
                        <span class=doccol>
                        
                        ARROKIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_IER:CMPOKIE">
                        
                        <span class=doccol>
                        
                        CMPOKIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_IER:EXTTRIGIE">
                        
                        <span class=doccol>
                        
                        EXTTRIGIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_IER:ARRMIE">
                        
                        <span class=doccol>
                        
                        ARRMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_IER:CMPMIE">
                        
                        <span class=doccol>
                        
                        CMPMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM2-LPTIM_IER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_IER:CMPMIE">
                    </a>
                    CMPMIE
                    <a class=headerlink href="#LPTIM2:LPTIM_IER:CMPMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Compare match Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CMPM interrupt disabled<br><strong>0x1: B_0x1</strong>: CMPM interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_IER:ARRMIE">
                    </a>
                    ARRMIE
                    <a class=headerlink href="#LPTIM2:LPTIM_IER:ARRMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Autoreload match Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ARRM interrupt disabled<br><strong>0x1: B_0x1</strong>: ARRM interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_IER:EXTTRIGIE">
                    </a>
                    EXTTRIGIE
                    <a class=headerlink href="#LPTIM2:LPTIM_IER:EXTTRIGIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    External trigger valid edge Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: EXTTRIG interrupt disabled<br><strong>0x1: B_0x1</strong>: EXTTRIG interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_IER:CMPOKIE">
                    </a>
                    CMPOKIE
                    <a class=headerlink href="#LPTIM2:LPTIM_IER:CMPOKIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Compare register update OK Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CMPOK interrupt disabled<br><strong>0x1: B_0x1</strong>: CMPOK interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_IER:ARROKIE">
                    </a>
                    ARROKIE
                    <a class=headerlink href="#LPTIM2:LPTIM_IER:ARROKIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Autoreload register update OK Interrupt Enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ARROK interrupt disabled<br><strong>0x1: B_0x1</strong>: ARROK interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_IER:UPIE">
                    </a>
                    UPIE
                    <a class=headerlink href="#LPTIM2:LPTIM_IER:UPIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Direction change to UP Interrupt Enable
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UP interrupt disabled<br><strong>0x1: B_0x1</strong>: UP interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_IER:DOWNIE">
                    </a>
                    DOWNIE
                    <a class=headerlink href="#LPTIM2:LPTIM_IER:DOWNIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Direction change to down Interrupt Enable
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DOWN interrupt disabled<br><strong>0x1: B_0x1</strong>: DOWN interrupt enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM2:LPTIM_CFGR"></a>
              LPTIM_CFGR
              <a class=headerlink href="#LPTIM2:LPTIM_CFGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Configuration Register</p>
            <p>Offset: 0xC, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                13/13
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:ENC">
                        
                        <span class=doccol>
                        
                        ENC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:COUNTMODE">
                        
                        <span class=doccol>
                        
                        COUNTMODE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:PRELOAD">
                        
                        <span class=doccol>
                        
                        PRELOAD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:WAVPOL">
                        
                        <span class=doccol>
                        
                        WAVPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:WAVE">
                        
                        <span class=doccol>
                        
                        WAVE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:TIMOUT">
                        
                        <span class=doccol>
                        
                        TIMOUT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:TRIGEN">
                        
                        <span class=doccol>
                        
                        TRIGEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:TRIGSEL">
                        
                        <span class=doccol>
                        
                        TRIGSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:PRESC">
                        
                        <span class=doccol>
                        
                        PRESC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:TRGFLT">
                        
                        <span class=doccol>
                        
                        TRGFLT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:CKFLT">
                        
                        <span class=doccol>
                        
                        CKFLT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:CKPOL">
                        
                        <span class=doccol>
                        
                        CKPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR:CKSEL">
                        
                        <span class=doccol>
                        
                        CKSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM2-LPTIM_CFGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:CKSEL">
                    </a>
                    CKSEL
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:CKSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Clock selector
The CKSEL bit selects which clock source the LPTIM will use:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LPTIM is clocked by internal clock source (APB clock or any of the embedded oscillators)<br><strong>0x1: B_0x1</strong>: LPTIM is clocked by an external clock source through the LPTIM external Input1<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:CKPOL">
                    </a>
                    CKPOL
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:CKPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 1-2:
                    
                    Clock Polarity
If LPTIM is clocked by an external clock source:
When the LPTIM is clocked by an external clock source, CKPOL bits is used to configure the active edge or edges used by the counter:
If the LPTIM is configured in Encoder mode (ENC bit is set), the encoder sub-mode 1 is active.
If the LPTIM is configured in Encoder mode (ENC bit is set), the encoder sub-mode 2 is active.
Refer to  for more details about Encoder mode sub-modes..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: the rising edge is the active edge used for counting.<br><strong>0x1: B_0x1</strong>: the falling edge is the active edge used for counting<br><strong>0x2: B_0x2</strong>: both edges are active edges. When both external clock signal edges are considered active ones, the LPTIM must also be clocked by an internal clock source with a frequency equal to at least four times the external clock frequency.If the LPTIM is configured in Encoder mode (ENC bit is set), the encoder sub-mode 3 is active.<br><strong>0x3: B_0x3</strong>: not allowed<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:CKFLT">
                    </a>
                    CKFLT
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:CKFLT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 3-4:
                    
                    Configurable digital filter for external clock
The CKFLT value sets the number of consecutive equal samples that should be detected when a level change occurs on an external clock signal before it is considered as a valid level transition. An internal clock source must be present to use this feature.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: any external clock signal level change is considered as a valid transition<br><strong>0x1: B_0x1</strong>: external clock signal level change must be stable for at least 2 clock periods before it is considered as valid transition.<br><strong>0x2: B_0x2</strong>: external clock signal level change must be stable for at least 4 clock periods before it is considered as valid transition.<br><strong>0x3: B_0x3</strong>: external clock signal level change must be stable for at least 8 clock periods before it is considered as valid transition.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:TRGFLT">
                    </a>
                    TRGFLT
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:TRGFLT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 6-7:
                    
                    Configurable digital filter for trigger
The TRGFLT value sets the number of consecutive equal samples that should be detected when a level change occurs on an internal trigger before it is considered as a valid level transition. An internal clock source must be present to use this feature.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: any trigger active level change is considered as a valid trigger<br><strong>0x1: B_0x1</strong>: trigger active level change must be stable for at least 2 clock periods before it is considered as valid trigger.<br><strong>0x2: B_0x2</strong>: trigger active level change must be stable for at least 4 clock periods before it is considered as valid trigger.<br><strong>0x3: B_0x3</strong>: trigger active level change must be stable for at least 8 clock periods before it is considered as valid trigger.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:PRESC">
                    </a>
                    PRESC
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:PRESC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 9-11:
                    
                    Clock prescaler
The PRESC bits configure the prescaler division factor. It can be one among the following division factors:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: /1<br><strong>0x1: B_0x1</strong>: /2<br><strong>0x2: B_0x2</strong>: /4<br><strong>0x3: B_0x3</strong>: /8<br><strong>0x4: B_0x4</strong>: /16<br><strong>0x5: B_0x5</strong>: /32<br><strong>0x6: B_0x6</strong>: /64<br><strong>0x7: B_0x7</strong>: /128<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:TRIGSEL">
                    </a>
                    TRIGSEL
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:TRIGSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 13-15:
                    
                    Trigger selector
The TRIGSEL bits select the trigger source that will serve as a trigger event for the LPTIM among the below 8 available sources:
See  for details..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: lptim_ext_trig0<br><strong>0x1: B_0x1</strong>: lptim_ext_trig1<br><strong>0x2: B_0x2</strong>: lptim_ext_trig2<br><strong>0x3: B_0x3</strong>: lptim_ext_trig3<br><strong>0x4: B_0x4</strong>: lptim_ext_trig4<br><strong>0x5: B_0x5</strong>: lptim_ext_trig5<br><strong>0x6: B_0x6</strong>: lptim_ext_trig6<br><strong>0x7: B_0x7</strong>: lptim_ext_trig7<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:TRIGEN">
                    </a>
                    TRIGEN
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:TRIGEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-18:
                    
                    Trigger enable and polarity
The TRIGEN bits controls whether the LPTIM counter is started by an external trigger or not. If the external trigger option is selected, three configurations are possible for the trigger active edge:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: software trigger (counting start is initiated by software)<br><strong>0x1: B_0x1</strong>: rising edge is the active edge<br><strong>0x2: B_0x2</strong>: falling edge is the active edge<br><strong>0x3: B_0x3</strong>: both edges are active edges<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:TIMOUT">
                    </a>
                    TIMOUT
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:TIMOUT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 19:
                    
                    Timeout enable
The TIMOUT bit controls the Timeout feature.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: A trigger event arriving when the timer is already started will be ignored<br><strong>0x1: B_0x1</strong>: A trigger event arriving when the timer is already started will reset and restart the counter<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:WAVE">
                    </a>
                    WAVE
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:WAVE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Waveform shape
The WAVE bit controls the output shape.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Deactivate Set-once mode, PWM or One Pulse waveform depending on how the timer was started, CNTSTRT for PWM or SNGSTRT for One Pulse waveform.<br><strong>0x1: B_0x1</strong>: Activate the Set-once mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:WAVPOL">
                    </a>
                    WAVPOL
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:WAVPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 21:
                    
                    Waveform shape polarity
The WAVEPOL bit controls the output polarity.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The LPTIM output reflects the compare results between LPTIM_CNT and LPTIM_CMP registers<br><strong>0x1: B_0x1</strong>: The LPTIM output reflects the inverse of the compare results between LPTIM_CNT and LPTIM_CMP registers<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:PRELOAD">
                    </a>
                    PRELOAD
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:PRELOAD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    Registers update mode
The PRELOAD bit controls the LPTIM_ARR and the LPTIM_CMP registers update modality.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Registers are updated after each APB bus write access<br><strong>0x1: B_0x1</strong>: Registers are updated at the end of the current LPTIM period<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:COUNTMODE">
                    </a>
                    COUNTMODE
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:COUNTMODE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    counter mode enabled
The COUNTMODE bit selects which clock source is used by the LPTIM to clock the counter:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: the counter is incremented following each internal clock pulse<br><strong>0x1: B_0x1</strong>: the counter is incremented following each valid clock pulse on the LPTIM external Input1<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR:ENC">
                    </a>
                    ENC
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR:ENC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    Encoder mode enable
The ENC bit controls the Encoder mode
Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Encoder mode disabled<br><strong>0x1: B_0x1</strong>: Encoder mode enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM2:LPTIM_CR"></a>
              LPTIM_CR
              <a class=headerlink href="#LPTIM2:LPTIM_CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control Register</p>
            <p>Offset: 0x10, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 20.0%"></div>
            </div>
            <p>
              <em>
                1/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=11 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CR:RSTARE">
                        
                        <span>
                        
                        RSTARE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CR:COUNTRST">
                        
                        <span>
                        
                        COUNTRST</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CR:CNTSTRT">
                        
                        <span>
                        
                        CNTSTRT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CR:SNGSTRT">
                        
                        <span>
                        
                        SNGSTRT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CR:ENABLE">
                        
                        <span class=doccol>
                        
                        ENABLE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM2-LPTIM_CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CR:ENABLE">
                    </a>
                    ENABLE
                    <a class=headerlink href="#LPTIM2:LPTIM_CR:ENABLE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    LPTIM enable
The ENABLE bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LPTIM is disabled<br><strong>0x1: B_0x1</strong>: LPTIM is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CR:SNGSTRT">
                    </a>
                    SNGSTRT
                    <a class=headerlink href="#LPTIM2:LPTIM_CR:SNGSTRT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    LPTIM start in Single mode
This bit is set by software and cleared by hardware.
In case of software start (TRIGEN[1:0] = '00â), setting this bit starts the LPTIM in single pulse mode.
If the software start is disabled (TRIGEN[1:0] different than '00â), setting this bit starts the LPTIM in single pulse mode as soon as an external trigger is detected.
If this bit is set when the LPTIM is in continuous counting mode, then the LPTIM will stop at the following match between LPTIM_ARR and LPTIM_CNT registers.
This bit can only be set when the LPTIM is enabled. It will be automatically reset by hardware..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CR:CNTSTRT">
                    </a>
                    CNTSTRT
                    <a class=headerlink href="#LPTIM2:LPTIM_CR:CNTSTRT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Timer start in Continuous mode
This bit is set by software and cleared by hardware.
In case of software start (TRIGEN[1:0] = '00â), setting this bit starts the LPTIM in Continuous mode.
If the software start is disabled (TRIGEN[1:0] different than '00â), setting this bit starts the timer in Continuous mode as soon as an external trigger is detected.
If this bit is set when a single pulse mode counting is ongoing, then the timer will not stop at the next match between the LPTIM_ARR and LPTIM_CNT registers and the LPTIM counter keeps counting in Continuous mode.
This bit can be set only when the LPTIM is enabled. It will be automatically reset by hardware..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CR:COUNTRST">
                    </a>
                    COUNTRST
                    <a class=headerlink href="#LPTIM2:LPTIM_CR:COUNTRST">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Counter reset
This bit is set by software and cleared by hardware. When set to '1' this bit will trigger a synchronous reset of the LPTIM_CNT counter register. Due to the synchronous nature of this reset, it only takes place after a synchronization delay of 3 LPTimer core clock cycles (LPTimer core clock may be different from APB clock).
COUNTRST must never be set to '1' by software before it is already cleared to '0' by hardware. Software should consequently check that COUNTRST bit is already cleared to '0' before attempting to set it to '1'..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CR:RSTARE">
                    </a>
                    RSTARE
                    <a class=headerlink href="#LPTIM2:LPTIM_CR:RSTARE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Reset after read enable
This bit is set and cleared by software. When RSTARE is set to '1', any read access to LPTIM_CNT register will asynchronously reset LPTIM_CNT register content..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM2:LPTIM_CMP"></a>
              LPTIM_CMP
              <a class=headerlink href="#LPTIM2:LPTIM_CMP">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Compare Register</p>
            <p>Offset: 0x14, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CMP:CMP">
                        
                        <span>
                        
                        CMP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM2-LPTIM_CMP-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CMP:CMP">
                    </a>
                    CMP
                    <a class=headerlink href="#LPTIM2:LPTIM_CMP:CMP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Compare value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM2:LPTIM_ARR"></a>
              LPTIM_ARR
              <a class=headerlink href="#LPTIM2:LPTIM_ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Autoreload Register</p>
            <p>Offset: 0x18, reset: 0x00000001, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM2-LPTIM_ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#LPTIM2:LPTIM_ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Auto reload value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM2:LPTIM_CNT"></a>
              LPTIM_CNT
              <a class=headerlink href="#LPTIM2:LPTIM_CNT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Counter Register</p>
            <p>Offset: 0x1C, reset: 0x00000000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CNT:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM2-LPTIM_CNT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CNT:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#LPTIM2:LPTIM_CNT:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Counter value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="LPTIM2:LPTIM_CFGR2"></a>
              LPTIM_CFGR2
              <a class=headerlink href="#LPTIM2:LPTIM_CFGR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>LPTIM configuration register 2</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=10 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR2:IN2SEL">
                        
                        <span class=doccol>
                        
                        IN2SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#LPTIM2:LPTIM_CFGR2:IN1SEL">
                        
                        <span class=doccol>
                        
                        IN1SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="LPTIM2-LPTIM_CFGR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR2:IN1SEL">
                    </a>
                    IN1SEL
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR2:IN1SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    LPTIM input 1 selection
The IN1SEL bits control the LPTIM Input 1 multiplexer, which connects LPTIM Input 1 to one of the available inputs.
For connection details refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: lptim_in1_mux0<br><strong>0x1: B_0x1</strong>: lptim_in1_mux1<br><strong>0x2: B_0x2</strong>: lptim_in1_mux2<br><strong>0x3: B_0x3</strong>: lptim_in1_mux3<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="LPTIM2:LPTIM_CFGR2:IN2SEL">
                    </a>
                    IN2SEL
                    <a class=headerlink href="#LPTIM2:LPTIM_CFGR2:IN2SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-5:
                    
                    LPTIM input 2 selection
The IN2SEL bits control the LPTIM Input 2 multiplexer, which connect LPTIM Input 2 to one of the available inputs.
For connection details refer to .
Note: If the LPTIM does not support encoder mode feature, these bits are reserved. Please refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: lptim_in2_mux0<br><strong>0x1: B_0x1</strong>: lptim_in2_mux1<br><strong>0x2: B_0x2</strong>: lptim_in2_mux2<br><strong>0x3: B_0x3</strong>: lptim_in2_mux3<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="TIM1"></a>
        TIM1
        <a class=headerlink href="#TIM1">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40012C00: Advanced-timers</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 55.78947368421053%"></div>
      </div>
      <p>
        <em>
          106/190
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="TIM1-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CR1"></a>
              CR1
              <a class=headerlink href="#TIM1:CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 1</p>
            <p>Offset: 0x0, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                9/9
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR1:UIFREMAP">
                        
                        <span class=doccol>
                        
                        UIFREMAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CR1:CKD">
                        
                        <span class=doccol>
                        
                        CKD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR1:ARPE">
                        
                        <span class=doccol>
                        
                        ARPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CR1:CMS">
                        
                        <span class=doccol>
                        
                        CMS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR1:DIR">
                        
                        <span class=doccol>
                        
                        DIR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR1:OPM">
                        
                        <span class=doccol>
                        
                        OPM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR1:URS">
                        
                        <span class=doccol>
                        
                        URS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR1:UDIS">
                        
                        <span class=doccol>
                        
                        UDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR1:CEN">
                        
                        <span class=doccol>
                        
                        CEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR1:CEN">
                    </a>
                    CEN
                    <a class=headerlink href="#TIM1:CR1:CEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Counter enable
Note: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter disabled<br><strong>0x1: B_0x1</strong>: Counter enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR1:UDIS">
                    </a>
                    UDIS
                    <a class=headerlink href="#TIM1:CR1:UDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller
Buffered registers are then loaded with their preload values..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UEV enabled. The Update (UEV) event is generated by one of the following events:<br><strong>0x1: B_0x1</strong>: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR1:URS">
                    </a>
                    URS
                    <a class=headerlink href="#TIM1:CR1:URS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Update request source
This bit is set and cleared by software to select the UEV event sources.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Any of the following events generate an update interrupt or DMA request if enabled. These events can be: <br><strong>0x1: B_0x1</strong>: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR1:OPM">
                    </a>
                    OPM
                    <a class=headerlink href="#TIM1:CR1:OPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    One pulse mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter is not stopped at update event<br><strong>0x1: B_0x1</strong>: Counter stops counting at the next update event (clearing the bit CEN)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR1:DIR">
                    </a>
                    DIR
                    <a class=headerlink href="#TIM1:CR1:DIR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Direction
Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter used as upcounter<br><strong>0x1: B_0x1</strong>: Counter used as downcounter<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR1:CMS">
                    </a>
                    CMS
                    <a class=headerlink href="#TIM1:CR1:CMS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 5-6:
                    
                    Center-aligned mode selection
Note: Switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1) is not allowed.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).<br><strong>0x1: B_0x1</strong>: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.<br><strong>0x2: B_0x2</strong>: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.<br><strong>0x3: B_0x3</strong>: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR1:ARPE">
                    </a>
                    ARPE
                    <a class=headerlink href="#TIM1:CR1:ARPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Auto-reload preload enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_ARR register is not buffered<br><strong>0x1: B_0x1</strong>: TIMx_ARR register is buffered<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR1:CKD">
                    </a>
                    CKD
                    <a class=headerlink href="#TIM1:CR1:CKD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Clock division
This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters (ETR, TIx):
Note: tDTS = 1/fDTS, tCK_INT = 1/fCK_INT..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: tDTS=tCK_INT<br><strong>0x1: B_0x1</strong>: tDTS=2*tCK_INT<br><strong>0x2: B_0x2</strong>: tDTS=4*tCK_INT<br><strong>0x3: B_0x3</strong>: Reserved, do not program this value<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR1:UIFREMAP">
                    </a>
                    UIFREMAP
                    <a class=headerlink href="#TIM1:CR1:UIFREMAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    UIF status bit remapping.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.<br><strong>0x1: B_0x1</strong>: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CR2"></a>
              CR2
              <a class=headerlink href="#TIM1:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 2</p>
            <p>Offset: 0x4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 53.333333333333336%"></div>
            </div>
            <p>
              <em>
                8/15
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:CR2:MMS2">
                        
                        <span class=doccol>
                        
                        MMS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:OIS6">
                        
                        <span>
                        
                        OIS6</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:OIS5">
                        
                        <span>
                        
                        OIS5</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:OIS4">
                        
                        <span>
                        
                        OIS4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:OIS3N">
                        
                        <span>
                        
                        OIS3N</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:OIS3">
                        
                        <span>
                        
                        OIS3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:OIS2N">
                        
                        <span>
                        
                        OIS2N</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:OIS2">
                        
                        <span>
                        
                        OIS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:OIS1N">
                        
                        <span class=doccol>
                        
                        OIS1N</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:OIS1">
                        
                        <span class=doccol>
                        
                        OIS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:TI1S">
                        
                        <span class=doccol>
                        
                        TI1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM1:CR2:MMS">
                        
                        <span class=doccol>
                        
                        MMS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:CCDS">
                        
                        <span class=doccol>
                        
                        CCDS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:CCUS">
                        
                        <span class=doccol>
                        
                        CCUS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CR2:CCPC">
                        
                        <span class=doccol>
                        
                        CCPC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:CCPC">
                    </a>
                    CCPC
                    <a class=headerlink href="#TIM1:CR2:CCPC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/compare preloaded control
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCxE, CCxNE and OCxM bits are not preloaded<br><strong>0x1: B_0x1</strong>: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when a commutation event (COM) occurs (COMG bit set or rising edge detected on TRGI, depending on the CCUS bit).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:CCUS">
                    </a>
                    CCUS
                    <a class=headerlink href="#TIM1:CR2:CCUS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/compare control update selection
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only<br><strong>0x1: B_0x1</strong>: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:CCDS">
                    </a>
                    CCDS
                    <a class=headerlink href="#TIM1:CR2:CCDS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/compare DMA selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCx DMA request sent when CCx event occurs<br><strong>0x1: B_0x1</strong>: CCx DMA requests sent when update event occurs<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:MMS">
                    </a>
                    MMS
                    <a class=headerlink href="#TIM1:CR2:MMS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Master mode selection
These bits allow selected information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:
Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.<br><strong>0x1: B_0x1</strong>: Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enable. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).<br><strong>0x2: B_0x2</strong>: Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.<br><strong>0x3: B_0x3</strong>: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO).<br><strong>0x4: B_0x4</strong>: Compare - OC1REFC signal is used as trigger output (TRGO)<br><strong>0x5: B_0x5</strong>: Compare - OC2REFC signal is used as trigger output (TRGO)<br><strong>0x6: B_0x6</strong>: Compare - OC3REFC signal is used as trigger output (TRGO)<br><strong>0x7: B_0x7</strong>: Compare - OC4REFC signal is used as trigger output (TRGO)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:TI1S">
                    </a>
                    TI1S
                    <a class=headerlink href="#TIM1:CR2:TI1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    TI1 selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The TIMx_CH1 pin is connected to TI1 input<br><strong>0x1: B_0x1</strong>: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:OIS1">
                    </a>
                    OIS1
                    <a class=headerlink href="#TIM1:CR2:OIS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Output Idle state 1 (OC1 output)
Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0<br><strong>0x1: B_0x1</strong>: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:OIS1N">
                    </a>
                    OIS1N
                    <a class=headerlink href="#TIM1:CR2:OIS1N">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Output Idle state 1 (OC1N output)
Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1N=0 after a dead-time when MOE=0<br><strong>0x1: B_0x1</strong>: OC1N=1 after a dead-time when MOE=0<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:OIS2">
                    </a>
                    OIS2
                    <a class=headerlink href="#TIM1:CR2:OIS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Output Idle state 2 (OC2 output)
Refer to OIS1 bit.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:OIS2N">
                    </a>
                    OIS2N
                    <a class=headerlink href="#TIM1:CR2:OIS2N">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Output Idle state 2 (OC2N output)
Refer to OIS1N bit.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:OIS3">
                    </a>
                    OIS3
                    <a class=headerlink href="#TIM1:CR2:OIS3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Output Idle state 3 (OC3 output)
Refer to OIS1 bit.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:OIS3N">
                    </a>
                    OIS3N
                    <a class=headerlink href="#TIM1:CR2:OIS3N">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Output Idle state 3 (OC3N output)
Refer to OIS1N bit.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:OIS4">
                    </a>
                    OIS4
                    <a class=headerlink href="#TIM1:CR2:OIS4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Output Idle state 4 (OC4 output)
Refer to OIS1 bit.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:OIS5">
                    </a>
                    OIS5
                    <a class=headerlink href="#TIM1:CR2:OIS5">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Output Idle state 5 (OC5 output)
Refer to OIS1 bit.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:OIS6">
                    </a>
                    OIS6
                    <a class=headerlink href="#TIM1:CR2:OIS6">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Output Idle state 6 (OC6 output)
Refer to OIS1 bit.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CR2:MMS2">
                    </a>
                    MMS2
                    <a class=headerlink href="#TIM1:CR2:MMS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-23:
                    
                    Master mode selection 2
These bits allow the information to be sent to ADC for synchronization (TRGO2) to be selected. The combination is as follows:
Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO2). If the reset is generated by the trigger input (slave mode controller configured in reset mode), the signal on TRGO2 is delayed compared to the actual reset.<br><strong>0x1: B_0x1</strong>: Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO2). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between the CEN control bit and the trigger input when configured in Gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO2, except if the Master/Slave mode is selected (see the MSM bit description in TIMx_SMCR register).<br><strong>0x2: B_0x2</strong>: Update - the update event is selected as trigger output (TRGO2). For instance, a master timer can then be used as a prescaler for a slave timer.<br><strong>0x3: B_0x3</strong>: Compare pulse - the trigger output sends a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or compare match occurs (TRGO2).<br><strong>0x4: B_0x4</strong>: Compare - OC1REFC signal is used as trigger output (TRGO2)<br><strong>0x5: B_0x5</strong>: Compare - OC2REFC signal is used as trigger output (TRGO2)<br><strong>0x6: B_0x6</strong>: Compare - OC3REFC signal is used as trigger output (TRGO2)<br><strong>0x7: B_0x7</strong>: Compare - OC4REFC signal is used as trigger output (TRGO2)<br><strong>0x8: B_0x8</strong>: Compare - OC5REFC signal is used as trigger output (TRGO2)<br><strong>0x9: B_0x9</strong>: Compare - OC6REFC signal is used as trigger output (TRGO2)<br><strong>0xA: B_0xA</strong>: Compare Pulse - OC4REFC rising or falling edges generate pulses on TRGO2<br><strong>0xB: B_0xB</strong>: Compare Pulse - OC6REFC rising or falling edges generate pulses on TRGO2<br><strong>0xC: B_0xC</strong>: Compare Pulse - OC4REFC or OC6REFC rising edges generate pulses on TRGO2<br><strong>0xD: B_0xD</strong>: Compare Pulse - OC4REFC rising or OC6REFC falling edges generate pulses on TRGO2<br><strong>0xE: B_0xE</strong>: Compare Pulse - OC5REFC or OC6REFC rising edges generate pulses on TRGO2<br><strong>0xF: B_0xF</strong>: Compare Pulse - OC5REFC rising or OC6REFC falling edges generate pulses on TRGO2<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:SMCR"></a>
              SMCR
              <a class=headerlink href="#TIM1:SMCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>slave mode control register</p>
            <p>Offset: 0x8, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 60.0%"></div>
            </div>
            <p>
              <em>
                6/10
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=10 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:TS2">
                        
                        <span>
                        
                        TS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:SMS2">
                        
                        <span>
                        
                        SMS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:ETP">
                        
                        <span class=doccol>
                        
                        ETP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:ECE">
                        
                        <span class=doccol>
                        
                        ECE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:ETPS">
                        
                        <span class=doccol>
                        
                        ETPS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:ETF">
                        
                        <span class=doccol>
                        
                        ETF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:MSM">
                        
                        <span class=doccol>
                        
                        MSM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:TS1">
                        
                        <span>
                        
                        TS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:OCCS">
                        
                        <span class=doccol>
                        
                        OCCS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM1:SMCR:SMS1">
                        
                        <span>
                        
                        SMS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-SMCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:SMS1">
                    </a>
                    SMS1
                    <a class=headerlink href="#TIM1:SMCR:SMS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-2:
                    
                    Slave mode selection
When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.
Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.
Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:OCCS">
                    </a>
                    OCCS
                    <a class=headerlink href="#TIM1:SMCR:OCCS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    OCREF clear selection
This bit is used to select the OCREF clear source..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OCREF_CLR_INT is connected to COMP1 or COMP2 output depending on TIM1_OR1.OCREF_CLR<br><strong>0x1: B_0x1</strong>: OCREF_CLR_INT is connected to ETRF<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:TS1">
                    </a>
                    TS1
                    <a class=headerlink href="#TIM1:SMCR:TS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Trigger selection
This bit-field selects the trigger input to be used to synchronize the counter.
Others: Reserved
See  for more details on ITRx meaning for each Timer.
Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:MSM">
                    </a>
                    MSM
                    <a class=headerlink href="#TIM1:SMCR:MSM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Master/slave mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:ETF">
                    </a>
                    ETF
                    <a class=headerlink href="#TIM1:SMCR:ETF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    External trigger filter
This bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, sampling is done at fDTS<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:ETPS">
                    </a>
                    ETPS
                    <a class=headerlink href="#TIM1:SMCR:ETPS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-13:
                    
                    External trigger prescaler
External trigger signal ETRP frequency must be at most 1/4 of fCK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Prescaler OFF<br><strong>0x1: B_0x1</strong>: ETRP frequency divided by 2<br><strong>0x2: B_0x2</strong>: ETRP frequency divided by 4<br><strong>0x3: B_0x3</strong>: ETRP frequency divided by 8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:ECE">
                    </a>
                    ECE
                    <a class=headerlink href="#TIM1:SMCR:ECE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    External clock enable
This bit enables External clock mode 2.
Note: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).
It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).
If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: External clock mode 2 disabled<br><strong>0x1: B_0x1</strong>: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:ETP">
                    </a>
                    ETP
                    <a class=headerlink href="#TIM1:SMCR:ETP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    External trigger polarity
This bit selects whether ETR or ETR is used for trigger operations.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ETR is non-inverted, active at high level or rising edge.<br><strong>0x1: B_0x1</strong>: ETR is inverted, active at low level or falling edge.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:SMS2">
                    </a>
                    SMS2
                    <a class=headerlink href="#TIM1:SMCR:SMS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Slave mode selection
When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.
Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.
Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SMCR:TS2">
                    </a>
                    TS2
                    <a class=headerlink href="#TIM1:SMCR:TS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-21:
                    
                    Trigger selection
This bit-field selects the trigger input to be used to synchronize the counter.
Others: Reserved
See  for more details on ITRx meaning for each Timer.
Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:DIER"></a>
              DIER
              <a class=headerlink href="#TIM1:DIER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA/Interrupt enable register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                15/15
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:TDE">
                        
                        <span class=doccol>
                        
                        TDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:COMDE">
                        
                        <span class=doccol>
                        
                        COMDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:CC4DE">
                        
                        <span class=doccol>
                        
                        CC4DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:CC3DE">
                        
                        <span class=doccol>
                        
                        CC3DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:CC2DE">
                        
                        <span class=doccol>
                        
                        CC2DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:CC1DE">
                        
                        <span class=doccol>
                        
                        CC1DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:UDE">
                        
                        <span class=doccol>
                        
                        UDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:BIE">
                        
                        <span class=doccol>
                        
                        BIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:TIE">
                        
                        <span class=doccol>
                        
                        TIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:COMIE">
                        
                        <span class=doccol>
                        
                        COMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:CC4IE">
                        
                        <span class=doccol>
                        
                        CC4IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:CC3IE">
                        
                        <span class=doccol>
                        
                        CC3IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:CC2IE">
                        
                        <span class=doccol>
                        
                        CC2IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:CC1IE">
                        
                        <span class=doccol>
                        
                        CC1IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:DIER:UIE">
                        
                        <span class=doccol>
                        
                        UIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-DIER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:UIE">
                    </a>
                    UIE
                    <a class=headerlink href="#TIM1:DIER:UIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update interrupt disabled<br><strong>0x1: B_0x1</strong>: Update interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:CC1IE">
                    </a>
                    CC1IE
                    <a class=headerlink href="#TIM1:DIER:CC1IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 interrupt disabled<br><strong>0x1: B_0x1</strong>: CC1 interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:CC2IE">
                    </a>
                    CC2IE
                    <a class=headerlink href="#TIM1:DIER:CC2IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 interrupt disabled<br><strong>0x1: B_0x1</strong>: CC2 interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:CC3IE">
                    </a>
                    CC3IE
                    <a class=headerlink href="#TIM1:DIER:CC3IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 3 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC3 interrupt disabled<br><strong>0x1: B_0x1</strong>: CC3 interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:CC4IE">
                    </a>
                    CC4IE
                    <a class=headerlink href="#TIM1:DIER:CC4IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 4 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC4 interrupt disabled<br><strong>0x1: B_0x1</strong>: CC4 interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:COMIE">
                    </a>
                    COMIE
                    <a class=headerlink href="#TIM1:DIER:COMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    COM interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COM interrupt disabled<br><strong>0x1: B_0x1</strong>: COM interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:TIE">
                    </a>
                    TIE
                    <a class=headerlink href="#TIM1:DIER:TIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Trigger interrupt disabled<br><strong>0x1: B_0x1</strong>: Trigger interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:BIE">
                    </a>
                    BIE
                    <a class=headerlink href="#TIM1:DIER:BIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break interrupt disabled<br><strong>0x1: B_0x1</strong>: Break interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:UDE">
                    </a>
                    UDE
                    <a class=headerlink href="#TIM1:DIER:UDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Update DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update DMA request disabled<br><strong>0x1: B_0x1</strong>: Update DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:CC1DE">
                    </a>
                    CC1DE
                    <a class=headerlink href="#TIM1:DIER:CC1DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 DMA request disabled<br><strong>0x1: B_0x1</strong>: CC1 DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:CC2DE">
                    </a>
                    CC2DE
                    <a class=headerlink href="#TIM1:DIER:CC2DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Capture/Compare 2 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 DMA request disabled<br><strong>0x1: B_0x1</strong>: CC2 DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:CC3DE">
                    </a>
                    CC3DE
                    <a class=headerlink href="#TIM1:DIER:CC3DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Capture/Compare 3 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC3 DMA request disabled<br><strong>0x1: B_0x1</strong>: CC3 DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:CC4DE">
                    </a>
                    CC4DE
                    <a class=headerlink href="#TIM1:DIER:CC4DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Capture/Compare 4 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC4 DMA request disabled<br><strong>0x1: B_0x1</strong>: CC4 DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:COMDE">
                    </a>
                    COMDE
                    <a class=headerlink href="#TIM1:DIER:COMDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    COM DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COM DMA request disabled<br><strong>0x1: B_0x1</strong>: COM DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DIER:TDE">
                    </a>
                    TDE
                    <a class=headerlink href="#TIM1:DIER:TDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Trigger DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Trigger DMA request disabled<br><strong>0x1: B_0x1</strong>: Trigger DMA request enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:SR"></a>
              SR
              <a class=headerlink href="#TIM1:SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>status register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                8/16
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=14 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC6IF">
                        
                        <span>
                        
                        CC6IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC5IF">
                        
                        <span>
                        
                        CC5IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:SBIF">
                        
                        <span class=doccol>
                        
                        SBIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC4OF">
                        
                        <span>
                        
                        CC4OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC3OF">
                        
                        <span>
                        
                        CC3OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC2OF">
                        
                        <span>
                        
                        CC2OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC1OF">
                        
                        <span class=doccol>
                        
                        CC1OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:B2IF">
                        
                        <span class=doccol>
                        
                        B2IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:BIF">
                        
                        <span class=doccol>
                        
                        BIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:TIF">
                        
                        <span class=doccol>
                        
                        TIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:COMIF">
                        
                        <span class=doccol>
                        
                        COMIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC4IF">
                        
                        <span>
                        
                        CC4IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC3IF">
                        
                        <span>
                        
                        CC3IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC2IF">
                        
                        <span>
                        
                        CC2IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:CC1IF">
                        
                        <span class=doccol>
                        
                        CC1IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:SR:UIF">
                        
                        <span class=doccol>
                        
                        UIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:UIF">
                    </a>
                    UIF
                    <a class=headerlink href="#TIM1:SR:UIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
At overflow or underflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by a trigger event (refer to control register (TIM1_SMCRTIMx_SMCR)N/A), if URS=0 and UDIS=0 in the TIMx_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No update occurred.<br><strong>0x1: B_0x1</strong>: Update interrupt pending. This bit is set by hardware when the registers are updated:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC1IF">
                    </a>
                    CC1IF
                    <a class=headerlink href="#TIM1:SR:CC1IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
If channel CC1 is configured as output: this flag is set when he content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.
If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No compare match / No input capture occurred<br><strong>0x1: B_0x1</strong>: A compare match or an input capture occurred.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC2IF">
                    </a>
                    CC2IF
                    <a class=headerlink href="#TIM1:SR:CC2IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 interrupt flag
Refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC3IF">
                    </a>
                    CC3IF
                    <a class=headerlink href="#TIM1:SR:CC3IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 3 interrupt flag
Refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC4IF">
                    </a>
                    CC4IF
                    <a class=headerlink href="#TIM1:SR:CC4IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 4 interrupt flag
Refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:COMIF">
                    </a>
                    COMIF
                    <a class=headerlink href="#TIM1:SR:COMIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    COM interrupt flag
This flag is set by hardware on COM event (when Capture/compare Control bits - CCxE, CCxNE, OCxM - have been updated). It is cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No COM event occurred.<br><strong>0x1: B_0x1</strong>: COM interrupt pending.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:TIF">
                    </a>
                    TIF
                    <a class=headerlink href="#TIM1:SR:TIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger interrupt flag
This flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No trigger event occurred.<br><strong>0x1: B_0x1</strong>: Trigger interrupt pending.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:BIF">
                    </a>
                    BIF
                    <a class=headerlink href="#TIM1:SR:BIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break interrupt flag
This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No break event occurred.<br><strong>0x1: B_0x1</strong>: An active level has been detected on the break input. An interrupt is generated if BIE=1 in the TIMx_DIER register.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:B2IF">
                    </a>
                    B2IF
                    <a class=headerlink href="#TIM1:SR:B2IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Break 2 interrupt flag
This flag is set by hardware as soon as the break 2 input goes active. It can be cleared by software if the break 2 input is not active..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No break event occurred.<br><strong>0x1: B_0x1</strong>: An active level has been detected on the break 2 input. An interrupt is generated if BIE=1 in the TIMx_DIER register.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC1OF">
                    </a>
                    CC1OF
                    <a class=headerlink href="#TIM1:SR:CC1OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0â..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overcapture has been detected.<br><strong>0x1: B_0x1</strong>: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC2OF">
                    </a>
                    CC2OF
                    <a class=headerlink href="#TIM1:SR:CC2OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Capture/Compare 2 overcapture flag
Refer to CC1OF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC3OF">
                    </a>
                    CC3OF
                    <a class=headerlink href="#TIM1:SR:CC3OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Capture/Compare 3 overcapture flag
Refer to CC1OF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC4OF">
                    </a>
                    CC4OF
                    <a class=headerlink href="#TIM1:SR:CC4OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Capture/Compare 4 overcapture flag
Refer to CC1OF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:SBIF">
                    </a>
                    SBIF
                    <a class=headerlink href="#TIM1:SR:SBIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    System Break interrupt flag
This flag is set by hardware as soon as the system break input goes active. It can be cleared by software if the system break input is not active.
This flag must be reset to re-start PWM operation..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No break event occurred.<br><strong>0x1: B_0x1</strong>: An active level has been detected on the system break input. An interrupt is generated if BIE=1 in the TIMx_DIER register.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC5IF">
                    </a>
                    CC5IF
                    <a class=headerlink href="#TIM1:SR:CC5IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Compare 5 interrupt flag
Refer to CC1IF description (Note: Channel 5 can only be configured as output).</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:SR:CC6IF">
                    </a>
                    CC6IF
                    <a class=headerlink href="#TIM1:SR:CC6IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Compare 6 interrupt flag
Refer to CC1IF description (Note: Channel 6 can only be configured as output).</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:EGR"></a>
              EGR
              <a class=headerlink href="#TIM1:EGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>event generation register</p>
            <p>Offset: 0x14, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 66.66666666666667%"></div>
            </div>
            <p>
              <em>
                6/9
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:EGR:B2G">
                        
                        <span class=doccol>
                        
                        B2G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:EGR:BG">
                        
                        <span class=doccol>
                        
                        BG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:EGR:TG">
                        
                        <span class=doccol>
                        
                        TG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:EGR:COMG">
                        
                        <span class=doccol>
                        
                        COMG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:EGR:CC4G">
                        
                        <span>
                        
                        CC4G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:EGR:CC3G">
                        
                        <span>
                        
                        CC3G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:EGR:CC2G">
                        
                        <span>
                        
                        CC2G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:EGR:CC1G">
                        
                        <span class=doccol>
                        
                        CC1G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:EGR:UG">
                        
                        <span class=doccol>
                        
                        UG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-EGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:EGR:UG">
                    </a>
                    UG
                    <a class=headerlink href="#TIM1:EGR:UG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update generation
This bit can be set by software, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: Reinitialize the counter and generates an update of the registers. The prescaler internal counter is also cleared (the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:EGR:CC1G">
                    </a>
                    CC1G
                    <a class=headerlink href="#TIM1:EGR:CC1G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
If channel CC1 is configured as output:
CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
If channel CC1 is configured as input:
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: A capture/compare event is generated on channel 1:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:EGR:CC2G">
                    </a>
                    CC2G
                    <a class=headerlink href="#TIM1:EGR:CC2G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:EGR:CC3G">
                    </a>
                    CC3G
                    <a class=headerlink href="#TIM1:EGR:CC3G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 3 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:EGR:CC4G">
                    </a>
                    CC4G
                    <a class=headerlink href="#TIM1:EGR:CC4G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 4 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:EGR:COMG">
                    </a>
                    COMG
                    <a class=headerlink href="#TIM1:EGR:COMG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Capture/Compare control update generation
This bit can be set by software, it is automatically cleared by hardware
Note: This bit acts only on channels having a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: When CCPC bit is set, it allows CCxE, CCxNE and OCxM bits to be updated.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:EGR:TG">
                    </a>
                    TG
                    <a class=headerlink href="#TIM1:EGR:TG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:EGR:BG">
                    </a>
                    BG
                    <a class=headerlink href="#TIM1:EGR:BG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:EGR:B2G">
                    </a>
                    B2G
                    <a class=headerlink href="#TIM1:EGR:B2G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Break 2 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: A break 2 event is generated. MOE bit is cleared and B2IF flag is set. Related interrupt can occur if enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCMR1_Input"></a>
              CCMR1_Input
              <a class=headerlink href="#TIM1:CCMR1_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 1 (output
          mode)</p>
            <p>Offset: 0x18, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 66.66666666666667%"></div>
            </div>
            <p>
              <em>
                4/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:CCMR1_Input:IC2F">
                        
                        <span>
                        
                        IC2F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CCMR1_Input:IC2PSC">
                        
                        <span>
                        
                        IC2PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CCMR1_Input:CC2S">
                        
                        <span class=doccol>
                        
                        CC2S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:CCMR1_Input:IC1F">
                        
                        <span class=doccol>
                        
                        IC1F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CCMR1_Input:IC1PSC">
                        
                        <span class=doccol>
                        
                        IC1PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CCMR1_Input:CC1S">
                        
                        <span class=doccol>
                        
                        CC1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCMR1_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR1_Input:CC1S">
                    </a>
                    CC1S
                    <a class=headerlink href="#TIM1:CCMR1_Input:CC1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/Compare 1 Selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC1S bits are writable only when the channel is OFF (CC1E = '0â in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC1 channel is configured as input, IC1 is mapped on TI1<br><strong>0x2: B_0x2</strong>: CC1 channel is configured as input, IC1 is mapped on TI2<br><strong>0x3: B_0x3</strong>: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR1_Input:IC1PSC">
                    </a>
                    IC1PSC
                    <a class=headerlink href="#TIM1:CCMR1_Input:IC1PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 1 prescaler
This bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E=â0â (TIMx_CCER register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no prescaler, capture is done each time an edge is detected on the capture input<br><strong>0x1: B_0x1</strong>: capture is done once every 2 events<br><strong>0x2: B_0x2</strong>: capture is done once every 4 events<br><strong>0x3: B_0x3</strong>: capture is done once every 8 events<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR1_Input:IC1F">
                    </a>
                    IC1F
                    <a class=headerlink href="#TIM1:CCMR1_Input:IC1F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 1 filter
This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, sampling is done at fDTS<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR1_Input:CC2S">
                    </a>
                    CC2S
                    <a class=headerlink href="#TIM1:CCMR1_Input:CC2S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Capture/Compare 2 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC2S bits are writable only when the channel is OFF (CC2E = '0â in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC2 channel is configured as input, IC2 is mapped on TI2<br><strong>0x2: B_0x2</strong>: CC2 channel is configured as input, IC2 is mapped on TI1<br><strong>0x3: B_0x3</strong>: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR1_Input:IC2PSC">
                    </a>
                    IC2PSC
                    <a class=headerlink href="#TIM1:CCMR1_Input:IC2PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 10-11:
                    
                    Input capture 2 prescaler
Refer to IC1PSC[1:0] description..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR1_Input:IC2F">
                    </a>
                    IC2F
                    <a class=headerlink href="#TIM1:CCMR1_Input:IC2F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-15:
                    
                    Input capture 2 filter
Refer to IC1F[3:0] description..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCMR2_Input"></a>
              CCMR2_Input
              <a class=headerlink href="#TIM1:CCMR2_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 2 (output
          mode)</p>
            <p>Offset: 0x1C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 33.333333333333336%"></div>
            </div>
            <p>
              <em>
                2/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:CCMR2_Input:IC4F">
                        
                        <span>
                        
                        IC4F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CCMR2_Input:IC4PSC">
                        
                        <span>
                        
                        IC4PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CCMR2_Input:CC4S">
                        
                        <span class=doccol>
                        
                        CC4S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:CCMR2_Input:IC3F">
                        
                        <span>
                        
                        IC3F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CCMR2_Input:IC3PSC">
                        
                        <span>
                        
                        IC3PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:CCMR2_Input:CC3S">
                        
                        <span class=doccol>
                        
                        CC3S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCMR2_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR2_Input:CC3S">
                    </a>
                    CC3S
                    <a class=headerlink href="#TIM1:CCMR2_Input:CC3S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/compare 3 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC3S bits are writable only when the channel is OFF (CC3E = '0â in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC3 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC3 channel is configured as input, IC3 is mapped on TI3<br><strong>0x2: B_0x2</strong>: CC3 channel is configured as input, IC3 is mapped on TI4<br><strong>0x3: B_0x3</strong>: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR2_Input:IC3PSC">
                    </a>
                    IC3PSC
                    <a class=headerlink href="#TIM1:CCMR2_Input:IC3PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 3 prescaler
Refer to IC1PSC[1:0] description..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR2_Input:IC3F">
                    </a>
                    IC3F
                    <a class=headerlink href="#TIM1:CCMR2_Input:IC3F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 3 filter
Refer to IC1F[3:0] description..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR2_Input:CC4S">
                    </a>
                    CC4S
                    <a class=headerlink href="#TIM1:CCMR2_Input:CC4S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Capture/Compare 4 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC4S bits are writable only when the channel is OFF (CC4E = '0â in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC4 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC4 channel is configured as input, IC4 is mapped on TI4<br><strong>0x2: B_0x2</strong>: CC4 channel is configured as input, IC4 is mapped on TI3<br><strong>0x3: B_0x3</strong>: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR2_Input:IC4PSC">
                    </a>
                    IC4PSC
                    <a class=headerlink href="#TIM1:CCMR2_Input:IC4PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 10-11:
                    
                    Input capture 4 prescaler
Refer to IC1PSC[1:0] description..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR2_Input:IC4F">
                    </a>
                    IC4F
                    <a class=headerlink href="#TIM1:CCMR2_Input:IC4F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-15:
                    
                    Input capture 4 filter
Refer to IC1F[3:0] description..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCER"></a>
              CCER
              <a class=headerlink href="#TIM1:CCER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare enable
          register</p>
            <p>Offset: 0x20, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 21.05263157894737%"></div>
            </div>
            <p>
              <em>
                4/19
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=10 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC6P">
                        
                        <span>
                        
                        CC6P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC6E">
                        
                        <span>
                        
                        CC6E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC5P">
                        
                        <span>
                        
                        CC5P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC5E">
                        
                        <span>
                        
                        CC5E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC4NP">
                        
                        <span>
                        
                        CC4NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC4P">
                        
                        <span>
                        
                        CC4P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC4E">
                        
                        <span>
                        
                        CC4E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC3NP">
                        
                        <span>
                        
                        CC3NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC3NE">
                        
                        <span>
                        
                        CC3NE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC3P">
                        
                        <span>
                        
                        CC3P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC3E">
                        
                        <span>
                        
                        CC3E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC2NP">
                        
                        <span>
                        
                        CC2NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC2NE">
                        
                        <span>
                        
                        CC2NE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC2P">
                        
                        <span>
                        
                        CC2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC2E">
                        
                        <span>
                        
                        CC2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC1NP">
                        
                        <span class=doccol>
                        
                        CC1NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC1NE">
                        
                        <span class=doccol>
                        
                        CC1NE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC1P">
                        
                        <span class=doccol>
                        
                        CC1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCER:CC1E">
                        
                        <span class=doccol>
                        
                        CC1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC1E">
                    </a>
                    CC1E
                    <a class=headerlink href="#TIM1:CCER:CC1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/Compare 1 output enable
When CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to  for details.
Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1E active bit takes the new value from the preloaded bit only when a Commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Capture mode disabled / OC1 is not active (see below)<br><strong>0x1: B_0x1</strong>: Capture mode enabled / OC1 signal is output on the corresponding output pin<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC1P">
                    </a>
                    CC1P
                    <a class=headerlink href="#TIM1:CCER:CC1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 output polarity
When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.
CC1NP=0, CC1P=0:	non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).
CC1NP=0, CC1P=1:	inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).
CC1NP=1, CC1P=1:	non-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.
CC1NP=1, CC1P=0:	The configuration is reserved, it must not be used.
Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)<br><strong>0x1: B_0x1</strong>: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC1NE">
                    </a>
                    CC1NE
                    <a class=headerlink href="#TIM1:CCER:CC1NE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 1 complementary output enable
On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NE active bit takes the new value from the preloaded bit only when a Commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.<br><strong>0x1: B_0x1</strong>: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC1NP">
                    </a>
                    CC1NP
                    <a class=headerlink href="#TIM1:CCER:CC1NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 1 complementary output polarity
CC1 channel configured as output:
CC1 channel configured as input:
This bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer to CC1P description.
Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (channel configured as output).
On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a Commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1N active high.<br><strong>0x1: B_0x1</strong>: OC1N active low.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC2E">
                    </a>
                    CC2E
                    <a class=headerlink href="#TIM1:CCER:CC2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 2 output enable
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC2P">
                    </a>
                    CC2P
                    <a class=headerlink href="#TIM1:CCER:CC2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Capture/Compare 2 output polarity
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC2NE">
                    </a>
                    CC2NE
                    <a class=headerlink href="#TIM1:CCER:CC2NE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Capture/Compare 2 complementary output enable
Refer to CC1NE description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC2NP">
                    </a>
                    CC2NP
                    <a class=headerlink href="#TIM1:CCER:CC2NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Capture/Compare 2 complementary output polarity
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC3E">
                    </a>
                    CC3E
                    <a class=headerlink href="#TIM1:CCER:CC3E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Capture/Compare 3 output enable
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC3P">
                    </a>
                    CC3P
                    <a class=headerlink href="#TIM1:CCER:CC3P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 3 output polarity
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC3NE">
                    </a>
                    CC3NE
                    <a class=headerlink href="#TIM1:CCER:CC3NE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Capture/Compare 3 complementary output enable
Refer to CC1NE description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC3NP">
                    </a>
                    CC3NP
                    <a class=headerlink href="#TIM1:CCER:CC3NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Capture/Compare 3 complementary output polarity
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC4E">
                    </a>
                    CC4E
                    <a class=headerlink href="#TIM1:CCER:CC4E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Capture/Compare 4 output enable
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC4P">
                    </a>
                    CC4P
                    <a class=headerlink href="#TIM1:CCER:CC4P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Capture/Compare 4 output polarity
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC4NP">
                    </a>
                    CC4NP
                    <a class=headerlink href="#TIM1:CCER:CC4NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Capture/Compare 4 complementary output polarity
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC5E">
                    </a>
                    CC5E
                    <a class=headerlink href="#TIM1:CCER:CC5E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Capture/Compare 5 output enable
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC5P">
                    </a>
                    CC5P
                    <a class=headerlink href="#TIM1:CCER:CC5P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Capture/Compare 5 output polarity
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC6E">
                    </a>
                    CC6E
                    <a class=headerlink href="#TIM1:CCER:CC6E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Capture/Compare 6 output enable
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCER:CC6P">
                    </a>
                    CC6P
                    <a class=headerlink href="#TIM1:CCER:CC6P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 21:
                    
                    Capture/Compare 6 output polarity
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CNT"></a>
              CNT
              <a class=headerlink href="#TIM1:CNT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>counter</p>
            <p>Offset: 0x24, reset: 0x00000000, access: Unspecified</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                1/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CNT:UIFCPY">
                        
                        <span>
                        
                        UIFCPY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:CNT:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CNT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CNT:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#TIM1:CNT:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Counter value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CNT:UIFCPY">
                    </a>
                    UIFCPY
                    <a class=headerlink href="#TIM1:CNT:UIFCPY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    UIF copy
This bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in the TIMxCR1 is reset, bit 31 is reserved and read at 0..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:PSC"></a>
              PSC
              <a class=headerlink href="#TIM1:PSC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>prescaler</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:PSC:PSC">
                        
                        <span>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-PSC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:PSC:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#TIM1:PSC:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value
The counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1).
PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in âreset modeâ)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:ARR"></a>
              ARR
              <a class=headerlink href="#TIM1:ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>auto-reload register</p>
            <p>Offset: 0x2C, reset: 0x0000FFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#TIM1:ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Auto-reload value
ARR is the value to be loaded in the actual auto-reload register.
Refer to the  for more details about ARR update and behavior.
The counter is blocked while the auto-reload value is null..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:RCR"></a>
              RCR
              <a class=headerlink href="#TIM1:RCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>repetition counter register</p>
            <p>Offset: 0x30, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:RCR:REP">
                        
                        <span>
                        
                        REP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-RCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:RCR:REP">
                    </a>
                    REP
                    <a class=headerlink href="#TIM1:RCR:REP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Repetition counter value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCR1"></a>
              CCR1
              <a class=headerlink href="#TIM1:CCR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 1</p>
            <p>Offset: 0x34, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:CCR1:CCR1">
                        
                        <span>
                        
                        CCR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCR1:CCR1">
                    </a>
                    CCR1
                    <a class=headerlink href="#TIM1:CCR1:CCR1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare 1 value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCR2"></a>
              CCR2
              <a class=headerlink href="#TIM1:CCR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 2</p>
            <p>Offset: 0x38, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:CCR2:CCR2">
                        
                        <span>
                        
                        CCR2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCR2:CCR2">
                    </a>
                    CCR2
                    <a class=headerlink href="#TIM1:CCR2:CCR2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare 2 value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCR3"></a>
              CCR3
              <a class=headerlink href="#TIM1:CCR3">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 3</p>
            <p>Offset: 0x3C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:CCR3:CCR3">
                        
                        <span>
                        
                        CCR3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCR3-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCR3:CCR3">
                    </a>
                    CCR3
                    <a class=headerlink href="#TIM1:CCR3:CCR3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCR4"></a>
              CCR4
              <a class=headerlink href="#TIM1:CCR4">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 4</p>
            <p>Offset: 0x40, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:CCR4:CCR4">
                        
                        <span>
                        
                        CCR4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCR4-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCR4:CCR4">
                    </a>
                    CCR4
                    <a class=headerlink href="#TIM1:CCR4:CCR4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:BDTR"></a>
              BDTR
              <a class=headerlink href="#TIM1:BDTR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>break and dead-time register</p>
            <p>Offset: 0x44, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 81.25%"></div>
            </div>
            <p>
              <em>
                13/16
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BK2BID">
                        
                        <span>
                        
                        BK2BID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BKBID">
                        
                        <span class=doccol>
                        
                        BKBID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BK2DSRM">
                        
                        <span>
                        
                        BK2DSRM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BKDSRM">
                        
                        <span class=doccol>
                        
                        BKDSRM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BK2P">
                        
                        <span class=doccol>
                        
                        BK2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BK2E">
                        
                        <span class=doccol>
                        
                        BK2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BK2F">
                        
                        <span class=doccol>
                        
                        BK2F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BKF">
                        
                        <span class=doccol>
                        
                        BKF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:MOE">
                        
                        <span class=doccol>
                        
                        MOE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:AOE">
                        
                        <span class=doccol>
                        
                        AOE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BKP">
                        
                        <span class=doccol>
                        
                        BKP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:BKE">
                        
                        <span class=doccol>
                        
                        BKE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:OSSR">
                        
                        <span class=doccol>
                        
                        OSSR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:OSSI">
                        
                        <span class=doccol>
                        
                        OSSI</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:LOCK">
                        
                        <span class=doccol>
                        
                        LOCK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#TIM1:BDTR:DTG">
                        
                        <span>
                        
                        DTG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-BDTR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:DTG">
                    </a>
                    DTG
                    <a class=headerlink href="#TIM1:BDTR:DTG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Dead-time generator setup
This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.
DTG[7:5]=0xx => DT=DTG[7:0]x tDTG with tDTG=tDTS.
DTG[7:5]=10x => DT=(64+DTG[5:0])xtDTG with tDTG=2xtDTS.
DTG[7:5]=110 => DT=(32+DTG[4:0])xtDTG with tDTG=8xtDTS.
DTG[7:5]=111 => DT=(32+DTG[4:0])xtDTG with tDTG=16xtDTS.
Example if tDTS=125Â ns (8Â MHz), dead-time possible values are:
0 to 15875Â ns by 125Â ns steps,
16Â Î¼s to 31750Â nsÂ  by 250Â ns steps,
32Â Î¼s to 63Â Î¼s by 1Â Î¼s steps,
64Â Î¼s to 126Â Î¼s by 2Â Î¼s steps
Note: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:LOCK">
                    </a>
                    LOCK
                    <a class=headerlink href="#TIM1:BDTR:LOCK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Lock configuration
These bits offer a write protection against software errors.
Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LOCK OFF - No bit is write protected.<br><strong>0x1: B_0x1</strong>: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BK2BID, BKBID, BK2DSRM, BKDSRM, BK2P, BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSI, OSSR and DTG[7:0] bits in TIMx_BDTR register can no longer be written.<br><strong>0x2: B_0x2</strong>: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written.<br><strong>0x3: B_0x3</strong>: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:OSSI">
                    </a>
                    OSSI
                    <a class=headerlink href="#TIM1:BDTR:OSSI">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Off-state selection for Idle mode
This bit is used when MOE=0 due to a break event or by a software write, on channels configured as outputs.
See OC/OCN enable description for more details (enable register (TIM1_CCERTIMx_CCER)N/A).
Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO logic and which imposes a Hi-Z state).<br><strong>0x1: B_0x1</strong>: When inactive, OC/OCN outputs are first forced with their inactive level then forced to their idle level after the deadtime. The timer maintains its control over the output.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:OSSR">
                    </a>
                    OSSR
                    <a class=headerlink href="#TIM1:BDTR:OSSR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Off-state selection for Run mode
This bit is used when MOE=1 on channels having a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.
See OC/OCN enable description for more details (enable register (TIM1_CCERTIMx_CCER)N/A).
Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO logic, which forces a Hi-Z state).<br><strong>0x1: B_0x1</strong>: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BKE">
                    </a>
                    BKE
                    <a class=headerlink href="#TIM1:BDTR:BKE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Break enable
This bit enables the complete break protection (including all sources connected to bk_acth and BKIN sources, as per ).
Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break function disabled<br><strong>0x1: B_0x1</strong>: Break function enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BKP">
                    </a>
                    BKP
                    <a class=headerlink href="#TIM1:BDTR:BKP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Break polarity
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK is active low<br><strong>0x1: B_0x1</strong>: Break input BRK is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:AOE">
                    </a>
                    AOE
                    <a class=headerlink href="#TIM1:BDTR:AOE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Automatic output enable
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: MOE can be set only by software<br><strong>0x1: B_0x1</strong>: MOE can be set by software or automatically at the next update event (if none of the break inputs BRK and BRK2 is active)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:MOE">
                    </a>
                    MOE
                    <a class=headerlink href="#TIM1:BDTR:MOE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Main output enable
This bit is cleared asynchronously by hardware as soon as one of the break inputs is active (BRK or BRK2). It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.
In response to a break event or if MOE is written to 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.
See OC/OCN enable description for more details (enable register (TIM1_CCERTIMx_CCER)N/A)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: In response to a break 2 event. OC and OCN outputs are disabled<br><strong>0x1: B_0x1</strong>: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BKF">
                    </a>
                    BKF
                    <a class=headerlink href="#TIM1:BDTR:BKF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-19:
                    
                    Break filter
This bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:
Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, BRK acts asynchronously<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BK2F">
                    </a>
                    BK2F
                    <a class=headerlink href="#TIM1:BDTR:BK2F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-23:
                    
                    Break 2 filter
This bit-field defines the frequency used to sample BRK2 input and the length of the digital filter applied to BRK2. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:
Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, BRK2 acts asynchronously<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BK2E">
                    </a>
                    BK2E
                    <a class=headerlink href="#TIM1:BDTR:BK2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    Break 2 enable
Note: The BRK2 must only be used with OSSR = OSSI = 1.
Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK2 disabled<br><strong>0x1: B_0x1</strong>: Break input BRK2 enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BK2P">
                    </a>
                    BK2P
                    <a class=headerlink href="#TIM1:BDTR:BK2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 25:
                    
                    Break 2 polarity
Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK2 is active low<br><strong>0x1: B_0x1</strong>: Break input BRK2 is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BKDSRM">
                    </a>
                    BKDSRM
                    <a class=headerlink href="#TIM1:BDTR:BKDSRM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 26:
                    
                    Break Disarm
This bit is cleared by hardware when no break source is active.
The BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK is armed<br><strong>0x1: B_0x1</strong>: Break input BRK is disarmed<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BK2DSRM">
                    </a>
                    BK2DSRM
                    <a class=headerlink href="#TIM1:BDTR:BK2DSRM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 27:
                    
                    Break2 Disarm
Refer to BKDSRM description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BKBID">
                    </a>
                    BKBID
                    <a class=headerlink href="#TIM1:BDTR:BKBID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    Break Bidirectional
In the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.
Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK in input mode<br><strong>0x1: B_0x1</strong>: Break input BRK in bidirectional mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:BDTR:BK2BID">
                    </a>
                    BK2BID
                    <a class=headerlink href="#TIM1:BDTR:BK2BID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 29:
                    
                    Break2 bidirectional
Refer to BKBID description.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:DCR"></a>
              DCR
              <a class=headerlink href="#TIM1:DCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA control register</p>
            <p>Offset: 0x48, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM1:DCR:DBL">
                        
                        <span class=doccol>
                        
                        DBL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM1:DCR:DBA">
                        
                        <span class=doccol>
                        
                        DBA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-DCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DCR:DBA">
                    </a>
                    DBA
                    <a class=headerlink href="#TIM1:DCR:DBA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    DMA base address
This 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.
Example:
....</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_CR1,<br><strong>0x1: B_0x1</strong>: TIMx_CR2,<br><strong>0x2: B_0x2</strong>: TIMx_SMCR,<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DCR:DBL">
                    </a>
                    DBL
                    <a class=headerlink href="#TIM1:DCR:DBL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-12:
                    
                    DMA burst length
This 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).
...
Example: Let us consider the following transfer: DBL = 7 bytes & DBA = TIMx_CR1.
If DBL = 7 bytes and DBA = TIMx_CR1 represents the address of the byte to be transferred, the address of the transfer should be given by the following equation:
(TIMx_CR1 address) + DBA + (DMA index), where DMA index = DBL
In this example, 7 bytes are added to (TIMx_CR1 address) + DBA, which gives us the address from/to which the data is copied. In this case, the transfer is done to 7 registers starting from the following address: (TIMx_CR1 address) + DBA
According to the configuration of the DMA Data Size, several cases may occur:
If the DMA Data Size is configured in half-words, 16-bit data is transferred to each of the 7 registers.
If the DMA Data Size is configured in bytes, the data is also transferred to 7 registers: the first register contains the first MSB byte, the second register, the first LSB byte and so on. So with the transfer Timer, one also has to specify the size of data transferred by DMA..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1 transfer<br><strong>0x1: B_0x1</strong>: 2 transfers<br><strong>0x2: B_0x2</strong>: 3 transfers<br><strong>0x11: B_0x11</strong>: 18 transfers<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:DMAR"></a>
              DMAR
              <a class=headerlink href="#TIM1:DMAR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA address for full transfer</p>
            <p>Offset: 0x4C, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM1:DMAR:DMAB">
                        
                        <span>
                        
                        DMAB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM1:DMAR:DMAB">
                        
                        <span>
                        
                        DMAB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-DMAR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:DMAR:DMAB">
                    </a>
                    DMAB
                    <a class=headerlink href="#TIM1:DMAR:DMAB">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    DMA register for burst accesses
	A read or write operation to the DMAR register accesses the register located at the address (TIMx_CR1 address) + (DBA + DMA index) x 4
	where TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:OR1"></a>
              OR1
              <a class=headerlink href="#TIM1:OR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>option register 1</p>
            <p>Offset: 0x50, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:OR1:OCREF_CLR">
                        
                        <span class=doccol>
                        
                        OCREF_CLR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-OR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:OR1:OCREF_CLR">
                    </a>
                    OCREF_CLR
                    <a class=headerlink href="#TIM1:OR1:OCREF_CLR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Ocref_clr source selection
This bit selects the ocref_clr input source..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 output is connected to the OCREF_CLR input<br><strong>0x1: B_0x1</strong>: COMP2 output is connected to the OCREF_CLR input<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCMR3_Output"></a>
              CCMR3_Output
              <a class=headerlink href="#TIM1:CCMR3_Output">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 2 (output
          mode)</p>
            <p>Offset: 0x54, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/10
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC6M_3">
                        
                        <span>
                        
                        OC6M_3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC5M_3">
                        
                        <span>
                        
                        OC5M_3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC6CE">
                        
                        <span>
                        
                        OC6CE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC6M">
                        
                        <span>
                        
                        OC6M</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC6PE">
                        
                        <span>
                        
                        OC6PE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC6FE">
                        
                        <span>
                        
                        OC6FE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC5CE">
                        
                        <span>
                        
                        OC5CE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC5M">
                        
                        <span>
                        
                        OC5M</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC5PE">
                        
                        <span>
                        
                        OC5PE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCMR3_Output:OC5FE">
                        
                        <span>
                        
                        OC5FE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCMR3_Output-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC5FE">
                    </a>
                    OC5FE
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC5FE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Output compare 5 fast
              enable.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC5PE">
                    </a>
                    OC5PE
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC5PE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Output compare 5 preload
              enable.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC5M">
                    </a>
                    OC5M
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC5M">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Output compare 5 mode.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC5CE">
                    </a>
                    OC5CE
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC5CE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Output compare 5 clear
              enable.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC6FE">
                    </a>
                    OC6FE
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC6FE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Output compare 6 fast
              enable.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC6PE">
                    </a>
                    OC6PE
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC6PE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Output compare 6 preload
              enable.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC6M">
                    </a>
                    OC6M
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC6M">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-14:
                    
                    Output compare 6 mode.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC6CE">
                    </a>
                    OC6CE
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC6CE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Output compare 6 clear
              enable.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC5M_3">
                    </a>
                    OC5M_3
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC5M_3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Output Compare 5 mode bit
              3.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCMR3_Output:OC6M_3">
                    </a>
                    OC6M_3
                    <a class=headerlink href="#TIM1:CCMR3_Output:OC6M_3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    Output Compare 6 mode bit
              3.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCR5"></a>
              CCR5
              <a class=headerlink href="#TIM1:CCR5">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 4</p>
            <p>Offset: 0x58, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 75.0%"></div>
            </div>
            <p>
              <em>
                3/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCR5:GC5C3">
                        
                        <span class=doccol>
                        
                        GC5C3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCR5:GC5C2">
                        
                        <span class=doccol>
                        
                        GC5C2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:CCR5:GC5C1">
                        
                        <span class=doccol>
                        
                        GC5C1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=13 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:CCR5:CCR5">
                        
                        <span>
                        
                        CCR5</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCR5-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCR5:CCR5">
                    </a>
                    CCR5
                    <a class=headerlink href="#TIM1:CCR5:CCR5">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare 5 value
CCR5 is the value to be loaded in the actual capture/compare 5 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC5PE). Else the preload value is copied in the active capture/compare 5 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC5 output..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCR5:GC5C1">
                    </a>
                    GC5C1
                    <a class=headerlink href="#TIM1:CCR5:GC5C1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 29:
                    
                    Group Channel 5 and Channel 1
Distortion on Channel 1 output:
This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).
Note: it is also possible to apply this distortion on combined PWM signals..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No effect of OC5REF on OC1REFC5<br><strong>0x1: B_0x1</strong>: OC1REFC is the logical AND of OC1REFC and OC5REF<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCR5:GC5C2">
                    </a>
                    GC5C2
                    <a class=headerlink href="#TIM1:CCR5:GC5C2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 30:
                    
                    Group Channel 5 and Channel 2
Distortion on Channel 2 output:
This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).
Note: it is also possible to apply this distortion on combined PWM signals..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No effect of OC5REF on OC2REFC<br><strong>0x1: B_0x1</strong>: OC2REFC is the logical AND of OC2REFC and OC5REF<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCR5:GC5C3">
                    </a>
                    GC5C3
                    <a class=headerlink href="#TIM1:CCR5:GC5C3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    Group Channel 5 and Channel 3
Distortion on Channel 3 output:
This bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR2).
Note: it is also possible to apply this distortion on combined PWM signals..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No effect of OC5REF on OC3REFC<br><strong>0x1: B_0x1</strong>: OC3REFC is the logical AND of OC3REFC and OC5REF<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:CCR6"></a>
              CCR6
              <a class=headerlink href="#TIM1:CCR6">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 4</p>
            <p>Offset: 0x5C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM1:CCR6:CCR6">
                        
                        <span>
                        
                        CCR6</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-CCR6-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:CCR6:CCR6">
                    </a>
                    CCR6
                    <a class=headerlink href="#TIM1:CCR6:CCR6">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:AF1"></a>
              AF1
              <a class=headerlink href="#TIM1:AF1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA address for full transfer</p>
            <p>Offset: 0x60, reset: 0x00000001, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=14 >
                        
                      </td>
                      
                      <td colspan=2  class="separated">
                        
                        <a class=fieldlink href="#TIM1:AF1:ETRSEL">
                        
                        <span class=doccol>
                        
                        ETRSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2  class="separated">
                        
                        <a class=fieldlink href="#TIM1:AF1:ETRSEL">
                        
                        <span class=doccol>
                        
                        ETRSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF1:BKCMP2P">
                        
                        <span class=doccol>
                        
                        BKCMP2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF1:BKCMP1P">
                        
                        <span class=doccol>
                        
                        BKCMP1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF1:BKINP">
                        
                        <span class=doccol>
                        
                        BKINP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF1:BKCMP2E">
                        
                        <span class=doccol>
                        
                        BKCMP2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF1:BKCMP1E">
                        
                        <span class=doccol>
                        
                        BKCMP1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF1:BKINE">
                        
                        <span class=doccol>
                        
                        BKINE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-AF1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF1:BKINE">
                    </a>
                    BKINE
                    <a class=headerlink href="#TIM1:AF1:BKINE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    BRK BKIN input enable
This bit enables the BKIN alternate function input for the timerâs BRK input. BKIN input is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN input disabled<br><strong>0x1: B_0x1</strong>: BKIN input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF1:BKCMP1E">
                    </a>
                    BKCMP1E
                    <a class=headerlink href="#TIM1:AF1:BKCMP1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    BRK COMP1 enable
This bit enables the COMP1 for the timerâs BRK input. COMP1 output is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input disabled<br><strong>0x1: B_0x1</strong>: COMP1 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF1:BKCMP2E">
                    </a>
                    BKCMP2E
                    <a class=headerlink href="#TIM1:AF1:BKCMP2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    BRK COMP2 enable
This bit enables the COMP2 for the timerâs BRK input. COMP2 output is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input disabled<br><strong>0x1: B_0x1</strong>: COMP2 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF1:BKINP">
                    </a>
                    BKINP
                    <a class=headerlink href="#TIM1:AF1:BKINP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    BRK BKIN input polarity
This bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN input polarity is not inverted (active low if BKP=0, active high if BKP=1)<br><strong>0x1: B_0x1</strong>: BKIN input polarity is inverted (active high if BKP=0, active low if BKP=1)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF1:BKCMP1P">
                    </a>
                    BKCMP1P
                    <a class=headerlink href="#TIM1:AF1:BKCMP1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    BRK COMP1 input polarity
This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input polarity is not inverted (active low if BKP=0, active high if BKP=1)<br><strong>0x1: B_0x1</strong>: COMP1 input polarity is inverted (active high if BKP=0, active low if BKP=1)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF1:BKCMP2P">
                    </a>
                    BKCMP2P
                    <a class=headerlink href="#TIM1:AF1:BKCMP2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    BRK COMP2 input polarity
This bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input polarity is not inverted (active low if BKP=0, active high if BKP=1)<br><strong>0x1: B_0x1</strong>: COMP2 input polarity is inverted (active high if BKP=0, active low if BKP=1)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF1:ETRSEL">
                    </a>
                    ETRSEL
                    <a class=headerlink href="#TIM1:AF1:ETRSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 14-17:
                    
                    ETR source selection
These bits select the ETR input source.
Others: Reserved
Note: These bits can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ETR legacy mode<br><strong>0x1: B_0x1</strong>: COMP1 output<br><strong>0x2: B_0x2</strong>: COMP2 output<br><strong>0x3: B_0x3</strong>: ADC1 AWD1<br><strong>0x4: B_0x4</strong>: ADC1 AWD2<br><strong>0x5: B_0x5</strong>: ADC1 AWD3<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:AF2"></a>
              AF2
              <a class=headerlink href="#TIM1:AF2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA address for full transfer</p>
            <p>Offset: 0x64, reset: 0x00000001, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF2:BK2CMP2P">
                        
                        <span class=doccol>
                        
                        BK2CMP2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF2:BK2CMP1P">
                        
                        <span class=doccol>
                        
                        BK2CMP1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF2:BK2INP">
                        
                        <span class=doccol>
                        
                        BK2INP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF2:BK2CMP2E">
                        
                        <span class=doccol>
                        
                        BK2CMP2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF2:BK2CMP1E">
                        
                        <span class=doccol>
                        
                        BK2CMP1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM1:AF2:BK2INE">
                        
                        <span class=doccol>
                        
                        BK2INE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-AF2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF2:BK2INE">
                    </a>
                    BK2INE
                    <a class=headerlink href="#TIM1:AF2:BK2INE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    BRK2 BKIN input enable
This bit enables the BKIN2 alternate function input for the timerâs BRK2 input. BKIN2 input is 'ORedâ with the other BRK2 sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN2 input disabled<br><strong>0x1: B_0x1</strong>: BKIN2 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF2:BK2CMP1E">
                    </a>
                    BK2CMP1E
                    <a class=headerlink href="#TIM1:AF2:BK2CMP1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    BRK2 COMP1 enable
This bit enables the COMP1 for the timerâs BRK2 input. COMP1 output is 'ORedâ with the other BRK2 sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input disabled<br><strong>0x1: B_0x1</strong>: COMP1 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF2:BK2CMP2E">
                    </a>
                    BK2CMP2E
                    <a class=headerlink href="#TIM1:AF2:BK2CMP2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    BRK2 COMP2 enable
This bit enables the COMP2 for the timerâs BRK2 input. COMP2 output is 'ORedâ with the other BRK2 sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input disabled<br><strong>0x1: B_0x1</strong>: COMP2 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF2:BK2INP">
                    </a>
                    BK2INP
                    <a class=headerlink href="#TIM1:AF2:BK2INP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    BRK2 BKIN2 input polarity
This bit selects the BKIN2 alternate function input sensitivity. It must be programmed together with the BK2P polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN2 input polarity is not inverted (active low if BK2P=0, active high if BK2P=1)<br><strong>0x1: B_0x1</strong>: BKIN2 input polarity is inverted (active high if BK2P=0, active low if BK2P=1)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF2:BK2CMP1P">
                    </a>
                    BK2CMP1P
                    <a class=headerlink href="#TIM1:AF2:BK2CMP1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    BRK2 COMP1 input polarity
This bit selects the COMP1 input sensitivity. It must be programmed together with the BK2P polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input polarity is not inverted (active low if BK2P=0, active high if BK2P=1)<br><strong>0x1: B_0x1</strong>: COMP1 input polarity is inverted (active high if BK2P=0, active low if BK2P=1)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:AF2:BK2CMP2P">
                    </a>
                    BK2CMP2P
                    <a class=headerlink href="#TIM1:AF2:BK2CMP2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    BRK2 COMP2 input polarity
This bit selects the COMP2 input sensitivity. It must be programmed together with the BK2P polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input polarity is not inverted (active low if BK2P=0, active high if BK2P=1)<br><strong>0x1: B_0x1</strong>: COMP2 input polarity is inverted (active high if BK2P=0, active low if BK2P=1)<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM1:TISEL"></a>
              TISEL
              <a class=headerlink href="#TIM1:TISEL">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM1 timer input selection
          register</p>
            <p>Offset: 0x68, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                4/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:TISEL:TI4SEL">
                        
                        <span class=doccol>
                        
                        TI4SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:TISEL:TI3SEL">
                        
                        <span class=doccol>
                        
                        TI3SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:TISEL:TI2SEL">
                        
                        <span class=doccol>
                        
                        TI2SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM1:TISEL:TI1SEL">
                        
                        <span class=doccol>
                        
                        TI1SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM1-TISEL-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:TISEL:TI1SEL">
                    </a>
                    TI1SEL
                    <a class=headerlink href="#TIM1:TISEL:TI1SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    selects TI1[0] to TI1[15] input
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM1_CH1 input<br><strong>0x1: B_0x1</strong>: COMP1 output<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:TISEL:TI2SEL">
                    </a>
                    TI2SEL
                    <a class=headerlink href="#TIM1:TISEL:TI2SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    selects TI2[0] to TI2[15] input
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM1_CH2 input<br><strong>0x1: B_0x1</strong>: COMP2 output<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:TISEL:TI3SEL">
                    </a>
                    TI3SEL
                    <a class=headerlink href="#TIM1:TISEL:TI3SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-19:
                    
                    selects TI3[0] to TI3[15] input
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM1_CH3 input<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM1:TISEL:TI4SEL">
                    </a>
                    TI4SEL
                    <a class=headerlink href="#TIM1:TISEL:TI4SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-27:
                    
                    selects TI4[0] to TI4[15] input
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM1_CH4 input<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="TIM14"></a>
        TIM14
        <a class=headerlink href="#TIM14">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40002000: General purpose timers</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 74.19354838709677%"></div>
      </div>
      <p>
        <em>
          23/31
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="TIM14-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:CR1"></a>
              CR1
              <a class=headerlink href="#TIM14:CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CR1:UIFREMAP">
                        
                        <span class=doccol>
                        
                        UIFREMAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM14:CR1:CKD">
                        
                        <span class=doccol>
                        
                        CKD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CR1:ARPE">
                        
                        <span class=doccol>
                        
                        ARPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CR1:OPM">
                        
                        <span class=doccol>
                        
                        OPM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CR1:URS">
                        
                        <span class=doccol>
                        
                        URS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CR1:UDIS">
                        
                        <span class=doccol>
                        
                        UDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CR1:CEN">
                        
                        <span class=doccol>
                        
                        CEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CR1:CEN">
                    </a>
                    CEN
                    <a class=headerlink href="#TIM14:CR1:CEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Counter enable
Note: External clock and gated mode can work only if the CEN bit has been previously set by
software. However trigger mode can set the CEN bit automatically by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter disabled<br><strong>0x1: B_0x1</strong>: Counter enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CR1:UDIS">
                    </a>
                    UDIS
                    <a class=headerlink href="#TIM14:CR1:UDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Update disable
This bit is set and cleared by software to enable/disable update interrupt (UEV) event generation.
Counter overflow
Setting the UG bit.
Buffered registers are then loaded with their preload values..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UEV enabled. An UEV is generated by one of the following events:<br><strong>0x1: B_0x1</strong>: UEV disabled. No UEV is generated, shadow registers keep their value (ARR, PSC, CCRx). The counter and the prescaler are reinitialized if the UG bit is set.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CR1:URS">
                    </a>
                    URS
                    <a class=headerlink href="#TIM14:CR1:URS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Update request source
This bit is set and cleared by software to select the update interrupt (UEV) sources.
Counter overflow
Setting the UG bit.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Any of the following events generate an UEV if enabled: <br><strong>0x1: B_0x1</strong>: Only counter overflow generates an UEV if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CR1:OPM">
                    </a>
                    OPM
                    <a class=headerlink href="#TIM14:CR1:OPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    One-pulse mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter is not stopped on the update event<br><strong>0x1: B_0x1</strong>: Counter stops counting on the next update event (clearing the CEN bit).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CR1:ARPE">
                    </a>
                    ARPE
                    <a class=headerlink href="#TIM14:CR1:ARPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Auto-reload preload enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_ARR register is not buffered<br><strong>0x1: B_0x1</strong>: TIMx_ARR register is buffered<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CR1:CKD">
                    </a>
                    CKD
                    <a class=headerlink href="#TIM14:CR1:CKD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Clock division
This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (TIx),.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: tDTS = tCK_INT<br><strong>0x1: B_0x1</strong>: tDTS = 2 Ã tCK_INT<br><strong>0x2: B_0x2</strong>: tDTS = 4 Ã tCK_INT<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CR1:UIFREMAP">
                    </a>
                    UIFREMAP
                    <a class=headerlink href="#TIM14:CR1:UIFREMAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    UIF status bit remapping.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.<br><strong>0x1: B_0x1</strong>: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:DIER"></a>
              DIER
              <a class=headerlink href="#TIM14:DIER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA/Interrupt enable register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=14 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:DIER:CC1IE">
                        
                        <span class=doccol>
                        
                        CC1IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:DIER:UIE">
                        
                        <span class=doccol>
                        
                        UIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-DIER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:DIER:UIE">
                    </a>
                    UIE
                    <a class=headerlink href="#TIM14:DIER:UIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update interrupt disabled<br><strong>0x1: B_0x1</strong>: Update interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:DIER:CC1IE">
                    </a>
                    CC1IE
                    <a class=headerlink href="#TIM14:DIER:CC1IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 interrupt disabled<br><strong>0x1: B_0x1</strong>: CC1 interrupt enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:SR"></a>
              SR
              <a class=headerlink href="#TIM14:SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>status register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                3/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:SR:CC1OF">
                        
                        <span class=doccol>
                        
                        CC1OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:SR:CC1IF">
                        
                        <span class=doccol>
                        
                        CC1IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:SR:UIF">
                        
                        <span class=doccol>
                        
                        UIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:SR:UIF">
                    </a>
                    UIF
                    <a class=headerlink href="#TIM14:SR:UIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
At overflow and if UDIS=â0â in the TIMx_CR1 register.
When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=â0â and UDIS=â0â in the TIMx_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No update occurred.<br><strong>0x1: B_0x1</strong>: Update interrupt pending. This bit is set by hardware when the registers are updated:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:SR:CC1IF">
                    </a>
                    CC1IF
                    <a class=headerlink href="#TIM14:SR:CC1IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
If channel CC1 is configured as output: this flag is set when he content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.
If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No compare match / No input capture occurred<br><strong>0x1: B_0x1</strong>: A compare match or an input capture occurred.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:SR:CC1OF">
                    </a>
                    CC1OF
                    <a class=headerlink href="#TIM14:SR:CC1OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0â..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overcapture has been detected.<br><strong>0x1: B_0x1</strong>: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:EGR"></a>
              EGR
              <a class=headerlink href="#TIM14:EGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>event generation register</p>
            <p>Offset: 0x14, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=14 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:EGR:CC1G">
                        
                        <span class=doccol>
                        
                        CC1G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:EGR:UG">
                        
                        <span class=doccol>
                        
                        UG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-EGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:EGR:UG">
                    </a>
                    UG
                    <a class=headerlink href="#TIM14:EGR:UG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update generation
This bit can be set by software, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:EGR:CC1G">
                    </a>
                    CC1G
                    <a class=headerlink href="#TIM14:EGR:CC1G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/compare 1 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
If channel CC1 is configured as output:
CC1IF flag is set, Corresponding interrupt or is sent if enabled.
If channel CC1 is configured as input:
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: A capture/compare event is generated on channel 1:<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:CCMR1_Input"></a>
              CCMR1_Input
              <a class=headerlink href="#TIM14:CCMR1_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 1 (input
          mode)</p>
            <p>Offset: 0x18, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                3/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM14:CCMR1_Input:IC1F">
                        
                        <span class=doccol>
                        
                        IC1F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM14:CCMR1_Input:IC1PSC">
                        
                        <span class=doccol>
                        
                        IC1PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM14:CCMR1_Input:CC1S">
                        
                        <span class=doccol>
                        
                        CC1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-CCMR1_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CCMR1_Input:CC1S">
                    </a>
                    CC1S
                    <a class=headerlink href="#TIM14:CCMR1_Input:CC1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/Compare 1 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC1 channel is configured as input, IC1 is mapped on TI1<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CCMR1_Input:IC1PSC">
                    </a>
                    IC1PSC
                    <a class=headerlink href="#TIM14:CCMR1_Input:IC1PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 1 prescaler
This bit-field defines the ratio of the prescaler acting on CC1 input (IC1).
The prescaler is reset as soon as CC1E=â0â (TIMx_CCER register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no prescaler, capture is done each time an edge is detected on the capture input<br><strong>0x1: B_0x1</strong>: capture is done once every 2 events<br><strong>0x2: B_0x2</strong>: capture is done once every 4 events<br><strong>0x3: B_0x3</strong>: capture is done once every 8 events<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CCMR1_Input:IC1F">
                    </a>
                    IC1F
                    <a class=headerlink href="#TIM14:CCMR1_Input:IC1F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 1 filter
This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, sampling is done at fDTS<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:CCER"></a>
              CCER
              <a class=headerlink href="#TIM14:CCER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare enable
          register</p>
            <p>Offset: 0x20, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 66.66666666666667%"></div>
            </div>
            <p>
              <em>
                2/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CCER:CC1NP">
                        
                        <span>
                        
                        CC1NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CCER:CC1P">
                        
                        <span class=doccol>
                        
                        CC1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CCER:CC1E">
                        
                        <span class=doccol>
                        
                        CC1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-CCER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CCER:CC1E">
                    </a>
                    CC1E
                    <a class=headerlink href="#TIM14:CCER:CC1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/Compare 1 output enable..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Capture mode disabled / OC1 is not active<br><strong>0x1: B_0x1</strong>: Capture mode enabled / OC1 signal is output on the corresponding output pin<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CCER:CC1P">
                    </a>
                    CC1P
                    <a class=headerlink href="#TIM14:CCER:CC1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 output Polarity.
When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.
CC1NP=0, CC1P=0:	non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).
CC1NP=0, CC1P=1:	inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).
CC1NP=1, CC1P=1:	non-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.
CC1NP=1, CC1P=0:	This configuration is reserved, it must not be used..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)<br><strong>0x1: B_0x1</strong>: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CCER:CC1NP">
                    </a>
                    CC1NP
                    <a class=headerlink href="#TIM14:CCER:CC1NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 1 complementary output Polarity.
CC1 channel configured as output: CC1NP must be kept cleared.
CC1 channel configured as input: CC1NP bit is used in conjunction with CC1P to define TI1FP1 polarity (refer to CC1P description)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:CNT"></a>
              CNT
              <a class=headerlink href="#TIM14:CNT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>counter</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM14:CNT:UIFCPY">
                        
                        <span>
                        
                        UIFCPY</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM14:CNT:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-CNT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CNT:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#TIM14:CNT:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    low counter value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CNT:UIFCPY">
                    </a>
                    UIFCPY
                    <a class=headerlink href="#TIM14:CNT:UIFCPY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    UIF Copy.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:PSC"></a>
              PSC
              <a class=headerlink href="#TIM14:PSC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>prescaler</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM14:PSC:PSC">
                        
                        <span>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-PSC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:PSC:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#TIM14:PSC:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:ARR"></a>
              ARR
              <a class=headerlink href="#TIM14:ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>auto-reload register</p>
            <p>Offset: 0x2C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM14:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#TIM14:ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Low Auto-reload value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:CCR1"></a>
              CCR1
              <a class=headerlink href="#TIM14:CCR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 1</p>
            <p>Offset: 0x34, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM14:CCR1:CCR1">
                        
                        <span>
                        
                        CCR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-CCR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:CCR1:CCR1">
                    </a>
                    CCR1
                    <a class=headerlink href="#TIM14:CCR1:CCR1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Low Capture/Compare 1
              value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM14:TISEL"></a>
              TISEL
              <a class=headerlink href="#TIM14:TISEL">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM timer input selection
          register</p>
            <p>Offset: 0x68, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM14:TISEL:TI1SEL">
                        
                        <span class=doccol>
                        
                        TI1SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM14-TISEL-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM14:TISEL:TI1SEL">
                    </a>
                    TI1SEL
                    <a class=headerlink href="#TIM14:TISEL:TI1SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    selects TI1[0] to TI1[15] input
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM14_CH1 input<br><strong>0x1: B_0x1</strong>: RTC CLK<br><strong>0x2: B_0x2</strong>: HSE/32<br><strong>0x3: B_0x3</strong>: MCO<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="TIM15"></a>
        TIM15
        <a class=headerlink href="#TIM15">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40014000: General purpose timers</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 73.19587628865979%"></div>
      </div>
      <p>
        <em>
          71/97
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="TIM15-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:CR1"></a>
              CR1
              <a class=headerlink href="#TIM15:CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR1:UIFREMAP">
                        
                        <span class=doccol>
                        
                        UIFREMAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM15:CR1:CKD">
                        
                        <span class=doccol>
                        
                        CKD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR1:ARPE">
                        
                        <span class=doccol>
                        
                        ARPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR1:OPM">
                        
                        <span class=doccol>
                        
                        OPM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR1:URS">
                        
                        <span class=doccol>
                        
                        URS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR1:UDIS">
                        
                        <span class=doccol>
                        
                        UDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR1:CEN">
                        
                        <span class=doccol>
                        
                        CEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR1:CEN">
                    </a>
                    CEN
                    <a class=headerlink href="#TIM15:CR1:CEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Counter enable
Note: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter disabled<br><strong>0x1: B_0x1</strong>: Counter enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR1:UDIS">
                    </a>
                    UDIS
                    <a class=headerlink href="#TIM15:CR1:UDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller
Buffered registers are then loaded with their preload values..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UEV enabled. The Update (UEV) event is generated by one of the following events:<br><strong>0x1: B_0x1</strong>: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR1:URS">
                    </a>
                    URS
                    <a class=headerlink href="#TIM15:CR1:URS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Update request source
This bit is set and cleared by software to select the UEV event sources.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Any of the following events generate an update interrupt if enabled. These events can be: <br><strong>0x1: B_0x1</strong>: Only counter overflow/underflow generates an update interrupt if enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR1:OPM">
                    </a>
                    OPM
                    <a class=headerlink href="#TIM15:CR1:OPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    One-pulse mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter is not stopped at update event<br><strong>0x1: B_0x1</strong>: Counter stops counting at the next update event (clearing the bit CEN)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR1:ARPE">
                    </a>
                    ARPE
                    <a class=headerlink href="#TIM15:CR1:ARPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Auto-reload preload enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_ARR register is not buffered<br><strong>0x1: B_0x1</strong>: TIMx_ARR register is buffered<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR1:CKD">
                    </a>
                    CKD
                    <a class=headerlink href="#TIM15:CR1:CKD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Clock division
This bitfield indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS) used by the dead-time generators and the digital filters (TIx).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: tDTS = tCK_INT<br><strong>0x1: B_0x1</strong>: tDTS = 2*tCK_INT<br><strong>0x2: B_0x2</strong>: tDTS = 4*tCK_INT<br><strong>0x3: B_0x3</strong>: Reserved, do not program this value<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR1:UIFREMAP">
                    </a>
                    UIFREMAP
                    <a class=headerlink href="#TIM15:CR1:UIFREMAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    UIF status bit remapping.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.<br><strong>0x1: B_0x1</strong>: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:CR2"></a>
              CR2
              <a class=headerlink href="#TIM15:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 2</p>
            <p>Offset: 0x4, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                8/8
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=5 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR2:OIS2">
                        
                        <span class=doccol>
                        
                        OIS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR2:OIS1N">
                        
                        <span class=doccol>
                        
                        OIS1N</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR2:OIS1">
                        
                        <span class=doccol>
                        
                        OIS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR2:TI1S">
                        
                        <span class=doccol>
                        
                        TI1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM15:CR2:MMS">
                        
                        <span class=doccol>
                        
                        MMS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR2:CCDS">
                        
                        <span class=doccol>
                        
                        CCDS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR2:CCUS">
                        
                        <span class=doccol>
                        
                        CCUS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CR2:CCPC">
                        
                        <span class=doccol>
                        
                        CCPC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR2:CCPC">
                    </a>
                    CCPC
                    <a class=headerlink href="#TIM15:CR2:CCPC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/compare preloaded control
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCxE, CCxNE and OCxM bits are not preloaded<br><strong>0x1: B_0x1</strong>: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when a commutation event (COM) occurs (COMG bit set or rising edge detected on TRGI, depending on the CCUS bit).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR2:CCUS">
                    </a>
                    CCUS
                    <a class=headerlink href="#TIM15:CR2:CCUS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/compare control update selection
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only.<br><strong>0x1: B_0x1</strong>: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR2:CCDS">
                    </a>
                    CCDS
                    <a class=headerlink href="#TIM15:CR2:CCDS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/compare DMA selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCx DMA request sent when CCx event occurs<br><strong>0x1: B_0x1</strong>: CCx DMA requests sent when update event occurs<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR2:MMS">
                    </a>
                    MMS
                    <a class=headerlink href="#TIM15:CR2:MMS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Master mode selection
These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.<br><strong>0x1: B_0x1</strong>: Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enable. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).<br><strong>0x2: B_0x2</strong>: Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.<br><strong>0x3: B_0x3</strong>: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO).<br><strong>0x4: B_0x4</strong>: Compare - OC1REFC signal is used as trigger output (TRGO).<br><strong>0x5: B_0x5</strong>: Compare - OC2REFC signal is used as trigger output (TRGO).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR2:TI1S">
                    </a>
                    TI1S
                    <a class=headerlink href="#TIM15:CR2:TI1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    TI1 selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The TIMx_CH1 pin is connected to TI1 input<br><strong>0x1: B_0x1</strong>: The TIMx_CH1, CH2 pins are connected to the TI1 input (XOR combination)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR2:OIS1">
                    </a>
                    OIS1
                    <a class=headerlink href="#TIM15:CR2:OIS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Output Idle state 1 (OC1 output)
Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0<br><strong>0x1: B_0x1</strong>: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR2:OIS1N">
                    </a>
                    OIS1N
                    <a class=headerlink href="#TIM15:CR2:OIS1N">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Output Idle state 1 (OC1N output)
Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1N=0 after a dead-time when MOE=0<br><strong>0x1: B_0x1</strong>: OC1N=1 after a dead-time when MOE=0<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CR2:OIS2">
                    </a>
                    OIS2
                    <a class=headerlink href="#TIM15:CR2:OIS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Output idle state 2 (OC2 output)
Note: This bit cannot be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in the TIM15_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC2=0 when MOE=0<br><strong>0x1: B_0x1</strong>: OC2=1 when MOE=0<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:SMCR"></a>
              SMCR
              <a class=headerlink href="#TIM15:SMCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>slave mode control register</p>
            <p>Offset: 0x8, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 20.0%"></div>
            </div>
            <p>
              <em>
                1/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=10 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM15:SMCR:TS2">
                        
                        <span>
                        
                        TS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SMCR:SMS2">
                        
                        <span>
                        
                        SMS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SMCR:MSM">
                        
                        <span class=doccol>
                        
                        MSM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM15:SMCR:TS1">
                        
                        <span>
                        
                        TS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM15:SMCR:SMS1">
                        
                        <span>
                        
                        SMS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-SMCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SMCR:SMS1">
                    </a>
                    SMS1
                    <a class=headerlink href="#TIM15:SMCR:SMS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-2:
                    
                    Slave mode selection
When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.
Other codes: reserved.
Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=â00100â). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.
Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SMCR:TS1">
                    </a>
                    TS1
                    <a class=headerlink href="#TIM15:SMCR:TS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Trigger selection
This bit field selects the trigger input to be used to synchronize the counter.
Other: Reserved
See  for more details on ITRx meaning for each Timer.
Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SMCR:MSM">
                    </a>
                    MSM
                    <a class=headerlink href="#TIM15:SMCR:MSM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Master/slave mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SMCR:SMS2">
                    </a>
                    SMS2
                    <a class=headerlink href="#TIM15:SMCR:SMS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Slave mode selection
When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.
Other codes: reserved.
Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=â00100â). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.
Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SMCR:TS2">
                    </a>
                    TS2
                    <a class=headerlink href="#TIM15:SMCR:TS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-21:
                    
                    Trigger selection
This bit field selects the trigger input to be used to synchronize the counter.
Other: Reserved
See  for more details on ITRx meaning for each Timer.
Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:DIER"></a>
              DIER
              <a class=headerlink href="#TIM15:DIER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA/Interrupt enable register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                11/11
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:TDE">
                        
                        <span class=doccol>
                        
                        TDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:COMDE">
                        
                        <span class=doccol>
                        
                        COMDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:CC2DE">
                        
                        <span class=doccol>
                        
                        CC2DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:CC1DE">
                        
                        <span class=doccol>
                        
                        CC1DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:UDE">
                        
                        <span class=doccol>
                        
                        UDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:BIE">
                        
                        <span class=doccol>
                        
                        BIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:TIE">
                        
                        <span class=doccol>
                        
                        TIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:COMIE">
                        
                        <span class=doccol>
                        
                        COMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:CC2IE">
                        
                        <span class=doccol>
                        
                        CC2IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:CC1IE">
                        
                        <span class=doccol>
                        
                        CC1IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:DIER:UIE">
                        
                        <span class=doccol>
                        
                        UIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-DIER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:UIE">
                    </a>
                    UIE
                    <a class=headerlink href="#TIM15:DIER:UIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update interrupt disabled<br><strong>0x1: B_0x1</strong>: Update interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:CC1IE">
                    </a>
                    CC1IE
                    <a class=headerlink href="#TIM15:DIER:CC1IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 interrupt disabled<br><strong>0x1: B_0x1</strong>: CC1 interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:CC2IE">
                    </a>
                    CC2IE
                    <a class=headerlink href="#TIM15:DIER:CC2IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 interrupt disabled<br><strong>0x1: B_0x1</strong>: CC2 interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:COMIE">
                    </a>
                    COMIE
                    <a class=headerlink href="#TIM15:DIER:COMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    COM interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COM interrupt disabled<br><strong>0x1: B_0x1</strong>: COM interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:TIE">
                    </a>
                    TIE
                    <a class=headerlink href="#TIM15:DIER:TIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Trigger interrupt disabled<br><strong>0x1: B_0x1</strong>: Trigger interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:BIE">
                    </a>
                    BIE
                    <a class=headerlink href="#TIM15:DIER:BIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break interrupt disabled<br><strong>0x1: B_0x1</strong>: Break interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:UDE">
                    </a>
                    UDE
                    <a class=headerlink href="#TIM15:DIER:UDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Update DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update DMA request disabled<br><strong>0x1: B_0x1</strong>: Update DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:CC1DE">
                    </a>
                    CC1DE
                    <a class=headerlink href="#TIM15:DIER:CC1DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 DMA request disabled<br><strong>0x1: B_0x1</strong>: CC1 DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:CC2DE">
                    </a>
                    CC2DE
                    <a class=headerlink href="#TIM15:DIER:CC2DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Capture/Compare 2 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 DMA request disabled<br><strong>0x1: B_0x1</strong>: CC2 DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:COMDE">
                    </a>
                    COMDE
                    <a class=headerlink href="#TIM15:DIER:COMDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    COM DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COM DMA request disabled<br><strong>0x1: B_0x1</strong>: COM DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DIER:TDE">
                    </a>
                    TDE
                    <a class=headerlink href="#TIM15:DIER:TDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Trigger DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Trigger DMA request disabled<br><strong>0x1: B_0x1</strong>: Trigger DMA request enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:SR"></a>
              SR
              <a class=headerlink href="#TIM15:SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>status register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 75.0%"></div>
            </div>
            <p>
              <em>
                6/8
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=5 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SR:CC2OF">
                        
                        <span>
                        
                        CC2OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SR:CC1OF">
                        
                        <span class=doccol>
                        
                        CC1OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SR:BIF">
                        
                        <span class=doccol>
                        
                        BIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SR:TIF">
                        
                        <span class=doccol>
                        
                        TIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SR:COMIF">
                        
                        <span class=doccol>
                        
                        COMIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SR:CC2IF">
                        
                        <span>
                        
                        CC2IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SR:CC1IF">
                        
                        <span class=doccol>
                        
                        CC1IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:SR:UIF">
                        
                        <span class=doccol>
                        
                        UIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SR:UIF">
                    </a>
                    UIF
                    <a class=headerlink href="#TIM15:SR:UIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by a trigger event (refer to control register (TIM15_SMCR)), if URS=0 and UDIS=0 in the TIMx_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No update occurred.<br><strong>0x1: B_0x1</strong>: Update interrupt pending. This bit is set by hardware when the registers are updated:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SR:CC1IF">
                    </a>
                    CC1IF
                    <a class=headerlink href="#TIM15:SR:CC1IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
If channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.
If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No compare match / No input capture occurred<br><strong>0x1: B_0x1</strong>: A compare match or an input capture occurred<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SR:CC2IF">
                    </a>
                    CC2IF
                    <a class=headerlink href="#TIM15:SR:CC2IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 interrupt flag
refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SR:COMIF">
                    </a>
                    COMIF
                    <a class=headerlink href="#TIM15:SR:COMIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    COM interrupt flag
This flag is set by hardware on a COM event (once the capture/compare control bits âCCxE, CCxNE, OCxMâ have been updated). It is cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No COM event occurred<br><strong>0x1: B_0x1</strong>: COM interrupt pending<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SR:TIF">
                    </a>
                    TIF
                    <a class=headerlink href="#TIM15:SR:TIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger interrupt flag
This flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode, both edges in case gated mode is selected). It is set when the counter starts or stops when gated mode is selected. It is cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No trigger event occurred<br><strong>0x1: B_0x1</strong>: Trigger interrupt pending<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SR:BIF">
                    </a>
                    BIF
                    <a class=headerlink href="#TIM15:SR:BIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break interrupt flag
This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No break event occurred<br><strong>0x1: B_0x1</strong>: An active level has been detected on the break input<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SR:CC1OF">
                    </a>
                    CC1OF
                    <a class=headerlink href="#TIM15:SR:CC1OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0â..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overcapture has been detected<br><strong>0x1: B_0x1</strong>: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:SR:CC2OF">
                    </a>
                    CC2OF
                    <a class=headerlink href="#TIM15:SR:CC2OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Capture/Compare 2 overcapture flag
Refer to CC1OF description.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:EGR"></a>
              EGR
              <a class=headerlink href="#TIM15:EGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>event generation register</p>
            <p>Offset: 0x14, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 83.33333333333333%"></div>
            </div>
            <p>
              <em>
                5/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:EGR:BG">
                        
                        <span class=doccol>
                        
                        BG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:EGR:TG">
                        
                        <span class=doccol>
                        
                        TG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:EGR:COMG">
                        
                        <span class=doccol>
                        
                        COMG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:EGR:CC2G">
                        
                        <span>
                        
                        CC2G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:EGR:CC1G">
                        
                        <span class=doccol>
                        
                        CC1G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:EGR:UG">
                        
                        <span class=doccol>
                        
                        UG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-EGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:EGR:UG">
                    </a>
                    UG
                    <a class=headerlink href="#TIM15:EGR:UG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update generation
This bit can be set by software, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:EGR:CC1G">
                    </a>
                    CC1G
                    <a class=headerlink href="#TIM15:EGR:CC1G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
If channel CC1 is configured as output:
CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
If channel CC1 is configured as input:
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: A capture/compare event is generated on channel 1:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:EGR:CC2G">
                    </a>
                    CC2G
                    <a class=headerlink href="#TIM15:EGR:CC2G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:EGR:COMG">
                    </a>
                    COMG
                    <a class=headerlink href="#TIM15:EGR:COMG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Capture/Compare control update generation
This bit can be set by software, it is automatically cleared by hardware.
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:EGR:TG">
                    </a>
                    TG
                    <a class=headerlink href="#TIM15:EGR:TG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:EGR:BG">
                    </a>
                    BG
                    <a class=headerlink href="#TIM15:EGR:BG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:CCMR1_Input"></a>
              CCMR1_Input
              <a class=headerlink href="#TIM15:CCMR1_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 1 (input
          mode)</p>
            <p>Offset: 0x18, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 66.66666666666667%"></div>
            </div>
            <p>
              <em>
                4/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM15:CCMR1_Input:IC2F">
                        
                        <span>
                        
                        IC2F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM15:CCMR1_Input:IC2PSC">
                        
                        <span>
                        
                        IC2PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM15:CCMR1_Input:CC2S">
                        
                        <span class=doccol>
                        
                        CC2S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM15:CCMR1_Input:IC1F">
                        
                        <span class=doccol>
                        
                        IC1F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM15:CCMR1_Input:IC1PSC">
                        
                        <span class=doccol>
                        
                        IC1PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM15:CCMR1_Input:CC1S">
                        
                        <span class=doccol>
                        
                        CC1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-CCMR1_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCMR1_Input:CC1S">
                    </a>
                    CC1S
                    <a class=headerlink href="#TIM15:CCMR1_Input:CC1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/Compare 1 Selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC1S bits are writable only when the channel is OFF (CC1E = '0â in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC1 channel is configured as input, IC1 is mapped on TI1<br><strong>0x2: B_0x2</strong>: CC1 channel is configured as input, IC1 is mapped on TI2<br><strong>0x3: B_0x3</strong>: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCMR1_Input:IC1PSC">
                    </a>
                    IC1PSC
                    <a class=headerlink href="#TIM15:CCMR1_Input:IC1PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 1 prescaler
This bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E=â0â (TIMx_CCER register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no prescaler, capture is done each time an edge is detected on the capture input<br><strong>0x1: B_0x1</strong>: capture is done once every 2 events<br><strong>0x2: B_0x2</strong>: capture is done once every 4 events<br><strong>0x3: B_0x3</strong>: capture is done once every 8 events<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCMR1_Input:IC1F">
                    </a>
                    IC1F
                    <a class=headerlink href="#TIM15:CCMR1_Input:IC1F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 1 filter
This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, sampling is done at fDTS<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCMR1_Input:CC2S">
                    </a>
                    CC2S
                    <a class=headerlink href="#TIM15:CCMR1_Input:CC2S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Capture/Compare 2 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC2S bits are writable only when the channel is OFF (CC2E = '0â in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC2 channel is configured as input, IC2 is mapped on TI2<br><strong>0x2: B_0x2</strong>: CC2 channel is configured as input, IC2 is mapped on TI1<br><strong>0x3: B_0x3</strong>: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCMR1_Input:IC2PSC">
                    </a>
                    IC2PSC
                    <a class=headerlink href="#TIM15:CCMR1_Input:IC2PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 10-11:
                    
                    Input capture 2 prescaler.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCMR1_Input:IC2F">
                    </a>
                    IC2F
                    <a class=headerlink href="#TIM15:CCMR1_Input:IC2F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-15:
                    
                    Input capture 2 filter.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:CCER"></a>
              CCER
              <a class=headerlink href="#TIM15:CCER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare enable
          register</p>
            <p>Offset: 0x20, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 57.142857142857146%"></div>
            </div>
            <p>
              <em>
                4/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CCER:CC2NP">
                        
                        <span>
                        
                        CC2NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CCER:CC2P">
                        
                        <span>
                        
                        CC2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CCER:CC2E">
                        
                        <span>
                        
                        CC2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CCER:CC1NP">
                        
                        <span class=doccol>
                        
                        CC1NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CCER:CC1NE">
                        
                        <span class=doccol>
                        
                        CC1NE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CCER:CC1P">
                        
                        <span class=doccol>
                        
                        CC1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CCER:CC1E">
                        
                        <span class=doccol>
                        
                        CC1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-CCER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCER:CC1E">
                    </a>
                    CC1E
                    <a class=headerlink href="#TIM15:CCER:CC1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/Compare 1 output enable
When CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to  for details..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Capture mode disabled / OC1 is not active (see below)<br><strong>0x1: B_0x1</strong>: Capture mode enabled / OC1 signal is output on the corresponding output pin<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCER:CC1P">
                    </a>
                    CC1P
                    <a class=headerlink href="#TIM15:CCER:CC1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 output polarity
When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.
CC1NP=0, CC1P=0:	non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).
CC1NP=0, CC1P=1:	inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).
CC1NP=1, CC1P=1:	non-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.
CC1NP=1, CC1P=0: this configuration is reserved, it must not be used.
Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)<br><strong>0x1: B_0x1</strong>: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCER:CC1NE">
                    </a>
                    CC1NE
                    <a class=headerlink href="#TIM15:CCER:CC1NE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 1 complementary output enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.<br><strong>0x1: B_0x1</strong>: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCER:CC1NP">
                    </a>
                    CC1NP
                    <a class=headerlink href="#TIM15:CCER:CC1NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 1 complementary output polarity
CC1 channel configured as output:
CC1 channel configured as input:
This bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer
to CC1P description.
Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (the channel is configured in output).
On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a Commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1N active high<br><strong>0x1: B_0x1</strong>: OC1N active low<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCER:CC2E">
                    </a>
                    CC2E
                    <a class=headerlink href="#TIM15:CCER:CC2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 2 output enable
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCER:CC2P">
                    </a>
                    CC2P
                    <a class=headerlink href="#TIM15:CCER:CC2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Capture/Compare 2 output polarity
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCER:CC2NP">
                    </a>
                    CC2NP
                    <a class=headerlink href="#TIM15:CCER:CC2NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Capture/Compare 2 complementary output polarity
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:CNT"></a>
              CNT
              <a class=headerlink href="#TIM15:CNT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>counter</p>
            <p>Offset: 0x24, reset: 0x00000000, access: Unspecified</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                1/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:CNT:UIFCPY">
                        
                        <span>
                        
                        UIFCPY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM15:CNT:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-CNT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CNT:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#TIM15:CNT:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    counter value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CNT:UIFCPY">
                    </a>
                    UIFCPY
                    <a class=headerlink href="#TIM15:CNT:UIFCPY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    UIF Copy.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:PSC"></a>
              PSC
              <a class=headerlink href="#TIM15:PSC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>prescaler</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM15:PSC:PSC">
                        
                        <span>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-PSC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:PSC:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#TIM15:PSC:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:ARR"></a>
              ARR
              <a class=headerlink href="#TIM15:ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>auto-reload register</p>
            <p>Offset: 0x2C, reset: 0x0000FFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM15:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#TIM15:ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Auto-reload value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:RCR"></a>
              RCR
              <a class=headerlink href="#TIM15:RCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>repetition counter register</p>
            <p>Offset: 0x30, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#TIM15:RCR:REP">
                        
                        <span>
                        
                        REP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-RCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:RCR:REP">
                    </a>
                    REP
                    <a class=headerlink href="#TIM15:RCR:REP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Repetition counter value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:CCR1"></a>
              CCR1
              <a class=headerlink href="#TIM15:CCR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 1</p>
            <p>Offset: 0x34, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM15:CCR1:CCR1">
                        
                        <span>
                        
                        CCR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-CCR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCR1:CCR1">
                    </a>
                    CCR1
                    <a class=headerlink href="#TIM15:CCR1:CCR1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare 1 value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:CCR2"></a>
              CCR2
              <a class=headerlink href="#TIM15:CCR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 2</p>
            <p>Offset: 0x38, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM15:CCR2:CCR2">
                        
                        <span>
                        
                        CCR2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-CCR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:CCR2:CCR2">
                    </a>
                    CCR2
                    <a class=headerlink href="#TIM15:CCR2:CCR2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare 2 value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:BDTR"></a>
              BDTR
              <a class=headerlink href="#TIM15:BDTR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>break and dead-time register</p>
            <p>Offset: 0x44, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 90.9090909090909%"></div>
            </div>
            <p>
              <em>
                10/11
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:BKBID">
                        
                        <span class=doccol>
                        
                        BKBID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:BKDSRM">
                        
                        <span class=doccol>
                        
                        BKDSRM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:BKF">
                        
                        <span class=doccol>
                        
                        BKF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:MOE">
                        
                        <span class=doccol>
                        
                        MOE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:AOE">
                        
                        <span class=doccol>
                        
                        AOE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:BKP">
                        
                        <span class=doccol>
                        
                        BKP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:BKE">
                        
                        <span class=doccol>
                        
                        BKE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:OSSR">
                        
                        <span class=doccol>
                        
                        OSSR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:OSSI">
                        
                        <span class=doccol>
                        
                        OSSI</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:LOCK">
                        
                        <span class=doccol>
                        
                        LOCK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#TIM15:BDTR:DTG">
                        
                        <span>
                        
                        DTG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-BDTR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:DTG">
                    </a>
                    DTG
                    <a class=headerlink href="#TIM15:BDTR:DTG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Dead-time generator setup
This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.
DTG[7:5]=0xx => DT=DTG[7:0]x tdtg with tdtg=tDTS
DTG[7:5]=10x => DT=(64+DTG[5:0])xtdtg with Tdtg=2xtDTS
DTG[7:5]=110 => DT=(32+DTG[4:0])xtdtg with Tdtg=8xtDTS
DTG[7:5]=111 => DT=(32+DTG[4:0])xtdtg with Tdtg=16xtDTS
Example if TDTS=125ns (8MHz), dead-time possible values are:
0 to 15875 ns by 125 ns steps,
16 Âµs to 31750 ns by 250 ns steps,
32 Âµs to 63 Âµs by 1 Âµs steps,
64 Âµs to 126 Âµs by 2 Âµs steps
Note: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:LOCK">
                    </a>
                    LOCK
                    <a class=headerlink href="#TIM15:BDTR:LOCK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Lock configuration
These bits offer a write protection against software errors.
Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LOCK OFF - No bit is write protected<br><strong>0x1: B_0x1</strong>: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written<br><strong>0x2: B_0x2</strong>: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written.<br><strong>0x3: B_0x3</strong>: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:OSSI">
                    </a>
                    OSSI
                    <a class=headerlink href="#TIM15:BDTR:OSSI">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Off-state selection for Idle mode
This bit is used when MOE=0 on channels configured as outputs.
See OC/OCN enable description for more details (enable register (TIM15_CCER) on pageÂ 818).
Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)<br><strong>0x1: B_0x1</strong>: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1. OC/OCN enable output signal=1)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:OSSR">
                    </a>
                    OSSR
                    <a class=headerlink href="#TIM15:BDTR:OSSR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Off-state selection for Run mode
This bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.
See OC/OCN enable description for more details (enable register (TIM15_CCER) on pageÂ 818).
Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the AFIO logic, which forces a Hi-Z state)<br><strong>0x1: B_0x1</strong>: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer). <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:BKE">
                    </a>
                    BKE
                    <a class=headerlink href="#TIM15:BDTR:BKE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Break enable
1; Break inputs (BRK and CCS clock failure event) enabled
This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break inputs (BRK and CCS clock failure event) disabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:BKP">
                    </a>
                    BKP
                    <a class=headerlink href="#TIM15:BDTR:BKP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Break polarity
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK is active low<br><strong>0x1: B_0x1</strong>: Break input BRK is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:AOE">
                    </a>
                    AOE
                    <a class=headerlink href="#TIM15:BDTR:AOE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Automatic output enable
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: MOE can be set only by software<br><strong>0x1: B_0x1</strong>: MOE can be set by software or automatically at the next update event (if the break input is not be active)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:MOE">
                    </a>
                    MOE
                    <a class=headerlink href="#TIM15:BDTR:MOE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Main output enable
This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.
See OC/OCN enable description for more details (enable register (TIM15_CCER) on pageÂ 818)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.<br><strong>0x1: B_0x1</strong>: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:BKF">
                    </a>
                    BKF
                    <a class=headerlink href="#TIM15:BDTR:BKF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-19:
                    
                    Break filter
This bit-field defines the frequency used to sample the BRK input signal and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:
Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, BRK acts asynchronously<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:BKDSRM">
                    </a>
                    BKDSRM
                    <a class=headerlink href="#TIM15:BDTR:BKDSRM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 26:
                    
                    Break Disarm
This bit is cleared by hardware when no break source is active.
The BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK is armed<br><strong>0x1: B_0x1</strong>: Break input BRK is disarmed<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:BDTR:BKBID">
                    </a>
                    BKBID
                    <a class=headerlink href="#TIM15:BDTR:BKBID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    Break Bidirectional
In the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.
Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK in input mode<br><strong>0x1: B_0x1</strong>: Break input BRK in bidirectional mode<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:DCR"></a>
              DCR
              <a class=headerlink href="#TIM15:DCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA control register</p>
            <p>Offset: 0x48, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM15:DCR:DBL">
                        
                        <span class=doccol>
                        
                        DBL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM15:DCR:DBA">
                        
                        <span class=doccol>
                        
                        DBA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-DCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DCR:DBA">
                    </a>
                    DBA
                    <a class=headerlink href="#TIM15:DCR:DBA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    DMA base address
This 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.
Example:
....</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_CR1,<br><strong>0x1: B_0x1</strong>: TIMx_CR2,<br><strong>0x2: B_0x2</strong>: TIMx_SMCR,<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DCR:DBL">
                    </a>
                    DBL
                    <a class=headerlink href="#TIM15:DCR:DBL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-12:
                    
                    DMA burst length
This 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).
....</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1 transfer,<br><strong>0x1: B_0x1</strong>: 2 transfers,<br><strong>0x2: B_0x2</strong>: 3 transfers,<br><strong>0x11: B_0x11</strong>: 18 transfers.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:DMAR"></a>
              DMAR
              <a class=headerlink href="#TIM15:DMAR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA address for full transfer</p>
            <p>Offset: 0x4C, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM15:DMAR:DMAB">
                        
                        <span>
                        
                        DMAB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-DMAR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:DMAR:DMAB">
                    </a>
                    DMAB
                    <a class=headerlink href="#TIM15:DMAR:DMAB">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    DMA register for burst
              accesses.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:AF1"></a>
              AF1
              <a class=headerlink href="#TIM15:AF1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM15 alternate register 1</p>
            <p>Offset: 0x60, reset: 0x00000001, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:AF1:BKCMP2P">
                        
                        <span class=doccol>
                        
                        BKCMP2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:AF1:BKCMP1P">
                        
                        <span class=doccol>
                        
                        BKCMP1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:AF1:BKINP">
                        
                        <span class=doccol>
                        
                        BKINP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:AF1:BKCMP2E">
                        
                        <span class=doccol>
                        
                        BKCMP2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:AF1:BKCMP1E">
                        
                        <span class=doccol>
                        
                        BKCMP1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM15:AF1:BKINE">
                        
                        <span class=doccol>
                        
                        BKINE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-AF1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:AF1:BKINE">
                    </a>
                    BKINE
                    <a class=headerlink href="#TIM15:AF1:BKINE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    BRK BKIN input enable
This bit enables the BKIN alternate function input for the timerâs BRK input. BKIN input is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN input disabled<br><strong>0x1: B_0x1</strong>: BKIN input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:AF1:BKCMP1E">
                    </a>
                    BKCMP1E
                    <a class=headerlink href="#TIM15:AF1:BKCMP1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    BRK COMP1 enable
This bit enables the COMP1 for the timerâs BRK input. COMP1 output is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input disabled<br><strong>0x1: B_0x1</strong>: COMP1 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:AF1:BKCMP2E">
                    </a>
                    BKCMP2E
                    <a class=headerlink href="#TIM15:AF1:BKCMP2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    BRK COMP2 enable
This bit enables the COMP2 for the timerâs BRK input. COMP2 output is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input disabled<br><strong>0x1: B_0x1</strong>: COMP2 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:AF1:BKINP">
                    </a>
                    BKINP
                    <a class=headerlink href="#TIM15:AF1:BKINP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    BRK BKIN input polarity
This bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN input is active low<br><strong>0x1: B_0x1</strong>: BKIN input is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:AF1:BKCMP1P">
                    </a>
                    BKCMP1P
                    <a class=headerlink href="#TIM15:AF1:BKCMP1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    BRK COMP1 input polarity
This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input is active low<br><strong>0x1: B_0x1</strong>: COMP1 input is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:AF1:BKCMP2P">
                    </a>
                    BKCMP2P
                    <a class=headerlink href="#TIM15:AF1:BKCMP2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    BRK COMP2 input polarity
This bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input is active low<br><strong>0x1: B_0x1</strong>: COMP2 input is active high<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM15:TISEL"></a>
              TISEL
              <a class=headerlink href="#TIM15:TISEL">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>input selection register</p>
            <p>Offset: 0x68, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM15:TISEL:TI2SEL">
                        
                        <span class=doccol>
                        
                        TI2SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM15:TISEL:TI1SEL">
                        
                        <span class=doccol>
                        
                        TI1SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM15-TISEL-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:TISEL:TI1SEL">
                    </a>
                    TI1SEL
                    <a class=headerlink href="#TIM15:TISEL:TI1SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    selects TI1[0] to TI1[15] input
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM15_CH1 input<br><strong>0x1: B_0x1</strong>: TIM2_IC1<br><strong>0x2: B_0x2</strong>: TIM3_IC1<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM15:TISEL:TI2SEL">
                    </a>
                    TI2SEL
                    <a class=headerlink href="#TIM15:TISEL:TI2SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    selects TI2[0] to TI2[15] input
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM15_CH2 input<br><strong>0x1: B_0x1</strong>: TIM2_IC2<br><strong>0x2: B_0x2</strong>: TIM3_IC2<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="TIM16"></a>
        TIM16
        <a class=headerlink href="#TIM16">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40014400: General purpose timers</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 86.36363636363636%"></div>
      </div>
      <p>
        <em>
          57/66
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="TIM16-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:CR1"></a>
              CR1
              <a class=headerlink href="#TIM16:CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR1:UIFREMAP">
                        
                        <span class=doccol>
                        
                        UIFREMAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM16:CR1:CKD">
                        
                        <span class=doccol>
                        
                        CKD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR1:ARPE">
                        
                        <span class=doccol>
                        
                        ARPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR1:OPM">
                        
                        <span class=doccol>
                        
                        OPM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR1:URS">
                        
                        <span class=doccol>
                        
                        URS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR1:UDIS">
                        
                        <span class=doccol>
                        
                        UDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR1:CEN">
                        
                        <span class=doccol>
                        
                        CEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR1:CEN">
                    </a>
                    CEN
                    <a class=headerlink href="#TIM16:CR1:CEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Counter enable
Note: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter disabled<br><strong>0x1: B_0x1</strong>: Counter enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR1:UDIS">
                    </a>
                    UDIS
                    <a class=headerlink href="#TIM16:CR1:UDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller
Buffered registers are then loaded with their preload values..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UEV enabled. The Update (UEV) event is generated by one of the following events:<br><strong>0x1: B_0x1</strong>: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR1:URS">
                    </a>
                    URS
                    <a class=headerlink href="#TIM16:CR1:URS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Update request source
This bit is set and cleared by software to select the UEV event sources.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Any of the following events generate an update interrupt or DMA request if enabled. These events can be: <br><strong>0x1: B_0x1</strong>: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR1:OPM">
                    </a>
                    OPM
                    <a class=headerlink href="#TIM16:CR1:OPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    One pulse mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter is not stopped at update event<br><strong>0x1: B_0x1</strong>: Counter stops counting at the next update event (clearing the bit CEN)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR1:ARPE">
                    </a>
                    ARPE
                    <a class=headerlink href="#TIM16:CR1:ARPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Auto-reload preload enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_ARR register is not buffered<br><strong>0x1: B_0x1</strong>: TIMx_ARR register is buffered<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR1:CKD">
                    </a>
                    CKD
                    <a class=headerlink href="#TIM16:CR1:CKD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Clock division
This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters (TIx),.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: tDTS=tCK_INT<br><strong>0x1: B_0x1</strong>: tDTS=2*tCK_INT<br><strong>0x2: B_0x2</strong>: tDTS=4*tCK_INT<br><strong>0x3: B_0x3</strong>: Reserved, do not program this value<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR1:UIFREMAP">
                    </a>
                    UIFREMAP
                    <a class=headerlink href="#TIM16:CR1:UIFREMAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    UIF status bit remapping.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.<br><strong>0x1: B_0x1</strong>: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:CR2"></a>
              CR2
              <a class=headerlink href="#TIM16:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 2</p>
            <p>Offset: 0x4, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                5/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR2:OIS1N">
                        
                        <span class=doccol>
                        
                        OIS1N</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR2:OIS1">
                        
                        <span class=doccol>
                        
                        OIS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR2:CCDS">
                        
                        <span class=doccol>
                        
                        CCDS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR2:CCUS">
                        
                        <span class=doccol>
                        
                        CCUS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CR2:CCPC">
                        
                        <span class=doccol>
                        
                        CCPC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR2:CCPC">
                    </a>
                    CCPC
                    <a class=headerlink href="#TIM16:CR2:CCPC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/compare preloaded control
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCxE, CCxNE and OCxM bits are not preloaded<br><strong>0x1: B_0x1</strong>: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when COM bit is set.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR2:CCUS">
                    </a>
                    CCUS
                    <a class=headerlink href="#TIM16:CR2:CCUS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/compare control update selection
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only.<br><strong>0x1: B_0x1</strong>: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR2:CCDS">
                    </a>
                    CCDS
                    <a class=headerlink href="#TIM16:CR2:CCDS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/compare DMA selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCx DMA request sent when CCx event occurs<br><strong>0x1: B_0x1</strong>: CCx DMA requests sent when update event occurs<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR2:OIS1">
                    </a>
                    OIS1
                    <a class=headerlink href="#TIM16:CR2:OIS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Output Idle state 1 (OC1 output)
Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0<br><strong>0x1: B_0x1</strong>: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CR2:OIS1N">
                    </a>
                    OIS1N
                    <a class=headerlink href="#TIM16:CR2:OIS1N">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Output Idle state 1 (OC1N output)
Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1N=0 after a dead-time when MOE=0<br><strong>0x1: B_0x1</strong>: OC1N=1 after a dead-time when MOE=0<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:DIER"></a>
              DIER
              <a class=headerlink href="#TIM16:DIER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA/Interrupt enable register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:DIER:CC1DE">
                        
                        <span class=doccol>
                        
                        CC1DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:DIER:UDE">
                        
                        <span class=doccol>
                        
                        UDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:DIER:BIE">
                        
                        <span class=doccol>
                        
                        BIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:DIER:COMIE">
                        
                        <span class=doccol>
                        
                        COMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:DIER:CC1IE">
                        
                        <span class=doccol>
                        
                        CC1IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:DIER:UIE">
                        
                        <span class=doccol>
                        
                        UIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-DIER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:DIER:UIE">
                    </a>
                    UIE
                    <a class=headerlink href="#TIM16:DIER:UIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update interrupt disabled<br><strong>0x1: B_0x1</strong>: Update interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:DIER:CC1IE">
                    </a>
                    CC1IE
                    <a class=headerlink href="#TIM16:DIER:CC1IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 interrupt disabled<br><strong>0x1: B_0x1</strong>: CC1 interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:DIER:COMIE">
                    </a>
                    COMIE
                    <a class=headerlink href="#TIM16:DIER:COMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    COM interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COM interrupt disabled<br><strong>0x1: B_0x1</strong>: COM interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:DIER:BIE">
                    </a>
                    BIE
                    <a class=headerlink href="#TIM16:DIER:BIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break interrupt disabled<br><strong>0x1: B_0x1</strong>: Break interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:DIER:UDE">
                    </a>
                    UDE
                    <a class=headerlink href="#TIM16:DIER:UDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Update DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update DMA request disabled<br><strong>0x1: B_0x1</strong>: Update DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:DIER:CC1DE">
                    </a>
                    CC1DE
                    <a class=headerlink href="#TIM16:DIER:CC1DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 DMA request disabled<br><strong>0x1: B_0x1</strong>: CC1 DMA request enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:SR"></a>
              SR
              <a class=headerlink href="#TIM16:SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>status register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                5/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:SR:CC1OF">
                        
                        <span class=doccol>
                        
                        CC1OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:SR:BIF">
                        
                        <span class=doccol>
                        
                        BIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:SR:COMIF">
                        
                        <span class=doccol>
                        
                        COMIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:SR:CC1IF">
                        
                        <span class=doccol>
                        
                        CC1IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:SR:UIF">
                        
                        <span class=doccol>
                        
                        UIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:SR:UIF">
                    </a>
                    UIF
                    <a class=headerlink href="#TIM16:SR:UIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No update occurred.<br><strong>0x1: B_0x1</strong>: Update interrupt pending. This bit is set by hardware when the registers are updated:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:SR:CC1IF">
                    </a>
                    CC1IF
                    <a class=headerlink href="#TIM16:SR:CC1IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
If channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.
If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No compare match / No input capture occurred<br><strong>0x1: B_0x1</strong>: A compare match or an input capture occurred<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:SR:COMIF">
                    </a>
                    COMIF
                    <a class=headerlink href="#TIM16:SR:COMIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    COM interrupt flag
This flag is set by hardware on a COM event (once the capture/compare control bits âCCxE, CCxNE, OCxMâ have been updated). It is cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No COM event occurred<br><strong>0x1: B_0x1</strong>: COM interrupt pending<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:SR:BIF">
                    </a>
                    BIF
                    <a class=headerlink href="#TIM16:SR:BIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break interrupt flag
This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No break event occurred<br><strong>0x1: B_0x1</strong>: An active level has been detected on the break input<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:SR:CC1OF">
                    </a>
                    CC1OF
                    <a class=headerlink href="#TIM16:SR:CC1OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0â..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overcapture has been detected<br><strong>0x1: B_0x1</strong>: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:EGR"></a>
              EGR
              <a class=headerlink href="#TIM16:EGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>event generation register</p>
            <p>Offset: 0x14, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                4/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:EGR:BG">
                        
                        <span class=doccol>
                        
                        BG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:EGR:COMG">
                        
                        <span class=doccol>
                        
                        COMG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:EGR:CC1G">
                        
                        <span class=doccol>
                        
                        CC1G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:EGR:UG">
                        
                        <span class=doccol>
                        
                        UG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-EGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:EGR:UG">
                    </a>
                    UG
                    <a class=headerlink href="#TIM16:EGR:UG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update generation
This bit can be set by software, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action.<br><strong>0x1: B_0x1</strong>: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:EGR:CC1G">
                    </a>
                    CC1G
                    <a class=headerlink href="#TIM16:EGR:CC1G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
If channel CC1 is configured as output:
CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
If channel CC1 is configured as input:
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action.<br><strong>0x1: B_0x1</strong>: A capture/compare event is generated on channel 1:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:EGR:COMG">
                    </a>
                    COMG
                    <a class=headerlink href="#TIM16:EGR:COMG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Capture/Compare control update generation
This bit can be set by software, it is automatically cleared by hardware.
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:EGR:BG">
                    </a>
                    BG
                    <a class=headerlink href="#TIM16:EGR:BG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action.<br><strong>0x1: B_0x1</strong>: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:CCMR1_Input"></a>
              CCMR1_Input
              <a class=headerlink href="#TIM16:CCMR1_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 1 (input
          mode)</p>
            <p>Offset: 0x18, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                3/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM16:CCMR1_Input:IC1F">
                        
                        <span class=doccol>
                        
                        IC1F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM16:CCMR1_Input:IC1PSC">
                        
                        <span class=doccol>
                        
                        IC1PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM16:CCMR1_Input:CC1S">
                        
                        <span class=doccol>
                        
                        CC1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-CCMR1_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CCMR1_Input:CC1S">
                    </a>
                    CC1S
                    <a class=headerlink href="#TIM16:CCMR1_Input:CC1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/Compare 1 Selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Others: Reserved
Note: CC1S bits are writable only when the channel is OFF (CC1E = '0â in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC1 channel is configured as input, IC1 is mapped on TI1<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CCMR1_Input:IC1PSC">
                    </a>
                    IC1PSC
                    <a class=headerlink href="#TIM16:CCMR1_Input:IC1PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 1 prescaler
This bit-field defines the ratio of the prescaler acting on CC1 input (IC1).
The prescaler is reset as soon as CC1E=â0â (TIMx_CCER register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no prescaler, capture is done each time an edge is detected on the capture input.<br><strong>0x1: B_0x1</strong>: capture is done once every 2 events<br><strong>0x2: B_0x2</strong>: capture is done once every 4 events<br><strong>0x3: B_0x3</strong>: capture is done once every 8 events<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CCMR1_Input:IC1F">
                    </a>
                    IC1F
                    <a class=headerlink href="#TIM16:CCMR1_Input:IC1F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 1 filter
This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, sampling is done at fDTS<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:CCER"></a>
              CCER
              <a class=headerlink href="#TIM16:CCER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare enable
          register</p>
            <p>Offset: 0x20, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                4/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CCER:CC1NP">
                        
                        <span class=doccol>
                        
                        CC1NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CCER:CC1NE">
                        
                        <span class=doccol>
                        
                        CC1NE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CCER:CC1P">
                        
                        <span class=doccol>
                        
                        CC1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CCER:CC1E">
                        
                        <span class=doccol>
                        
                        CC1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-CCER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CCER:CC1E">
                    </a>
                    CC1E
                    <a class=headerlink href="#TIM16:CCER:CC1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/Compare 1 output enable
When CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to  for details..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Capture mode disabled / OC1 is not active (see below)<br><strong>0x1: B_0x1</strong>: Capture mode enabled / OC1 signal is output on the corresponding output pin<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CCER:CC1P">
                    </a>
                    CC1P
                    <a class=headerlink href="#TIM16:CCER:CC1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 output polarity
When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.
CC1NP=0, CC1P=0:	non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).
CC1NP=0, CC1P=1:	inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).
CC1NP=1, CC1P=1:	non-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.
CC1NP=1, CC1P=0:	this configuration is reserved, it must not be used.
Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)<br><strong>0x1: B_0x1</strong>: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CCER:CC1NE">
                    </a>
                    CC1NE
                    <a class=headerlink href="#TIM16:CCER:CC1NE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 1 complementary output enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.<br><strong>0x1: B_0x1</strong>: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CCER:CC1NP">
                    </a>
                    CC1NP
                    <a class=headerlink href="#TIM16:CCER:CC1NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 1 complementary output polarity
CC1 channel configured as output:
CC1 channel configured as input:
This bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer
to the description of CC1P.
Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (the channel is configured in output).
On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1N active high<br><strong>0x1: B_0x1</strong>: OC1N active low<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:CNT"></a>
              CNT
              <a class=headerlink href="#TIM16:CNT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>counter</p>
            <p>Offset: 0x24, reset: 0x00000000, access: Unspecified</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                1/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:CNT:UIFCPY">
                        
                        <span>
                        
                        UIFCPY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM16:CNT:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-CNT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CNT:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#TIM16:CNT:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    counter value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CNT:UIFCPY">
                    </a>
                    UIFCPY
                    <a class=headerlink href="#TIM16:CNT:UIFCPY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    UIF Copy.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:PSC"></a>
              PSC
              <a class=headerlink href="#TIM16:PSC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>prescaler</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM16:PSC:PSC">
                        
                        <span>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-PSC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:PSC:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#TIM16:PSC:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:ARR"></a>
              ARR
              <a class=headerlink href="#TIM16:ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>auto-reload register</p>
            <p>Offset: 0x2C, reset: 0x0000FFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM16:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#TIM16:ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Auto-reload value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:RCR"></a>
              RCR
              <a class=headerlink href="#TIM16:RCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>repetition counter register</p>
            <p>Offset: 0x30, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#TIM16:RCR:REP">
                        
                        <span>
                        
                        REP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-RCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:RCR:REP">
                    </a>
                    REP
                    <a class=headerlink href="#TIM16:RCR:REP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Repetition counter value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:CCR1"></a>
              CCR1
              <a class=headerlink href="#TIM16:CCR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 1</p>
            <p>Offset: 0x34, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM16:CCR1:CCR1">
                        
                        <span>
                        
                        CCR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-CCR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:CCR1:CCR1">
                    </a>
                    CCR1
                    <a class=headerlink href="#TIM16:CCR1:CCR1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare 1 value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:BDTR"></a>
              BDTR
              <a class=headerlink href="#TIM16:BDTR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>break and dead-time register</p>
            <p>Offset: 0x44, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 90.9090909090909%"></div>
            </div>
            <p>
              <em>
                10/11
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:BKBID">
                        
                        <span class=doccol>
                        
                        BKBID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:BKDSRM">
                        
                        <span class=doccol>
                        
                        BKDSRM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:BKF">
                        
                        <span class=doccol>
                        
                        BKF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:MOE">
                        
                        <span class=doccol>
                        
                        MOE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:AOE">
                        
                        <span class=doccol>
                        
                        AOE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:BKP">
                        
                        <span class=doccol>
                        
                        BKP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:BKE">
                        
                        <span class=doccol>
                        
                        BKE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:OSSR">
                        
                        <span class=doccol>
                        
                        OSSR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:OSSI">
                        
                        <span class=doccol>
                        
                        OSSI</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:LOCK">
                        
                        <span class=doccol>
                        
                        LOCK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#TIM16:BDTR:DTG">
                        
                        <span>
                        
                        DTG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-BDTR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:DTG">
                    </a>
                    DTG
                    <a class=headerlink href="#TIM16:BDTR:DTG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Dead-time generator setup
This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.
DTG[7:5]=0xx => DT=DTG[7:0]x tdtg with tdtg=tDTS
DTG[7:5]=10x => DT=(64+DTG[5:0])xtdtg with Tdtg=2xtDTS
DTG[7:5]=110 => DT=(32+DTG[4:0])xtdtg with Tdtg=8xtDTS
DTG[7:5]=111 => DT=(32+DTG[4:0])xtdtg with Tdtg=16xtDTS
Example if TDTS=125ns (8MHz), dead-time possible values are:
0 to 15875 ns by 125 ns steps,
16 Âµs to 31750 ns by 250 ns steps,
32 Âµs to 63 Âµs by 1 Âµs steps,
64 Âµs to 126 Âµs by 2 Âµs steps
Note: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:LOCK">
                    </a>
                    LOCK
                    <a class=headerlink href="#TIM16:BDTR:LOCK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Lock configuration
These bits offer a write protection against software errors.
Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LOCK OFF - No bit is write protected<br><strong>0x1: B_0x1</strong>: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written.<br><strong>0x2: B_0x2</strong>: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written.<br><strong>0x3: B_0x3</strong>: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:OSSI">
                    </a>
                    OSSI
                    <a class=headerlink href="#TIM16:BDTR:OSSI">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Off-state selection for Idle mode
This bit is used when MOE=0 on channels configured as outputs.
See OC/OCN enable description for more details (enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on pageÂ 846).
Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)<br><strong>0x1: B_0x1</strong>: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1. OC/OCN enable output signal=1)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:OSSR">
                    </a>
                    OSSR
                    <a class=headerlink href="#TIM16:BDTR:OSSR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Off-state selection for Run mode
This bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.
See OC/OCN enable description for more details (enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on pageÂ 846).
Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the AFIO logic, which forces a Hi-Z state)<br><strong>0x1: B_0x1</strong>: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:BKE">
                    </a>
                    BKE
                    <a class=headerlink href="#TIM16:BDTR:BKE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Break enable
1; Break inputs (BRK and CCS clock failure event) enabled
Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break inputs (BRK and CCS clock failure event) disabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:BKP">
                    </a>
                    BKP
                    <a class=headerlink href="#TIM16:BDTR:BKP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Break polarity
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK is active low<br><strong>0x1: B_0x1</strong>: Break input BRK is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:AOE">
                    </a>
                    AOE
                    <a class=headerlink href="#TIM16:BDTR:AOE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Automatic output enable
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: MOE can be set only by software<br><strong>0x1: B_0x1</strong>: MOE can be set by software or automatically at the next update event (if the break input is not be active)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:MOE">
                    </a>
                    MOE
                    <a class=headerlink href="#TIM16:BDTR:MOE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Main output enable
This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.
enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on pageÂ 846)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.<br><strong>0x1: B_0x1</strong>: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register)See OC/OCN enable description for more details (<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:BKF">
                    </a>
                    BKF
                    <a class=headerlink href="#TIM16:BDTR:BKF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-19:
                    
                    Break filter
This bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:
This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, BRK acts asynchronously<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:BKDSRM">
                    </a>
                    BKDSRM
                    <a class=headerlink href="#TIM16:BDTR:BKDSRM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 26:
                    
                    Break Disarm
This bit is cleared by hardware when no break source is active.
The BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK is armed<br><strong>0x1: B_0x1</strong>: Break input BRK is disarmed<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:BDTR:BKBID">
                    </a>
                    BKBID
                    <a class=headerlink href="#TIM16:BDTR:BKBID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    Break Bidirectional
In the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.
Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK in input mode<br><strong>0x1: B_0x1</strong>: Break input BRK in bidirectional mode<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:DCR"></a>
              DCR
              <a class=headerlink href="#TIM16:DCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA control register</p>
            <p>Offset: 0x48, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM16:DCR:DBL">
                        
                        <span class=doccol>
                        
                        DBL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM16:DCR:DBA">
                        
                        <span class=doccol>
                        
                        DBA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-DCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:DCR:DBA">
                    </a>
                    DBA
                    <a class=headerlink href="#TIM16:DCR:DBA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    DMA base address
This 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.
Example:
...
Example: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_CR1,<br><strong>0x1: B_0x1</strong>: TIMx_CR2,<br><strong>0x2: B_0x2</strong>: TIMx_SMCR,<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:DCR:DBL">
                    </a>
                    DBL
                    <a class=headerlink href="#TIM16:DCR:DBL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-12:
                    
                    DMA burst length
This 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).
....</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1 transfer,<br><strong>0x1: B_0x1</strong>: 2 transfers,<br><strong>0x2: B_0x2</strong>: 3 transfers,<br><strong>0x11: B_0x11</strong>: 18 transfers.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:DMAR"></a>
              DMAR
              <a class=headerlink href="#TIM16:DMAR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA address for full transfer</p>
            <p>Offset: 0x4C, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM16:DMAR:DMAB">
                        
                        <span>
                        
                        DMAB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-DMAR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:DMAR:DMAB">
                    </a>
                    DMAB
                    <a class=headerlink href="#TIM16:DMAR:DMAB">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    DMA register for burst
              accesses.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:AF1"></a>
              AF1
              <a class=headerlink href="#TIM16:AF1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM17 option register 1</p>
            <p>Offset: 0x60, reset: 0x00000001, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:AF1:BKCMP2P">
                        
                        <span class=doccol>
                        
                        BKCMP2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:AF1:BKCMP1P">
                        
                        <span class=doccol>
                        
                        BKCMP1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:AF1:BKINP">
                        
                        <span class=doccol>
                        
                        BKINP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:AF1:BKCMP2E">
                        
                        <span class=doccol>
                        
                        BKCMP2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:AF1:BKCMP1E">
                        
                        <span class=doccol>
                        
                        BKCMP1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM16:AF1:BKINE">
                        
                        <span class=doccol>
                        
                        BKINE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-AF1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:AF1:BKINE">
                    </a>
                    BKINE
                    <a class=headerlink href="#TIM16:AF1:BKINE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    BRK BKIN input enable
This bit enables the BKIN alternate function input for the timerâs BRK input. BKIN input is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN input disabled<br><strong>0x1: B_0x1</strong>: BKIN input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:AF1:BKCMP1E">
                    </a>
                    BKCMP1E
                    <a class=headerlink href="#TIM16:AF1:BKCMP1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    BRK COMP1 enable
This bit enables the COMP1 for the timerâs BRK input. COMP1 output is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input disabled<br><strong>0x1: B_0x1</strong>: COMP1 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:AF1:BKCMP2E">
                    </a>
                    BKCMP2E
                    <a class=headerlink href="#TIM16:AF1:BKCMP2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    BRK COMP2 enable
This bit enables the COMP2 for the timerâs BRK input. COMP2 output is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input disabled<br><strong>0x1: B_0x1</strong>: COMP2 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:AF1:BKINP">
                    </a>
                    BKINP
                    <a class=headerlink href="#TIM16:AF1:BKINP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    BRK BKIN input polarity
This bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN input is active low<br><strong>0x1: B_0x1</strong>: BKIN input is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:AF1:BKCMP1P">
                    </a>
                    BKCMP1P
                    <a class=headerlink href="#TIM16:AF1:BKCMP1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    BRK COMP1 input polarity
This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input is active low<br><strong>0x1: B_0x1</strong>: COMP1 input is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:AF1:BKCMP2P">
                    </a>
                    BKCMP2P
                    <a class=headerlink href="#TIM16:AF1:BKCMP2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    BRK COMP2 input polarity
This bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input is active low<br><strong>0x1: B_0x1</strong>: COMP2 input is active high<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM16:TISEL"></a>
              TISEL
              <a class=headerlink href="#TIM16:TISEL">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>input selection register</p>
            <p>Offset: 0x68, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM16:TISEL:TI1SEL">
                        
                        <span class=doccol>
                        
                        TI1SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM16-TISEL-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM16:TISEL:TI1SEL">
                    </a>
                    TI1SEL
                    <a class=headerlink href="#TIM16:TISEL:TI1SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    selects TI1[0] to TI1[15] input
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM16_CH1 input<br><strong>0x1: B_0x1</strong>: LSI<br><strong>0x2: B_0x2</strong>: LSE<br><strong>0x3: B_0x3</strong>: RTC wakeup<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="TIM17"></a>
        TIM17
        <a class=headerlink href="#TIM17">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40014800: General purpose timers</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 86.36363636363636%"></div>
      </div>
      <p>
        <em>
          57/66
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="TIM17-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:CR1"></a>
              CR1
              <a class=headerlink href="#TIM17:CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                7/7
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR1:UIFREMAP">
                        
                        <span class=doccol>
                        
                        UIFREMAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM17:CR1:CKD">
                        
                        <span class=doccol>
                        
                        CKD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR1:ARPE">
                        
                        <span class=doccol>
                        
                        ARPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR1:OPM">
                        
                        <span class=doccol>
                        
                        OPM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR1:URS">
                        
                        <span class=doccol>
                        
                        URS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR1:UDIS">
                        
                        <span class=doccol>
                        
                        UDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR1:CEN">
                        
                        <span class=doccol>
                        
                        CEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR1:CEN">
                    </a>
                    CEN
                    <a class=headerlink href="#TIM17:CR1:CEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Counter enable
Note: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter disabled<br><strong>0x1: B_0x1</strong>: Counter enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR1:UDIS">
                    </a>
                    UDIS
                    <a class=headerlink href="#TIM17:CR1:UDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller
Buffered registers are then loaded with their preload values..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UEV enabled. The Update (UEV) event is generated by one of the following events:<br><strong>0x1: B_0x1</strong>: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR1:URS">
                    </a>
                    URS
                    <a class=headerlink href="#TIM17:CR1:URS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Update request source
This bit is set and cleared by software to select the UEV event sources.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Any of the following events generate an update interrupt or DMA request if enabled. These events can be: <br><strong>0x1: B_0x1</strong>: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR1:OPM">
                    </a>
                    OPM
                    <a class=headerlink href="#TIM17:CR1:OPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    One pulse mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter is not stopped at update event<br><strong>0x1: B_0x1</strong>: Counter stops counting at the next update event (clearing the bit CEN)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR1:ARPE">
                    </a>
                    ARPE
                    <a class=headerlink href="#TIM17:CR1:ARPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Auto-reload preload enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_ARR register is not buffered<br><strong>0x1: B_0x1</strong>: TIMx_ARR register is buffered<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR1:CKD">
                    </a>
                    CKD
                    <a class=headerlink href="#TIM17:CR1:CKD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Clock division
This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters (TIx),.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: tDTS=tCK_INT<br><strong>0x1: B_0x1</strong>: tDTS=2*tCK_INT<br><strong>0x2: B_0x2</strong>: tDTS=4*tCK_INT<br><strong>0x3: B_0x3</strong>: Reserved, do not program this value<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR1:UIFREMAP">
                    </a>
                    UIFREMAP
                    <a class=headerlink href="#TIM17:CR1:UIFREMAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    UIF status bit remapping.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.<br><strong>0x1: B_0x1</strong>: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:CR2"></a>
              CR2
              <a class=headerlink href="#TIM17:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 2</p>
            <p>Offset: 0x4, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                5/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR2:OIS1N">
                        
                        <span class=doccol>
                        
                        OIS1N</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR2:OIS1">
                        
                        <span class=doccol>
                        
                        OIS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR2:CCDS">
                        
                        <span class=doccol>
                        
                        CCDS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR2:CCUS">
                        
                        <span class=doccol>
                        
                        CCUS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CR2:CCPC">
                        
                        <span class=doccol>
                        
                        CCPC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR2:CCPC">
                    </a>
                    CCPC
                    <a class=headerlink href="#TIM17:CR2:CCPC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/compare preloaded control
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCxE, CCxNE and OCxM bits are not preloaded<br><strong>0x1: B_0x1</strong>: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when COM bit is set.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR2:CCUS">
                    </a>
                    CCUS
                    <a class=headerlink href="#TIM17:CR2:CCUS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/compare control update selection
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only.<br><strong>0x1: B_0x1</strong>: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR2:CCDS">
                    </a>
                    CCDS
                    <a class=headerlink href="#TIM17:CR2:CCDS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/compare DMA selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCx DMA request sent when CCx event occurs<br><strong>0x1: B_0x1</strong>: CCx DMA requests sent when update event occurs<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR2:OIS1">
                    </a>
                    OIS1
                    <a class=headerlink href="#TIM17:CR2:OIS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Output Idle state 1 (OC1 output)
Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0<br><strong>0x1: B_0x1</strong>: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CR2:OIS1N">
                    </a>
                    OIS1N
                    <a class=headerlink href="#TIM17:CR2:OIS1N">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Output Idle state 1 (OC1N output)
Note: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1N=0 after a dead-time when MOE=0<br><strong>0x1: B_0x1</strong>: OC1N=1 after a dead-time when MOE=0<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:DIER"></a>
              DIER
              <a class=headerlink href="#TIM17:DIER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA/Interrupt enable register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:DIER:CC1DE">
                        
                        <span class=doccol>
                        
                        CC1DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:DIER:UDE">
                        
                        <span class=doccol>
                        
                        UDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:DIER:BIE">
                        
                        <span class=doccol>
                        
                        BIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:DIER:COMIE">
                        
                        <span class=doccol>
                        
                        COMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:DIER:CC1IE">
                        
                        <span class=doccol>
                        
                        CC1IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:DIER:UIE">
                        
                        <span class=doccol>
                        
                        UIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-DIER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:DIER:UIE">
                    </a>
                    UIE
                    <a class=headerlink href="#TIM17:DIER:UIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update interrupt disabled<br><strong>0x1: B_0x1</strong>: Update interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:DIER:CC1IE">
                    </a>
                    CC1IE
                    <a class=headerlink href="#TIM17:DIER:CC1IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 interrupt disabled<br><strong>0x1: B_0x1</strong>: CC1 interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:DIER:COMIE">
                    </a>
                    COMIE
                    <a class=headerlink href="#TIM17:DIER:COMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    COM interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COM interrupt disabled<br><strong>0x1: B_0x1</strong>: COM interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:DIER:BIE">
                    </a>
                    BIE
                    <a class=headerlink href="#TIM17:DIER:BIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break interrupt disabled<br><strong>0x1: B_0x1</strong>: Break interrupt enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:DIER:UDE">
                    </a>
                    UDE
                    <a class=headerlink href="#TIM17:DIER:UDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Update DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update DMA request disabled<br><strong>0x1: B_0x1</strong>: Update DMA request enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:DIER:CC1DE">
                    </a>
                    CC1DE
                    <a class=headerlink href="#TIM17:DIER:CC1DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 DMA request disabled<br><strong>0x1: B_0x1</strong>: CC1 DMA request enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:SR"></a>
              SR
              <a class=headerlink href="#TIM17:SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>status register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                5/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:SR:CC1OF">
                        
                        <span class=doccol>
                        
                        CC1OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:SR:BIF">
                        
                        <span class=doccol>
                        
                        BIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:SR:COMIF">
                        
                        <span class=doccol>
                        
                        COMIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:SR:CC1IF">
                        
                        <span class=doccol>
                        
                        CC1IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:SR:UIF">
                        
                        <span class=doccol>
                        
                        UIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:SR:UIF">
                    </a>
                    UIF
                    <a class=headerlink href="#TIM17:SR:UIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No update occurred.<br><strong>0x1: B_0x1</strong>: Update interrupt pending. This bit is set by hardware when the registers are updated:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:SR:CC1IF">
                    </a>
                    CC1IF
                    <a class=headerlink href="#TIM17:SR:CC1IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
If channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.
If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No compare match / No input capture occurred<br><strong>0x1: B_0x1</strong>: A compare match or an input capture occurred<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:SR:COMIF">
                    </a>
                    COMIF
                    <a class=headerlink href="#TIM17:SR:COMIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    COM interrupt flag
This flag is set by hardware on a COM event (once the capture/compare control bits âCCxE, CCxNE, OCxMâ have been updated). It is cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No COM event occurred<br><strong>0x1: B_0x1</strong>: COM interrupt pending<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:SR:BIF">
                    </a>
                    BIF
                    <a class=headerlink href="#TIM17:SR:BIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break interrupt flag
This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No break event occurred<br><strong>0x1: B_0x1</strong>: An active level has been detected on the break input<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:SR:CC1OF">
                    </a>
                    CC1OF
                    <a class=headerlink href="#TIM17:SR:CC1OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0â..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overcapture has been detected<br><strong>0x1: B_0x1</strong>: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:EGR"></a>
              EGR
              <a class=headerlink href="#TIM17:EGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>event generation register</p>
            <p>Offset: 0x14, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                4/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:EGR:BG">
                        
                        <span class=doccol>
                        
                        BG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:EGR:COMG">
                        
                        <span class=doccol>
                        
                        COMG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:EGR:CC1G">
                        
                        <span class=doccol>
                        
                        CC1G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:EGR:UG">
                        
                        <span class=doccol>
                        
                        UG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-EGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:EGR:UG">
                    </a>
                    UG
                    <a class=headerlink href="#TIM17:EGR:UG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update generation
This bit can be set by software, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action.<br><strong>0x1: B_0x1</strong>: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:EGR:CC1G">
                    </a>
                    CC1G
                    <a class=headerlink href="#TIM17:EGR:CC1G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
If channel CC1 is configured as output:
CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
If channel CC1 is configured as input:
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action.<br><strong>0x1: B_0x1</strong>: A capture/compare event is generated on channel 1:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:EGR:COMG">
                    </a>
                    COMG
                    <a class=headerlink href="#TIM17:EGR:COMG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Capture/Compare control update generation
This bit can be set by software, it is automatically cleared by hardware.
Note: This bit acts only on channels that have a complementary output..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:EGR:BG">
                    </a>
                    BG
                    <a class=headerlink href="#TIM17:EGR:BG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Break generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action.<br><strong>0x1: B_0x1</strong>: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:CCMR1_Input"></a>
              CCMR1_Input
              <a class=headerlink href="#TIM17:CCMR1_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 1 (input
          mode)</p>
            <p>Offset: 0x18, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                3/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM17:CCMR1_Input:IC1F">
                        
                        <span class=doccol>
                        
                        IC1F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM17:CCMR1_Input:IC1PSC">
                        
                        <span class=doccol>
                        
                        IC1PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM17:CCMR1_Input:CC1S">
                        
                        <span class=doccol>
                        
                        CC1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-CCMR1_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CCMR1_Input:CC1S">
                    </a>
                    CC1S
                    <a class=headerlink href="#TIM17:CCMR1_Input:CC1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/Compare 1 Selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Others: Reserved
Note: CC1S bits are writable only when the channel is OFF (CC1E = '0â in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC1 channel is configured as input, IC1 is mapped on TI1<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CCMR1_Input:IC1PSC">
                    </a>
                    IC1PSC
                    <a class=headerlink href="#TIM17:CCMR1_Input:IC1PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 1 prescaler
This bit-field defines the ratio of the prescaler acting on CC1 input (IC1).
The prescaler is reset as soon as CC1E=â0â (TIMx_CCER register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: no prescaler, capture is done each time an edge is detected on the capture input.<br><strong>0x1: B_0x1</strong>: capture is done once every 2 events<br><strong>0x2: B_0x2</strong>: capture is done once every 4 events<br><strong>0x3: B_0x3</strong>: capture is done once every 8 events<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CCMR1_Input:IC1F">
                    </a>
                    IC1F
                    <a class=headerlink href="#TIM17:CCMR1_Input:IC1F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 1 filter
This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, sampling is done at fDTS<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:CCER"></a>
              CCER
              <a class=headerlink href="#TIM17:CCER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare enable
          register</p>
            <p>Offset: 0x20, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                4/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CCER:CC1NP">
                        
                        <span class=doccol>
                        
                        CC1NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CCER:CC1NE">
                        
                        <span class=doccol>
                        
                        CC1NE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CCER:CC1P">
                        
                        <span class=doccol>
                        
                        CC1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CCER:CC1E">
                        
                        <span class=doccol>
                        
                        CC1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-CCER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CCER:CC1E">
                    </a>
                    CC1E
                    <a class=headerlink href="#TIM17:CCER:CC1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/Compare 1 output enable
When CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to  for details..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Capture mode disabled / OC1 is not active (see below)<br><strong>0x1: B_0x1</strong>: Capture mode enabled / OC1 signal is output on the corresponding output pin<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CCER:CC1P">
                    </a>
                    CC1P
                    <a class=headerlink href="#TIM17:CCER:CC1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 output polarity
When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.
CC1NP=0, CC1P=0:	non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).
CC1NP=0, CC1P=1:	inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).
CC1NP=1, CC1P=1:	non-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.
CC1NP=1, CC1P=0:	this configuration is reserved, it must not be used.
Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)<br><strong>0x1: B_0x1</strong>: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CCER:CC1NE">
                    </a>
                    CC1NE
                    <a class=headerlink href="#TIM17:CCER:CC1NE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 1 complementary output enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.<br><strong>0x1: B_0x1</strong>: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CCER:CC1NP">
                    </a>
                    CC1NP
                    <a class=headerlink href="#TIM17:CCER:CC1NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 1 complementary output polarity
CC1 channel configured as output:
CC1 channel configured as input:
This bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer
to the description of CC1P.
Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (the channel is configured in output).
On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a commutation event is generated..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1N active high<br><strong>0x1: B_0x1</strong>: OC1N active low<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:CNT"></a>
              CNT
              <a class=headerlink href="#TIM17:CNT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>counter</p>
            <p>Offset: 0x24, reset: 0x00000000, access: Unspecified</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                1/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:CNT:UIFCPY">
                        
                        <span>
                        
                        UIFCPY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM17:CNT:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-CNT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CNT:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#TIM17:CNT:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    counter value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CNT:UIFCPY">
                    </a>
                    UIFCPY
                    <a class=headerlink href="#TIM17:CNT:UIFCPY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    UIF Copy.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:PSC"></a>
              PSC
              <a class=headerlink href="#TIM17:PSC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>prescaler</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM17:PSC:PSC">
                        
                        <span>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-PSC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:PSC:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#TIM17:PSC:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:ARR"></a>
              ARR
              <a class=headerlink href="#TIM17:ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>auto-reload register</p>
            <p>Offset: 0x2C, reset: 0x0000FFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM17:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#TIM17:ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Auto-reload value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:RCR"></a>
              RCR
              <a class=headerlink href="#TIM17:RCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>repetition counter register</p>
            <p>Offset: 0x30, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#TIM17:RCR:REP">
                        
                        <span>
                        
                        REP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-RCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:RCR:REP">
                    </a>
                    REP
                    <a class=headerlink href="#TIM17:RCR:REP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Repetition counter value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:CCR1"></a>
              CCR1
              <a class=headerlink href="#TIM17:CCR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 1</p>
            <p>Offset: 0x34, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM17:CCR1:CCR1">
                        
                        <span>
                        
                        CCR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-CCR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:CCR1:CCR1">
                    </a>
                    CCR1
                    <a class=headerlink href="#TIM17:CCR1:CCR1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Capture/Compare 1 value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:BDTR"></a>
              BDTR
              <a class=headerlink href="#TIM17:BDTR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>break and dead-time register</p>
            <p>Offset: 0x44, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 90.9090909090909%"></div>
            </div>
            <p>
              <em>
                10/11
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:BKBID">
                        
                        <span class=doccol>
                        
                        BKBID</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:BKDSRM">
                        
                        <span class=doccol>
                        
                        BKDSRM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:BKF">
                        
                        <span class=doccol>
                        
                        BKF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:MOE">
                        
                        <span class=doccol>
                        
                        MOE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:AOE">
                        
                        <span class=doccol>
                        
                        AOE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:BKP">
                        
                        <span class=doccol>
                        
                        BKP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:BKE">
                        
                        <span class=doccol>
                        
                        BKE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:OSSR">
                        
                        <span class=doccol>
                        
                        OSSR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:OSSI">
                        
                        <span class=doccol>
                        
                        OSSI</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:LOCK">
                        
                        <span class=doccol>
                        
                        LOCK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#TIM17:BDTR:DTG">
                        
                        <span>
                        
                        DTG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-BDTR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:DTG">
                    </a>
                    DTG
                    <a class=headerlink href="#TIM17:BDTR:DTG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Dead-time generator setup
This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration.
DTG[7:5]=0xx => DT=DTG[7:0]x tdtg with tdtg=tDTS
DTG[7:5]=10x => DT=(64+DTG[5:0])xtdtg with Tdtg=2xtDTS
DTG[7:5]=110 => DT=(32+DTG[4:0])xtdtg with Tdtg=8xtDTS
DTG[7:5]=111 => DT=(32+DTG[4:0])xtdtg with Tdtg=16xtDTS
Example if TDTS=125ns (8MHz), dead-time possible values are:
0 to 15875 ns by 125 ns steps,
16 Âµs to 31750 ns by 250 ns steps,
32 Âµs to 63 Âµs by 1 Âµs steps,
64 Âµs to 126 Âµs by 2 Âµs steps
Note: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:LOCK">
                    </a>
                    LOCK
                    <a class=headerlink href="#TIM17:BDTR:LOCK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Lock configuration
These bits offer a write protection against software errors.
Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LOCK OFF - No bit is write protected<br><strong>0x1: B_0x1</strong>: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written.<br><strong>0x2: B_0x2</strong>: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written.<br><strong>0x3: B_0x3</strong>: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:OSSI">
                    </a>
                    OSSI
                    <a class=headerlink href="#TIM17:BDTR:OSSI">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Off-state selection for Idle mode
This bit is used when MOE=0 on channels configured as outputs.
See OC/OCN enable description for more details (enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on pageÂ 846).
Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)<br><strong>0x1: B_0x1</strong>: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or CCxNE=1. OC/OCN enable output signal=1)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:OSSR">
                    </a>
                    OSSR
                    <a class=headerlink href="#TIM17:BDTR:OSSR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Off-state selection for Run mode
This bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.
See OC/OCN enable description for more details (enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on pageÂ 846).
Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the AFIO logic, which forces a Hi-Z state)<br><strong>0x1: B_0x1</strong>: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:BKE">
                    </a>
                    BKE
                    <a class=headerlink href="#TIM17:BDTR:BKE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Break enable
1; Break inputs (BRK and CCS clock failure event) enabled
Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break inputs (BRK and CCS clock failure event) disabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:BKP">
                    </a>
                    BKP
                    <a class=headerlink href="#TIM17:BDTR:BKP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Break polarity
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK is active low<br><strong>0x1: B_0x1</strong>: Break input BRK is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:AOE">
                    </a>
                    AOE
                    <a class=headerlink href="#TIM17:BDTR:AOE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Automatic output enable
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: MOE can be set only by software<br><strong>0x1: B_0x1</strong>: MOE can be set by software or automatically at the next update event (if the break input is not be active)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:MOE">
                    </a>
                    MOE
                    <a class=headerlink href="#TIM17:BDTR:MOE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Main output enable
This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.
enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on pageÂ 846)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.<br><strong>0x1: B_0x1</strong>: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register)See OC/OCN enable description for more details (<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:BKF">
                    </a>
                    BKF
                    <a class=headerlink href="#TIM17:BDTR:BKF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-19:
                    
                    Break filter
This bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:
This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, BRK acts asynchronously<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:BKDSRM">
                    </a>
                    BKDSRM
                    <a class=headerlink href="#TIM17:BDTR:BKDSRM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 26:
                    
                    Break Disarm
This bit is cleared by hardware when no break source is active.
The BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK is armed<br><strong>0x1: B_0x1</strong>: Break input BRK is disarmed<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:BDTR:BKBID">
                    </a>
                    BKBID
                    <a class=headerlink href="#TIM17:BDTR:BKBID">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    Break Bidirectional
In the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.
Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break input BRK in input mode<br><strong>0x1: B_0x1</strong>: Break input BRK in bidirectional mode<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:DCR"></a>
              DCR
              <a class=headerlink href="#TIM17:DCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA control register</p>
            <p>Offset: 0x48, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM17:DCR:DBL">
                        
                        <span class=doccol>
                        
                        DBL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM17:DCR:DBA">
                        
                        <span class=doccol>
                        
                        DBA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-DCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:DCR:DBA">
                    </a>
                    DBA
                    <a class=headerlink href="#TIM17:DCR:DBA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    DMA base address
This 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.
Example:
...
Example: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_CR1,<br><strong>0x1: B_0x1</strong>: TIMx_CR2,<br><strong>0x2: B_0x2</strong>: TIMx_SMCR,<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:DCR:DBL">
                    </a>
                    DBL
                    <a class=headerlink href="#TIM17:DCR:DBL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-12:
                    
                    DMA burst length
This 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).
....</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1 transfer,<br><strong>0x1: B_0x1</strong>: 2 transfers,<br><strong>0x2: B_0x2</strong>: 3 transfers,<br><strong>0x11: B_0x11</strong>: 18 transfers.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:DMAR"></a>
              DMAR
              <a class=headerlink href="#TIM17:DMAR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA address for full transfer</p>
            <p>Offset: 0x4C, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM17:DMAR:DMAB">
                        
                        <span>
                        
                        DMAB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-DMAR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:DMAR:DMAB">
                    </a>
                    DMAB
                    <a class=headerlink href="#TIM17:DMAR:DMAB">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    DMA register for burst
              accesses.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:AF1"></a>
              AF1
              <a class=headerlink href="#TIM17:AF1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM17 option register 1</p>
            <p>Offset: 0x60, reset: 0x00000001, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:AF1:BKCMP2P">
                        
                        <span class=doccol>
                        
                        BKCMP2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:AF1:BKCMP1P">
                        
                        <span class=doccol>
                        
                        BKCMP1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:AF1:BKINP">
                        
                        <span class=doccol>
                        
                        BKINP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:AF1:BKCMP2E">
                        
                        <span class=doccol>
                        
                        BKCMP2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:AF1:BKCMP1E">
                        
                        <span class=doccol>
                        
                        BKCMP1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM17:AF1:BKINE">
                        
                        <span class=doccol>
                        
                        BKINE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-AF1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:AF1:BKINE">
                    </a>
                    BKINE
                    <a class=headerlink href="#TIM17:AF1:BKINE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    BRK BKIN input enable
This bit enables the BKIN alternate function input for the timerâs BRK input. BKIN input is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN input disabled<br><strong>0x1: B_0x1</strong>: BKIN input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:AF1:BKCMP1E">
                    </a>
                    BKCMP1E
                    <a class=headerlink href="#TIM17:AF1:BKCMP1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    BRK COMP1 enable
This bit enables the COMP1 for the timerâs BRK input. COMP1 output is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input disabled<br><strong>0x1: B_0x1</strong>: COMP1 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:AF1:BKCMP2E">
                    </a>
                    BKCMP2E
                    <a class=headerlink href="#TIM17:AF1:BKCMP2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    BRK COMP2 enable
This bit enables the COMP2 for the timerâs BRK input. COMP2 output is 'ORedâ with the other BRK sources.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input disabled<br><strong>0x1: B_0x1</strong>: COMP2 input enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:AF1:BKINP">
                    </a>
                    BKINP
                    <a class=headerlink href="#TIM17:AF1:BKINP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    BRK BKIN input polarity
This bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: BKIN input is active low<br><strong>0x1: B_0x1</strong>: BKIN input is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:AF1:BKCMP1P">
                    </a>
                    BKCMP1P
                    <a class=headerlink href="#TIM17:AF1:BKCMP1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    BRK COMP1 input polarity
This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 input is active low<br><strong>0x1: B_0x1</strong>: COMP1 input is active high<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:AF1:BKCMP2P">
                    </a>
                    BKCMP2P
                    <a class=headerlink href="#TIM17:AF1:BKCMP2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    BRK COMP2 input polarity
This bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP2 input is active low<br><strong>0x1: B_0x1</strong>: COMP2 input is active high<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM17:TISEL"></a>
              TISEL
              <a class=headerlink href="#TIM17:TISEL">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>input selection register</p>
            <p>Offset: 0x68, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM17:TISEL:TI1SEL">
                        
                        <span class=doccol>
                        
                        TI1SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM17-TISEL-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM17:TISEL:TI1SEL">
                    </a>
                    TI1SEL
                    <a class=headerlink href="#TIM17:TISEL:TI1SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    selects TI1[0] to TI1[15] input
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM16_CH1 input<br><strong>0x1: B_0x1</strong>: LSI<br><strong>0x2: B_0x2</strong>: LSE<br><strong>0x3: B_0x3</strong>: RTC wakeup<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="TIM2"></a>
        TIM2
        <a class=headerlink href="#TIM2">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40000000: General-purpose-timers</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 44.34782608695652%"></div>
      </div>
      <p>
        <em>
          51/115
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="TIM2-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CR1"></a>
              CR1
              <a class=headerlink href="#TIM2:CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                9/9
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CR1:UIFREMAP">
                        
                        <span class=doccol>
                        
                        UIFREMAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CR1:CKD">
                        
                        <span class=doccol>
                        
                        CKD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CR1:ARPE">
                        
                        <span class=doccol>
                        
                        ARPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CR1:CMS">
                        
                        <span class=doccol>
                        
                        CMS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CR1:DIR">
                        
                        <span class=doccol>
                        
                        DIR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CR1:OPM">
                        
                        <span class=doccol>
                        
                        OPM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CR1:URS">
                        
                        <span class=doccol>
                        
                        URS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CR1:UDIS">
                        
                        <span class=doccol>
                        
                        UDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CR1:CEN">
                        
                        <span class=doccol>
                        
                        CEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR1:CEN">
                    </a>
                    CEN
                    <a class=headerlink href="#TIM2:CR1:CEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Counter enable
Note: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.
CEN is cleared automatically in one-pulse mode, when an update event occurs..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter disabled<br><strong>0x1: B_0x1</strong>: Counter enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR1:UDIS">
                    </a>
                    UDIS
                    <a class=headerlink href="#TIM2:CR1:UDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller
Buffered registers are then loaded with their preload values..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UEV enabled. The Update (UEV) event is generated by one of the following events:<br><strong>0x1: B_0x1</strong>: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR1:URS">
                    </a>
                    URS
                    <a class=headerlink href="#TIM2:CR1:URS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Update request source
This bit is set and cleared by software to select the UEV event sources.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Any of the following events generate an update interrupt or DMA request if enabled. These events can be: <br><strong>0x1: B_0x1</strong>: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR1:OPM">
                    </a>
                    OPM
                    <a class=headerlink href="#TIM2:CR1:OPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    One-pulse mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter is not stopped at update event<br><strong>0x1: B_0x1</strong>: Counter stops counting at the next update event (clearing the bit CEN)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR1:DIR">
                    </a>
                    DIR
                    <a class=headerlink href="#TIM2:CR1:DIR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Direction
Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter used as upcounter<br><strong>0x1: B_0x1</strong>: Counter used as downcounter<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR1:CMS">
                    </a>
                    CMS
                    <a class=headerlink href="#TIM2:CR1:CMS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 5-6:
                    
                    Center-aligned mode selection
Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).<br><strong>0x1: B_0x1</strong>: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.<br><strong>0x2: B_0x2</strong>: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.<br><strong>0x3: B_0x3</strong>: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR1:ARPE">
                    </a>
                    ARPE
                    <a class=headerlink href="#TIM2:CR1:ARPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Auto-reload preload enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_ARR register is not buffered<br><strong>0x1: B_0x1</strong>: TIMx_ARR register is buffered<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR1:CKD">
                    </a>
                    CKD
                    <a class=headerlink href="#TIM2:CR1:CKD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Clock division
This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: tDTS = tCK_INT<br><strong>0x1: B_0x1</strong>: tDTS = 2 Ã tCK_INT<br><strong>0x2: B_0x2</strong>: tDTS = 4 Ã tCK_INT<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR1:UIFREMAP">
                    </a>
                    UIFREMAP
                    <a class=headerlink href="#TIM2:CR1:UIFREMAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    UIF status bit remapping.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.<br><strong>0x1: B_0x1</strong>: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CR2"></a>
              CR2
              <a class=headerlink href="#TIM2:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 2</p>
            <p>Offset: 0x4, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                3/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CR2:TI1S">
                        
                        <span class=doccol>
                        
                        TI1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM2:CR2:MMS">
                        
                        <span class=doccol>
                        
                        MMS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CR2:CCDS">
                        
                        <span class=doccol>
                        
                        CCDS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR2:CCDS">
                    </a>
                    CCDS
                    <a class=headerlink href="#TIM2:CR2:CCDS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/compare DMA selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCx DMA request sent when CCx event occurs<br><strong>0x1: B_0x1</strong>: CCx DMA requests sent when update event occurs<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR2:MMS">
                    </a>
                    MMS
                    <a class=headerlink href="#TIM2:CR2:MMS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Master mode selection
These bits permit to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:
When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).
Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.<br><strong>0x1: B_0x1</strong>: Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode. <br><strong>0x2: B_0x2</strong>: Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.<br><strong>0x3: B_0x3</strong>: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO)<br><strong>0x4: B_0x4</strong>: Compare - OC1REFC signal is used as trigger output (TRGO)<br><strong>0x5: B_0x5</strong>: Compare - OC2REFC signal is used as trigger output (TRGO)<br><strong>0x6: B_0x6</strong>: Compare - OC3REFC signal is used as trigger output (TRGO)<br><strong>0x7: B_0x7</strong>: Compare - OC4REFC signal is used as trigger output (TRGO)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CR2:TI1S">
                    </a>
                    TI1S
                    <a class=headerlink href="#TIM2:CR2:TI1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    TI1 selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The TIMx_CH1 pin is connected to TI1 input<br><strong>0x1: B_0x1</strong>: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) See also <br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:SMCR"></a>
              SMCR
              <a class=headerlink href="#TIM2:SMCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>slave mode control register</p>
            <p>Offset: 0x8, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 60.0%"></div>
            </div>
            <p>
              <em>
                6/10
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=10 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:TS2">
                        
                        <span>
                        
                        TS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:SMS2">
                        
                        <span>
                        
                        SMS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:ETP">
                        
                        <span class=doccol>
                        
                        ETP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:ECE">
                        
                        <span class=doccol>
                        
                        ECE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:ETPS">
                        
                        <span class=doccol>
                        
                        ETPS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:ETF">
                        
                        <span class=doccol>
                        
                        ETF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:MSM">
                        
                        <span class=doccol>
                        
                        MSM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:TS1">
                        
                        <span>
                        
                        TS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:OCCS">
                        
                        <span class=doccol>
                        
                        OCCS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM2:SMCR:SMS1">
                        
                        <span>
                        
                        SMS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-SMCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:SMS1">
                    </a>
                    SMS1
                    <a class=headerlink href="#TIM2:SMCR:SMS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-2:
                    
                    Slave mode selection
When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.
reinitializes the counter, generates an update of the registers and starts the counter.
Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.
Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:OCCS">
                    </a>
                    OCCS
                    <a class=headerlink href="#TIM2:SMCR:OCCS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    OCREF clear selection
This bit is used to select the OCREF clear source.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OCREF_CLR_INT is connected to COMP1 or COMP2 output depending on TIMx_OR1.OCREF_CLR<br><strong>0x1: B_0x1</strong>: OCREF_CLR_INT is connected to ETRF<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:TS1">
                    </a>
                    TS1
                    <a class=headerlink href="#TIM2:SMCR:TS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Trigger selection
This bit-field selects the trigger input to be used to synchronize the counter.
Others: Reserved
See  for more details on ITRx meaning for each Timer.
Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:MSM">
                    </a>
                    MSM
                    <a class=headerlink href="#TIM2:SMCR:MSM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Master/Slave mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:ETF">
                    </a>
                    ETF
                    <a class=headerlink href="#TIM2:SMCR:ETF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    External trigger filter
This bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, sampling is done at fDTS<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:ETPS">
                    </a>
                    ETPS
                    <a class=headerlink href="#TIM2:SMCR:ETPS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-13:
                    
                    External trigger prescaler
External trigger signal ETRP frequency must be at most 1/4 of CK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Prescaler OFF<br><strong>0x1: B_0x1</strong>: ETRP frequency divided by 2<br><strong>0x2: B_0x2</strong>: ETRP frequency divided by 4<br><strong>0x3: B_0x3</strong>: ETRP frequency divided by 8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:ECE">
                    </a>
                    ECE
                    <a class=headerlink href="#TIM2:SMCR:ECE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    External clock enable
This bit enables External clock mode 2.
Note: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).
It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).
If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: External clock mode 2 disabled<br><strong>0x1: B_0x1</strong>: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:ETP">
                    </a>
                    ETP
                    <a class=headerlink href="#TIM2:SMCR:ETP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    External trigger polarity
This bit selects whether ETR or ETR is used for trigger operations.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ETR is non-inverted, active at high level or rising edge<br><strong>0x1: B_0x1</strong>: ETR is inverted, active at low level or falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:SMS2">
                    </a>
                    SMS2
                    <a class=headerlink href="#TIM2:SMCR:SMS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Slave mode selection
When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.
reinitializes the counter, generates an update of the registers and starts the counter.
Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.
Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SMCR:TS2">
                    </a>
                    TS2
                    <a class=headerlink href="#TIM2:SMCR:TS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-21:
                    
                    Trigger selection
This bit-field selects the trigger input to be used to synchronize the counter.
Others: Reserved
See  for more details on ITRx meaning for each Timer.
Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:DIER"></a>
              DIER
              <a class=headerlink href="#TIM2:DIER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA/Interrupt enable register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                12/12
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:TDE">
                        
                        <span class=doccol>
                        
                        TDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:CC4DE">
                        
                        <span class=doccol>
                        
                        CC4DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:CC3DE">
                        
                        <span class=doccol>
                        
                        CC3DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:CC2DE">
                        
                        <span class=doccol>
                        
                        CC2DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:CC1DE">
                        
                        <span class=doccol>
                        
                        CC1DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:UDE">
                        
                        <span class=doccol>
                        
                        UDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:TIE">
                        
                        <span class=doccol>
                        
                        TIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:CC4IE">
                        
                        <span class=doccol>
                        
                        CC4IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:CC3IE">
                        
                        <span class=doccol>
                        
                        CC3IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:CC2IE">
                        
                        <span class=doccol>
                        
                        CC2IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:CC1IE">
                        
                        <span class=doccol>
                        
                        CC1IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:DIER:UIE">
                        
                        <span class=doccol>
                        
                        UIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-DIER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:UIE">
                    </a>
                    UIE
                    <a class=headerlink href="#TIM2:DIER:UIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update interrupt disabled.<br><strong>0x1: B_0x1</strong>: Update interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:CC1IE">
                    </a>
                    CC1IE
                    <a class=headerlink href="#TIM2:DIER:CC1IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 interrupt disabled.<br><strong>0x1: B_0x1</strong>: CC1 interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:CC2IE">
                    </a>
                    CC2IE
                    <a class=headerlink href="#TIM2:DIER:CC2IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 interrupt disabled.<br><strong>0x1: B_0x1</strong>: CC2 interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:CC3IE">
                    </a>
                    CC3IE
                    <a class=headerlink href="#TIM2:DIER:CC3IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 3 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC3 interrupt disabled.<br><strong>0x1: B_0x1</strong>: CC3 interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:CC4IE">
                    </a>
                    CC4IE
                    <a class=headerlink href="#TIM2:DIER:CC4IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 4 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC4 interrupt disabled.<br><strong>0x1: B_0x1</strong>: CC4 interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:TIE">
                    </a>
                    TIE
                    <a class=headerlink href="#TIM2:DIER:TIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Trigger interrupt disabled.<br><strong>0x1: B_0x1</strong>: Trigger interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:UDE">
                    </a>
                    UDE
                    <a class=headerlink href="#TIM2:DIER:UDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Update DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update DMA request disabled.<br><strong>0x1: B_0x1</strong>: Update DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:CC1DE">
                    </a>
                    CC1DE
                    <a class=headerlink href="#TIM2:DIER:CC1DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 DMA request disabled.<br><strong>0x1: B_0x1</strong>: CC1 DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:CC2DE">
                    </a>
                    CC2DE
                    <a class=headerlink href="#TIM2:DIER:CC2DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Capture/Compare 2 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 DMA request disabled.<br><strong>0x1: B_0x1</strong>: CC2 DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:CC3DE">
                    </a>
                    CC3DE
                    <a class=headerlink href="#TIM2:DIER:CC3DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Capture/Compare 3 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC3 DMA request disabled.<br><strong>0x1: B_0x1</strong>: CC3 DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:CC4DE">
                    </a>
                    CC4DE
                    <a class=headerlink href="#TIM2:DIER:CC4DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Capture/Compare 4 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC4 DMA request disabled.<br><strong>0x1: B_0x1</strong>: CC4 DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DIER:TDE">
                    </a>
                    TDE
                    <a class=headerlink href="#TIM2:DIER:TDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Trigger DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Trigger DMA request disabled.<br><strong>0x1: B_0x1</strong>: Trigger DMA request enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:SR"></a>
              SR
              <a class=headerlink href="#TIM2:SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>status register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 40.0%"></div>
            </div>
            <p>
              <em>
                4/10
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:CC4OF">
                        
                        <span>
                        
                        CC4OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:CC3OF">
                        
                        <span>
                        
                        CC3OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:CC2OF">
                        
                        <span>
                        
                        CC2OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:CC1OF">
                        
                        <span class=doccol>
                        
                        CC1OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:TIF">
                        
                        <span class=doccol>
                        
                        TIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:CC4IF">
                        
                        <span>
                        
                        CC4IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:CC3IF">
                        
                        <span>
                        
                        CC3IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:CC2IF">
                        
                        <span>
                        
                        CC2IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:CC1IF">
                        
                        <span class=doccol>
                        
                        CC1IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:SR:UIF">
                        
                        <span class=doccol>
                        
                        UIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:UIF">
                    </a>
                    UIF
                    <a class=headerlink href="#TIM2:SR:UIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
At overflow or underflow and if UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No update occurred<br><strong>0x1: B_0x1</strong>: Update interrupt pending. This bit is set by hardware when the registers are updated:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:CC1IF">
                    </a>
                    CC1IF
                    <a class=headerlink href="#TIM2:SR:CC1IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
If channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.
If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No compare match / No input capture occurred<br><strong>0x1: B_0x1</strong>: A compare match or an input capture occurred<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:CC2IF">
                    </a>
                    CC2IF
                    <a class=headerlink href="#TIM2:SR:CC2IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 interrupt flag
Refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:CC3IF">
                    </a>
                    CC3IF
                    <a class=headerlink href="#TIM2:SR:CC3IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 3 interrupt flag
Refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:CC4IF">
                    </a>
                    CC4IF
                    <a class=headerlink href="#TIM2:SR:CC4IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 4 interrupt flag
Refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:TIF">
                    </a>
                    TIF
                    <a class=headerlink href="#TIM2:SR:TIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger interrupt flag
This flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No trigger event occurred.<br><strong>0x1: B_0x1</strong>: Trigger interrupt pending.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:CC1OF">
                    </a>
                    CC1OF
                    <a class=headerlink href="#TIM2:SR:CC1OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0â..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overcapture has been detected.<br><strong>0x1: B_0x1</strong>: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:CC2OF">
                    </a>
                    CC2OF
                    <a class=headerlink href="#TIM2:SR:CC2OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Capture/compare 2 overcapture flag
refer to CC1OF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:CC3OF">
                    </a>
                    CC3OF
                    <a class=headerlink href="#TIM2:SR:CC3OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Capture/Compare 3 overcapture flag
refer to CC1OF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:SR:CC4OF">
                    </a>
                    CC4OF
                    <a class=headerlink href="#TIM2:SR:CC4OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Capture/Compare 4 overcapture flag
refer to CC1OF description.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:EGR"></a>
              EGR
              <a class=headerlink href="#TIM2:EGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>event generation register</p>
            <p>Offset: 0x14, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                3/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:EGR:TG">
                        
                        <span class=doccol>
                        
                        TG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:EGR:CC4G">
                        
                        <span>
                        
                        CC4G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:EGR:CC3G">
                        
                        <span>
                        
                        CC3G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:EGR:CC2G">
                        
                        <span>
                        
                        CC2G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:EGR:CC1G">
                        
                        <span class=doccol>
                        
                        CC1G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:EGR:UG">
                        
                        <span class=doccol>
                        
                        UG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-EGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:EGR:UG">
                    </a>
                    UG
                    <a class=headerlink href="#TIM2:EGR:UG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update generation
This bit can be set by software, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:EGR:CC1G">
                    </a>
                    CC1G
                    <a class=headerlink href="#TIM2:EGR:CC1G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/compare 1 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
If channel CC1 is configured as output:
CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
If channel CC1 is configured as input:
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: A capture/compare event is generated on channel 1:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:EGR:CC2G">
                    </a>
                    CC2G
                    <a class=headerlink href="#TIM2:EGR:CC2G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/compare 2 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:EGR:CC3G">
                    </a>
                    CC3G
                    <a class=headerlink href="#TIM2:EGR:CC3G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/compare 3 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:EGR:CC4G">
                    </a>
                    CC4G
                    <a class=headerlink href="#TIM2:EGR:CC4G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/compare 4 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:EGR:TG">
                    </a>
                    TG
                    <a class=headerlink href="#TIM2:EGR:TG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CCMR1_Input"></a>
              CCMR1_Input
              <a class=headerlink href="#TIM2:CCMR1_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 1 (input
          mode)</p>
            <p>Offset: 0x18, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM2:CCMR1_Input:IC2F">
                        
                        <span>
                        
                        IC2F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CCMR1_Input:IC2PSC">
                        
                        <span>
                        
                        IC2PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CCMR1_Input:CC2S">
                        
                        <span>
                        
                        CC2S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM2:CCMR1_Input:IC1F">
                        
                        <span>
                        
                        IC1F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CCMR1_Input:IC1PSC">
                        
                        <span>
                        
                        IC1PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CCMR1_Input:CC1S">
                        
                        <span>
                        
                        CC1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CCMR1_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR1_Input:CC1S">
                    </a>
                    CC1S
                    <a class=headerlink href="#TIM2:CCMR1_Input:CC1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/Compare 1
              selection.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR1_Input:IC1PSC">
                    </a>
                    IC1PSC
                    <a class=headerlink href="#TIM2:CCMR1_Input:IC1PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 1 prescaler.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR1_Input:IC1F">
                    </a>
                    IC1F
                    <a class=headerlink href="#TIM2:CCMR1_Input:IC1F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 1 filter.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR1_Input:CC2S">
                    </a>
                    CC2S
                    <a class=headerlink href="#TIM2:CCMR1_Input:CC2S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Capture/compare 2
              selection.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR1_Input:IC2PSC">
                    </a>
                    IC2PSC
                    <a class=headerlink href="#TIM2:CCMR1_Input:IC2PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 10-11:
                    
                    Input capture 2 prescaler.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR1_Input:IC2F">
                    </a>
                    IC2F
                    <a class=headerlink href="#TIM2:CCMR1_Input:IC2F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-15:
                    
                    Input capture 2 filter.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CCMR2_Input"></a>
              CCMR2_Input
              <a class=headerlink href="#TIM2:CCMR2_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 2 (input
          mode)</p>
            <p>Offset: 0x1C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 33.333333333333336%"></div>
            </div>
            <p>
              <em>
                2/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM2:CCMR2_Input:IC4F">
                        
                        <span>
                        
                        IC4F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CCMR2_Input:IC4PSC">
                        
                        <span>
                        
                        IC4PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CCMR2_Input:CC4S">
                        
                        <span class=doccol>
                        
                        CC4S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM2:CCMR2_Input:IC3F">
                        
                        <span>
                        
                        IC3F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CCMR2_Input:IC3PSC">
                        
                        <span>
                        
                        IC3PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM2:CCMR2_Input:CC3S">
                        
                        <span class=doccol>
                        
                        CC3S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CCMR2_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR2_Input:CC3S">
                    </a>
                    CC3S
                    <a class=headerlink href="#TIM2:CCMR2_Input:CC3S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/Compare 3 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC3 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC3 channel is configured as input, IC3 is mapped on TI3<br><strong>0x2: B_0x2</strong>: CC3 channel is configured as input, IC3 is mapped on TI4<br><strong>0x3: B_0x3</strong>: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR2_Input:IC3PSC">
                    </a>
                    IC3PSC
                    <a class=headerlink href="#TIM2:CCMR2_Input:IC3PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 3 prescaler.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR2_Input:IC3F">
                    </a>
                    IC3F
                    <a class=headerlink href="#TIM2:CCMR2_Input:IC3F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 3 filter.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR2_Input:CC4S">
                    </a>
                    CC4S
                    <a class=headerlink href="#TIM2:CCMR2_Input:CC4S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Capture/Compare 4 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC4 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC4 channel is configured as input, IC4 is mapped on TI4<br><strong>0x2: B_0x2</strong>: CC4 channel is configured as input, IC4 is mapped on TI3<br><strong>0x3: B_0x3</strong>: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR2_Input:IC4PSC">
                    </a>
                    IC4PSC
                    <a class=headerlink href="#TIM2:CCMR2_Input:IC4PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 10-11:
                    
                    Input capture 4 prescaler.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCMR2_Input:IC4F">
                    </a>
                    IC4F
                    <a class=headerlink href="#TIM2:CCMR2_Input:IC4F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-15:
                    
                    Input capture 4 filter.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CCER"></a>
              CCER
              <a class=headerlink href="#TIM2:CCER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare enable
          register</p>
            <p>Offset: 0x20, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 16.666666666666668%"></div>
            </div>
            <p>
              <em>
                2/12
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC4NP">
                        
                        <span>
                        
                        CC4NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC4P">
                        
                        <span>
                        
                        CC4P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC4E">
                        
                        <span>
                        
                        CC4E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC3NP">
                        
                        <span>
                        
                        CC3NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC3P">
                        
                        <span>
                        
                        CC3P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC3E">
                        
                        <span>
                        
                        CC3E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC2NP">
                        
                        <span>
                        
                        CC2NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC2P">
                        
                        <span>
                        
                        CC2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC2E">
                        
                        <span>
                        
                        CC2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC1NP">
                        
                        <span>
                        
                        CC1NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC1P">
                        
                        <span class=doccol>
                        
                        CC1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CCER:CC1E">
                        
                        <span class=doccol>
                        
                        CC1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CCER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC1E">
                    </a>
                    CC1E
                    <a class=headerlink href="#TIM2:CCER:CC1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/Compare 1 output enable..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Capture mode disabled / OC1 is not active<br><strong>0x1: B_0x1</strong>: Capture mode enabled / OC1 signal is output on the corresponding output pin<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC1P">
                    </a>
                    CC1P
                    <a class=headerlink href="#TIM2:CCER:CC1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 output Polarity.
When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.
CC1NP=0, CC1P=0:	non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).
CC1NP=0, CC1P=1:	inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).
CC1NP=1, CC1P=1:	non-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.
CC1NP=1, CC1P=0:	This configuration is reserved, it must not be used..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)<br><strong>0x1: B_0x1</strong>: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC1NP">
                    </a>
                    CC1NP
                    <a class=headerlink href="#TIM2:CCER:CC1NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 1 output Polarity.
CC1 channel configured as output: CC1NP must be kept cleared in this case.
CC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC2E">
                    </a>
                    CC2E
                    <a class=headerlink href="#TIM2:CCER:CC2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 2 output enable.
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC2P">
                    </a>
                    CC2P
                    <a class=headerlink href="#TIM2:CCER:CC2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Capture/Compare 2 output Polarity.
refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC2NP">
                    </a>
                    CC2NP
                    <a class=headerlink href="#TIM2:CCER:CC2NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Capture/Compare 2 output Polarity.
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC3E">
                    </a>
                    CC3E
                    <a class=headerlink href="#TIM2:CCER:CC3E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Capture/Compare 3 output enable.
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC3P">
                    </a>
                    CC3P
                    <a class=headerlink href="#TIM2:CCER:CC3P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 3 output Polarity.
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC3NP">
                    </a>
                    CC3NP
                    <a class=headerlink href="#TIM2:CCER:CC3NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Capture/Compare 3 output Polarity.
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC4E">
                    </a>
                    CC4E
                    <a class=headerlink href="#TIM2:CCER:CC4E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Capture/Compare 4 output enable.
refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC4P">
                    </a>
                    CC4P
                    <a class=headerlink href="#TIM2:CCER:CC4P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Capture/Compare 4 output Polarity.
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCER:CC4NP">
                    </a>
                    CC4NP
                    <a class=headerlink href="#TIM2:CCER:CC4NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Capture/Compare 4 output Polarity.
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CNT_ALTERNATE5"></a>
              CNT_ALTERNATE5
              <a class=headerlink href="#TIM2:CNT_ALTERNATE5">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>counter</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:CNT_ALTERNATE5:UIFCPY">
                        
                        <span>
                        
                        UIFCPY</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=15  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CNT_ALTERNATE5:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CNT_ALTERNATE5:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CNT_ALTERNATE5-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CNT_ALTERNATE5:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#TIM2:CNT_ALTERNATE5:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-30:
                    
                    Most significant part counter value (TIM2)
nullLeast significant part of counter value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CNT_ALTERNATE5:UIFCPY">
                    </a>
                    UIFCPY
                    <a class=headerlink href="#TIM2:CNT_ALTERNATE5:UIFCPY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    UIF Copy
This bit is a read-only copy of the UIF bit of the TIMx_ISR register.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:PSC"></a>
              PSC
              <a class=headerlink href="#TIM2:PSC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>prescaler</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM2:PSC:PSC">
                        
                        <span>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-PSC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:PSC:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#TIM2:PSC:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:ARR"></a>
              ARR
              <a class=headerlink href="#TIM2:ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>auto-reload register</p>
            <p>Offset: 0x2C, reset: 0xFFFFFFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#TIM2:ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High auto-reload value (TIM2)
nullLow Auto-reload value
ARR is the value to be loaded in the actual auto-reload register.
Refer to the  for more details about ARR update and behavior.
The counter is blocked while the auto-reload value is null..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CCR1"></a>
              CCR1
              <a class=headerlink href="#TIM2:CCR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 1</p>
            <p>Offset: 0x34, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CCR1:CCR1">
                        
                        <span>
                        
                        CCR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CCR1:CCR1">
                        
                        <span>
                        
                        CCR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CCR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCR1:CCR1">
                    </a>
                    CCR1
                    <a class=headerlink href="#TIM2:CCR1:CCR1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High Capture/Compare 1 value (TIM2)
nullLow Capture/Compare 1 value
If channel CC1 is configured as output:
CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.
If channel CC1is configured as input:
CCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CCR2"></a>
              CCR2
              <a class=headerlink href="#TIM2:CCR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 2</p>
            <p>Offset: 0x38, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CCR2:CCR2">
                        
                        <span>
                        
                        CCR2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CCR2:CCR2">
                        
                        <span>
                        
                        CCR2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CCR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCR2:CCR2">
                    </a>
                    CCR2
                    <a class=headerlink href="#TIM2:CCR2:CCR2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High Capture/Compare 2 value (TIM2)
nullLow Capture/Compare 2 value
If channel CC2 is configured as output:
CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.
If channel CC2 is configured as input:
CCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CCR3"></a>
              CCR3
              <a class=headerlink href="#TIM2:CCR3">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 3</p>
            <p>Offset: 0x3C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CCR3:CCR3">
                        
                        <span>
                        
                        CCR3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CCR3:CCR3">
                        
                        <span>
                        
                        CCR3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CCR3-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCR3:CCR3">
                    </a>
                    CCR3
                    <a class=headerlink href="#TIM2:CCR3:CCR3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High Capture/Compare 3 value (TIM2)
nullLow Capture/Compare value
If channel CC3 is configured as output:
CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.
If channel CC3is configured as input:
CCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:CCR4"></a>
              CCR4
              <a class=headerlink href="#TIM2:CCR4">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 4</p>
            <p>Offset: 0x40, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CCR4:CCR4">
                        
                        <span>
                        
                        CCR4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM2:CCR4:CCR4">
                        
                        <span>
                        
                        CCR4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-CCR4-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:CCR4:CCR4">
                    </a>
                    CCR4
                    <a class=headerlink href="#TIM2:CCR4:CCR4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High Capture/Compare 4 value (TIM2)
nullLow Capture/Compare value
if CC4 channel is configured as output (CC4S bits):
CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.
if CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):
CCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:DCR"></a>
              DCR
              <a class=headerlink href="#TIM2:DCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA control register</p>
            <p>Offset: 0x48, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM2:DCR:DBL">
                        
                        <span class=doccol>
                        
                        DBL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM2:DCR:DBA">
                        
                        <span class=doccol>
                        
                        DBA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-DCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DCR:DBA">
                    </a>
                    DBA
                    <a class=headerlink href="#TIM2:DCR:DBA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    DMA base address
This 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.
Example:
...
Example: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_CR1<br><strong>0x1: B_0x1</strong>: TIMx_CR2<br><strong>0x2: B_0x2</strong>: TIMx_SMCR<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DCR:DBL">
                    </a>
                    DBL
                    <a class=headerlink href="#TIM2:DCR:DBL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-12:
                    
                    DMA burst length
This 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).
....</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1 transfer,<br><strong>0x1: B_0x1</strong>: 2 transfers,<br><strong>0x2: B_0x2</strong>: 3 transfers,<br><strong>0x11: B_0x11</strong>: 18 transfers.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:DMAR"></a>
              DMAR
              <a class=headerlink href="#TIM2:DMAR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA address for full transfer</p>
            <p>Offset: 0x4C, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM2:DMAR:DMAB">
                        
                        <span>
                        
                        DMAB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-DMAR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:DMAR:DMAB">
                    </a>
                    DMAB
                    <a class=headerlink href="#TIM2:DMAR:DMAB">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    DMA register for burst
              accesses.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:OR1"></a>
              OR1
              <a class=headerlink href="#TIM2:OR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM option register</p>
            <p>Offset: 0x50, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM2:OR1:OCREF_CLR">
                        
                        <span class=doccol>
                        
                        OCREF_CLR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-OR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:OR1:OCREF_CLR">
                    </a>
                    OCREF_CLR
                    <a class=headerlink href="#TIM2:OR1:OCREF_CLR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Ocref_clr source selection
This bit selects the ocref_clr input source..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 output is connected to the OCREF_CLR input<br><strong>0x1: B_0x1</strong>: COMP2 output is connected to the OCREF_CLR input<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:AF1"></a>
              AF1
              <a class=headerlink href="#TIM2:AF1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM alternate function option register
          1</p>
            <p>Offset: 0x60, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=14 >
                        
                      </td>
                      
                      <td colspan=2  class="separated">
                        
                        <a class=fieldlink href="#TIM2:AF1:ETRSEL">
                        
                        <span class=doccol>
                        
                        ETRSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2  class="separated">
                        
                        <a class=fieldlink href="#TIM2:AF1:ETRSEL">
                        
                        <span class=doccol>
                        
                        ETRSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=14 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-AF1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:AF1:ETRSEL">
                    </a>
                    ETRSEL
                    <a class=headerlink href="#TIM2:AF1:ETRSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 14-17:
                    
                    ETR source selection
These bits select the ETR input source.
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ETR legacy mode<br><strong>0x1: B_0x1</strong>: COMP1<br><strong>0x2: B_0x2</strong>: COMP2<br><strong>0x3: B_0x3</strong>: LSE<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM2:TISEL"></a>
              TISEL
              <a class=headerlink href="#TIM2:TISEL">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM alternate function option register
          1</p>
            <p>Offset: 0x68, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM2:TISEL:TI2SEL">
                        
                        <span class=doccol>
                        
                        TI2SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM2:TISEL:TI1SEL">
                        
                        <span class=doccol>
                        
                        TI1SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM2-TISEL-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:TISEL:TI1SEL">
                    </a>
                    TI1SEL
                    <a class=headerlink href="#TIM2:TISEL:TI1SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    TI1[0] to TI1[15] input selection
These bits select the TI1[0] to TI1[15] input source.
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM2_CH1 input<br><strong>0x1: B_0x1</strong>: COMP1 output<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM2:TISEL:TI2SEL">
                    </a>
                    TI2SEL
                    <a class=headerlink href="#TIM2:TISEL:TI2SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    TI2[0] to TI2[15] input selection
These bits select the TI2[0] to TI2[15] input source.
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM2_CH2 input<br><strong>0x1: B_0x1</strong>: COMP2 output<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="TIM3"></a>
        TIM3
        <a class=headerlink href="#TIM3">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40000400: General-purpose-timers</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 44.34782608695652%"></div>
      </div>
      <p>
        <em>
          51/115
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="TIM3-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CR1"></a>
              CR1
              <a class=headerlink href="#TIM3:CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                9/9
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CR1:UIFREMAP">
                        
                        <span class=doccol>
                        
                        UIFREMAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CR1:CKD">
                        
                        <span class=doccol>
                        
                        CKD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CR1:ARPE">
                        
                        <span class=doccol>
                        
                        ARPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CR1:CMS">
                        
                        <span class=doccol>
                        
                        CMS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CR1:DIR">
                        
                        <span class=doccol>
                        
                        DIR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CR1:OPM">
                        
                        <span class=doccol>
                        
                        OPM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CR1:URS">
                        
                        <span class=doccol>
                        
                        URS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CR1:UDIS">
                        
                        <span class=doccol>
                        
                        UDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CR1:CEN">
                        
                        <span class=doccol>
                        
                        CEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR1:CEN">
                    </a>
                    CEN
                    <a class=headerlink href="#TIM3:CR1:CEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Counter enable
Note: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.
CEN is cleared automatically in one-pulse mode, when an update event occurs..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter disabled<br><strong>0x1: B_0x1</strong>: Counter enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR1:UDIS">
                    </a>
                    UDIS
                    <a class=headerlink href="#TIM3:CR1:UDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller
Buffered registers are then loaded with their preload values..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UEV enabled. The Update (UEV) event is generated by one of the following events:<br><strong>0x1: B_0x1</strong>: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR1:URS">
                    </a>
                    URS
                    <a class=headerlink href="#TIM3:CR1:URS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Update request source
This bit is set and cleared by software to select the UEV event sources.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Any of the following events generate an update interrupt or DMA request if enabled. These events can be: <br><strong>0x1: B_0x1</strong>: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR1:OPM">
                    </a>
                    OPM
                    <a class=headerlink href="#TIM3:CR1:OPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    One-pulse mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter is not stopped at update event<br><strong>0x1: B_0x1</strong>: Counter stops counting at the next update event (clearing the bit CEN)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR1:DIR">
                    </a>
                    DIR
                    <a class=headerlink href="#TIM3:CR1:DIR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Direction
Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter used as upcounter<br><strong>0x1: B_0x1</strong>: Counter used as downcounter<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR1:CMS">
                    </a>
                    CMS
                    <a class=headerlink href="#TIM3:CR1:CMS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 5-6:
                    
                    Center-aligned mode selection
Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1).</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).<br><strong>0x1: B_0x1</strong>: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.<br><strong>0x2: B_0x2</strong>: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.<br><strong>0x3: B_0x3</strong>: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR1:ARPE">
                    </a>
                    ARPE
                    <a class=headerlink href="#TIM3:CR1:ARPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Auto-reload preload enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_ARR register is not buffered<br><strong>0x1: B_0x1</strong>: TIMx_ARR register is buffered<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR1:CKD">
                    </a>
                    CKD
                    <a class=headerlink href="#TIM3:CR1:CKD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Clock division
This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: tDTS = tCK_INT<br><strong>0x1: B_0x1</strong>: tDTS = 2 Ã tCK_INT<br><strong>0x2: B_0x2</strong>: tDTS = 4 Ã tCK_INT<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR1:UIFREMAP">
                    </a>
                    UIFREMAP
                    <a class=headerlink href="#TIM3:CR1:UIFREMAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    UIF status bit remapping.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.<br><strong>0x1: B_0x1</strong>: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CR2"></a>
              CR2
              <a class=headerlink href="#TIM3:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 2</p>
            <p>Offset: 0x4, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                3/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CR2:TI1S">
                        
                        <span class=doccol>
                        
                        TI1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM3:CR2:MMS">
                        
                        <span class=doccol>
                        
                        MMS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CR2:CCDS">
                        
                        <span class=doccol>
                        
                        CCDS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR2:CCDS">
                    </a>
                    CCDS
                    <a class=headerlink href="#TIM3:CR2:CCDS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/compare DMA selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CCx DMA request sent when CCx event occurs<br><strong>0x1: B_0x1</strong>: CCx DMA requests sent when update event occurs<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR2:MMS">
                    </a>
                    MMS
                    <a class=headerlink href="#TIM3:CR2:MMS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Master mode selection
These bits permit to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:
When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).
Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.<br><strong>0x1: B_0x1</strong>: Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode. <br><strong>0x2: B_0x2</strong>: Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.<br><strong>0x3: B_0x3</strong>: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO)<br><strong>0x4: B_0x4</strong>: Compare - OC1REFC signal is used as trigger output (TRGO)<br><strong>0x5: B_0x5</strong>: Compare - OC2REFC signal is used as trigger output (TRGO)<br><strong>0x6: B_0x6</strong>: Compare - OC3REFC signal is used as trigger output (TRGO)<br><strong>0x7: B_0x7</strong>: Compare - OC4REFC signal is used as trigger output (TRGO)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CR2:TI1S">
                    </a>
                    TI1S
                    <a class=headerlink href="#TIM3:CR2:TI1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    TI1 selection.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The TIMx_CH1 pin is connected to TI1 input<br><strong>0x1: B_0x1</strong>: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) See also <br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:SMCR"></a>
              SMCR
              <a class=headerlink href="#TIM3:SMCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>slave mode control register</p>
            <p>Offset: 0x8, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 60.0%"></div>
            </div>
            <p>
              <em>
                6/10
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=10 >
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:TS2">
                        
                        <span>
                        
                        TS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:SMS2">
                        
                        <span>
                        
                        SMS2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:ETP">
                        
                        <span class=doccol>
                        
                        ETP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:ECE">
                        
                        <span class=doccol>
                        
                        ECE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:ETPS">
                        
                        <span class=doccol>
                        
                        ETPS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:ETF">
                        
                        <span class=doccol>
                        
                        ETF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:MSM">
                        
                        <span class=doccol>
                        
                        MSM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:TS1">
                        
                        <span>
                        
                        TS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:OCCS">
                        
                        <span class=doccol>
                        
                        OCCS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM3:SMCR:SMS1">
                        
                        <span>
                        
                        SMS1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-SMCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:SMS1">
                    </a>
                    SMS1
                    <a class=headerlink href="#TIM3:SMCR:SMS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-2:
                    
                    Slave mode selection
When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.
reinitializes the counter, generates an update of the registers and starts the counter.
Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.
Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:OCCS">
                    </a>
                    OCCS
                    <a class=headerlink href="#TIM3:SMCR:OCCS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    OCREF clear selection
This bit is used to select the OCREF clear source.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OCREF_CLR_INT is connected to COMP1 or COMP2 output depending on TIMx_OR1.OCREF_CLR<br><strong>0x1: B_0x1</strong>: OCREF_CLR_INT is connected to ETRF<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:TS1">
                    </a>
                    TS1
                    <a class=headerlink href="#TIM3:SMCR:TS1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Trigger selection
This bit-field selects the trigger input to be used to synchronize the counter.
Others: Reserved
See  for more details on ITRx meaning for each Timer.
Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:MSM">
                    </a>
                    MSM
                    <a class=headerlink href="#TIM3:SMCR:MSM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Master/Slave mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:ETF">
                    </a>
                    ETF
                    <a class=headerlink href="#TIM3:SMCR:ETF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    External trigger filter
This bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No filter, sampling is done at fDTS<br><strong>0x1: B_0x1</strong>: fSAMPLING=fCK_INT, N=2<br><strong>0x2: B_0x2</strong>: fSAMPLING=fCK_INT, N=4<br><strong>0x3: B_0x3</strong>: fSAMPLING=fCK_INT, N=8<br><strong>0x4: B_0x4</strong>: fSAMPLING=fDTS/2, N=6<br><strong>0x5: B_0x5</strong>: fSAMPLING=fDTS/2, N=8<br><strong>0x6: B_0x6</strong>: fSAMPLING=fDTS/4, N=6<br><strong>0x7: B_0x7</strong>: fSAMPLING=fDTS/4, N=8<br><strong>0x8: B_0x8</strong>: fSAMPLING=fDTS/8, N=6<br><strong>0x9: B_0x9</strong>: fSAMPLING=fDTS/8, N=8<br><strong>0xA: B_0xA</strong>: fSAMPLING=fDTS/16, N=5<br><strong>0xB: B_0xB</strong>: fSAMPLING=fDTS/16, N=6<br><strong>0xC: B_0xC</strong>: fSAMPLING=fDTS/16, N=8<br><strong>0xD: B_0xD</strong>: fSAMPLING=fDTS/32, N=5<br><strong>0xE: B_0xE</strong>: fSAMPLING=fDTS/32, N=6<br><strong>0xF: B_0xF</strong>: fSAMPLING=fDTS/32, N=8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:ETPS">
                    </a>
                    ETPS
                    <a class=headerlink href="#TIM3:SMCR:ETPS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-13:
                    
                    External trigger prescaler
External trigger signal ETRP frequency must be at most 1/4 of CK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Prescaler OFF<br><strong>0x1: B_0x1</strong>: ETRP frequency divided by 2<br><strong>0x2: B_0x2</strong>: ETRP frequency divided by 4<br><strong>0x3: B_0x3</strong>: ETRP frequency divided by 8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:ECE">
                    </a>
                    ECE
                    <a class=headerlink href="#TIM3:SMCR:ECE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    External clock enable
This bit enables External clock mode 2.
Note: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).
It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).
If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: External clock mode 2 disabled<br><strong>0x1: B_0x1</strong>: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:ETP">
                    </a>
                    ETP
                    <a class=headerlink href="#TIM3:SMCR:ETP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    External trigger polarity
This bit selects whether ETR or ETR is used for trigger operations.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ETR is non-inverted, active at high level or rising edge<br><strong>0x1: B_0x1</strong>: ETR is inverted, active at low level or falling edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:SMS2">
                    </a>
                    SMS2
                    <a class=headerlink href="#TIM3:SMCR:SMS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Slave mode selection
When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.
reinitializes the counter, generates an update of the registers and starts the counter.
Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.
Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SMCR:TS2">
                    </a>
                    TS2
                    <a class=headerlink href="#TIM3:SMCR:TS2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-21:
                    
                    Trigger selection
This bit-field selects the trigger input to be used to synchronize the counter.
Others: Reserved
See  for more details on ITRx meaning for each Timer.
Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:DIER"></a>
              DIER
              <a class=headerlink href="#TIM3:DIER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA/Interrupt enable register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                12/12
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:TDE">
                        
                        <span class=doccol>
                        
                        TDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:CC4DE">
                        
                        <span class=doccol>
                        
                        CC4DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:CC3DE">
                        
                        <span class=doccol>
                        
                        CC3DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:CC2DE">
                        
                        <span class=doccol>
                        
                        CC2DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:CC1DE">
                        
                        <span class=doccol>
                        
                        CC1DE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:UDE">
                        
                        <span class=doccol>
                        
                        UDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:TIE">
                        
                        <span class=doccol>
                        
                        TIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:CC4IE">
                        
                        <span class=doccol>
                        
                        CC4IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:CC3IE">
                        
                        <span class=doccol>
                        
                        CC3IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:CC2IE">
                        
                        <span class=doccol>
                        
                        CC2IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:CC1IE">
                        
                        <span class=doccol>
                        
                        CC1IE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:DIER:UIE">
                        
                        <span class=doccol>
                        
                        UIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-DIER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:UIE">
                    </a>
                    UIE
                    <a class=headerlink href="#TIM3:DIER:UIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update interrupt disabled.<br><strong>0x1: B_0x1</strong>: Update interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:CC1IE">
                    </a>
                    CC1IE
                    <a class=headerlink href="#TIM3:DIER:CC1IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 interrupt disabled.<br><strong>0x1: B_0x1</strong>: CC1 interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:CC2IE">
                    </a>
                    CC2IE
                    <a class=headerlink href="#TIM3:DIER:CC2IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 interrupt disabled.<br><strong>0x1: B_0x1</strong>: CC2 interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:CC3IE">
                    </a>
                    CC3IE
                    <a class=headerlink href="#TIM3:DIER:CC3IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 3 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC3 interrupt disabled.<br><strong>0x1: B_0x1</strong>: CC3 interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:CC4IE">
                    </a>
                    CC4IE
                    <a class=headerlink href="#TIM3:DIER:CC4IE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 4 interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC4 interrupt disabled.<br><strong>0x1: B_0x1</strong>: CC4 interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:TIE">
                    </a>
                    TIE
                    <a class=headerlink href="#TIM3:DIER:TIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Trigger interrupt disabled.<br><strong>0x1: B_0x1</strong>: Trigger interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:UDE">
                    </a>
                    UDE
                    <a class=headerlink href="#TIM3:DIER:UDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Update DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update DMA request disabled.<br><strong>0x1: B_0x1</strong>: Update DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:CC1DE">
                    </a>
                    CC1DE
                    <a class=headerlink href="#TIM3:DIER:CC1DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC1 DMA request disabled.<br><strong>0x1: B_0x1</strong>: CC1 DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:CC2DE">
                    </a>
                    CC2DE
                    <a class=headerlink href="#TIM3:DIER:CC2DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Capture/Compare 2 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC2 DMA request disabled.<br><strong>0x1: B_0x1</strong>: CC2 DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:CC3DE">
                    </a>
                    CC3DE
                    <a class=headerlink href="#TIM3:DIER:CC3DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Capture/Compare 3 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC3 DMA request disabled.<br><strong>0x1: B_0x1</strong>: CC3 DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:CC4DE">
                    </a>
                    CC4DE
                    <a class=headerlink href="#TIM3:DIER:CC4DE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Capture/Compare 4 DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC4 DMA request disabled.<br><strong>0x1: B_0x1</strong>: CC4 DMA request enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DIER:TDE">
                    </a>
                    TDE
                    <a class=headerlink href="#TIM3:DIER:TDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Trigger DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Trigger DMA request disabled.<br><strong>0x1: B_0x1</strong>: Trigger DMA request enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:SR"></a>
              SR
              <a class=headerlink href="#TIM3:SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>status register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 40.0%"></div>
            </div>
            <p>
              <em>
                4/10
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:CC4OF">
                        
                        <span>
                        
                        CC4OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:CC3OF">
                        
                        <span>
                        
                        CC3OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:CC2OF">
                        
                        <span>
                        
                        CC2OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:CC1OF">
                        
                        <span class=doccol>
                        
                        CC1OF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:TIF">
                        
                        <span class=doccol>
                        
                        TIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:CC4IF">
                        
                        <span>
                        
                        CC4IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:CC3IF">
                        
                        <span>
                        
                        CC3IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:CC2IF">
                        
                        <span>
                        
                        CC2IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:CC1IF">
                        
                        <span class=doccol>
                        
                        CC1IF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:SR:UIF">
                        
                        <span class=doccol>
                        
                        UIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:UIF">
                    </a>
                    UIF
                    <a class=headerlink href="#TIM3:SR:UIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
At overflow or underflow and if UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.
When CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No update occurred<br><strong>0x1: B_0x1</strong>: Update interrupt pending. This bit is set by hardware when the registers are updated:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:CC1IF">
                    </a>
                    CC1IF
                    <a class=headerlink href="#TIM3:SR:CC1IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/compare 1 interrupt flag
This flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).
If channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.
If channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No compare match / No input capture occurred<br><strong>0x1: B_0x1</strong>: A compare match or an input capture occurred<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:CC2IF">
                    </a>
                    CC2IF
                    <a class=headerlink href="#TIM3:SR:CC2IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/Compare 2 interrupt flag
Refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:CC3IF">
                    </a>
                    CC3IF
                    <a class=headerlink href="#TIM3:SR:CC3IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 3 interrupt flag
Refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:CC4IF">
                    </a>
                    CC4IF
                    <a class=headerlink href="#TIM3:SR:CC4IF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 4 interrupt flag
Refer to CC1IF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:TIF">
                    </a>
                    TIF
                    <a class=headerlink href="#TIM3:SR:TIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger interrupt flag
This flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No trigger event occurred.<br><strong>0x1: B_0x1</strong>: Trigger interrupt pending.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:CC1OF">
                    </a>
                    CC1OF
                    <a class=headerlink href="#TIM3:SR:CC1OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 1 overcapture flag
This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0â..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overcapture has been detected.<br><strong>0x1: B_0x1</strong>: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:CC2OF">
                    </a>
                    CC2OF
                    <a class=headerlink href="#TIM3:SR:CC2OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Capture/compare 2 overcapture flag
refer to CC1OF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:CC3OF">
                    </a>
                    CC3OF
                    <a class=headerlink href="#TIM3:SR:CC3OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Capture/Compare 3 overcapture flag
refer to CC1OF description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:SR:CC4OF">
                    </a>
                    CC4OF
                    <a class=headerlink href="#TIM3:SR:CC4OF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Capture/Compare 4 overcapture flag
refer to CC1OF description.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:EGR"></a>
              EGR
              <a class=headerlink href="#TIM3:EGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>event generation register</p>
            <p>Offset: 0x14, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                3/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:EGR:TG">
                        
                        <span class=doccol>
                        
                        TG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:EGR:CC4G">
                        
                        <span>
                        
                        CC4G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:EGR:CC3G">
                        
                        <span>
                        
                        CC3G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:EGR:CC2G">
                        
                        <span>
                        
                        CC2G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:EGR:CC1G">
                        
                        <span class=doccol>
                        
                        CC1G</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:EGR:UG">
                        
                        <span class=doccol>
                        
                        UG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-EGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:EGR:UG">
                    </a>
                    UG
                    <a class=headerlink href="#TIM3:EGR:UG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update generation
This bit can be set by software, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:EGR:CC1G">
                    </a>
                    CC1G
                    <a class=headerlink href="#TIM3:EGR:CC1G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/compare 1 generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware.
If channel CC1 is configured as output:
CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
If channel CC1 is configured as input:
The current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: A capture/compare event is generated on channel 1:<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:EGR:CC2G">
                    </a>
                    CC2G
                    <a class=headerlink href="#TIM3:EGR:CC2G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Capture/compare 2 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:EGR:CC3G">
                    </a>
                    CC3G
                    <a class=headerlink href="#TIM3:EGR:CC3G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/compare 3 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:EGR:CC4G">
                    </a>
                    CC4G
                    <a class=headerlink href="#TIM3:EGR:CC4G">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/compare 4 generation
Refer to CC1G description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:EGR:TG">
                    </a>
                    TG
                    <a class=headerlink href="#TIM3:EGR:TG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Trigger generation
This bit is set by software in order to generate an event, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action<br><strong>0x1: B_0x1</strong>: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CCMR1_Input"></a>
              CCMR1_Input
              <a class=headerlink href="#TIM3:CCMR1_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 1 (input
          mode)</p>
            <p>Offset: 0x18, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM3:CCMR1_Input:IC2F">
                        
                        <span>
                        
                        IC2F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CCMR1_Input:IC2PSC">
                        
                        <span>
                        
                        IC2PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CCMR1_Input:CC2S">
                        
                        <span>
                        
                        CC2S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM3:CCMR1_Input:IC1F">
                        
                        <span>
                        
                        IC1F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CCMR1_Input:IC1PSC">
                        
                        <span>
                        
                        IC1PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CCMR1_Input:CC1S">
                        
                        <span>
                        
                        CC1S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CCMR1_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR1_Input:CC1S">
                    </a>
                    CC1S
                    <a class=headerlink href="#TIM3:CCMR1_Input:CC1S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/Compare 1
              selection.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR1_Input:IC1PSC">
                    </a>
                    IC1PSC
                    <a class=headerlink href="#TIM3:CCMR1_Input:IC1PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 1 prescaler.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR1_Input:IC1F">
                    </a>
                    IC1F
                    <a class=headerlink href="#TIM3:CCMR1_Input:IC1F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 1 filter.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR1_Input:CC2S">
                    </a>
                    CC2S
                    <a class=headerlink href="#TIM3:CCMR1_Input:CC2S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Capture/compare 2
              selection.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR1_Input:IC2PSC">
                    </a>
                    IC2PSC
                    <a class=headerlink href="#TIM3:CCMR1_Input:IC2PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 10-11:
                    
                    Input capture 2 prescaler.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR1_Input:IC2F">
                    </a>
                    IC2F
                    <a class=headerlink href="#TIM3:CCMR1_Input:IC2F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-15:
                    
                    Input capture 2 filter.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CCMR2_Input"></a>
              CCMR2_Input
              <a class=headerlink href="#TIM3:CCMR2_Input">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare mode register 2 (input
          mode)</p>
            <p>Offset: 0x1C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 33.333333333333336%"></div>
            </div>
            <p>
              <em>
                2/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM3:CCMR2_Input:IC4F">
                        
                        <span>
                        
                        IC4F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CCMR2_Input:IC4PSC">
                        
                        <span>
                        
                        IC4PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CCMR2_Input:CC4S">
                        
                        <span class=doccol>
                        
                        CC4S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM3:CCMR2_Input:IC3F">
                        
                        <span>
                        
                        IC3F</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CCMR2_Input:IC3PSC">
                        
                        <span>
                        
                        IC3PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#TIM3:CCMR2_Input:CC3S">
                        
                        <span class=doccol>
                        
                        CC3S</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CCMR2_Input-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR2_Input:CC3S">
                    </a>
                    CC3S
                    <a class=headerlink href="#TIM3:CCMR2_Input:CC3S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-1:
                    
                    Capture/Compare 3 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC3 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC3 channel is configured as input, IC3 is mapped on TI3<br><strong>0x2: B_0x2</strong>: CC3 channel is configured as input, IC3 is mapped on TI4<br><strong>0x3: B_0x3</strong>: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR2_Input:IC3PSC">
                    </a>
                    IC3PSC
                    <a class=headerlink href="#TIM3:CCMR2_Input:IC3PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 2-3:
                    
                    Input capture 3 prescaler.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR2_Input:IC3F">
                    </a>
                    IC3F
                    <a class=headerlink href="#TIM3:CCMR2_Input:IC3F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-7:
                    
                    Input capture 3 filter.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR2_Input:CC4S">
                    </a>
                    CC4S
                    <a class=headerlink href="#TIM3:CCMR2_Input:CC4S">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-9:
                    
                    Capture/Compare 4 selection
This bit-field defines the direction of the channel (input/output) as well as the used input.
Note: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CC4 channel is configured as output<br><strong>0x1: B_0x1</strong>: CC4 channel is configured as input, IC4 is mapped on TI4<br><strong>0x2: B_0x2</strong>: CC4 channel is configured as input, IC4 is mapped on TI3<br><strong>0x3: B_0x3</strong>: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR2_Input:IC4PSC">
                    </a>
                    IC4PSC
                    <a class=headerlink href="#TIM3:CCMR2_Input:IC4PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 10-11:
                    
                    Input capture 4 prescaler.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCMR2_Input:IC4F">
                    </a>
                    IC4F
                    <a class=headerlink href="#TIM3:CCMR2_Input:IC4F">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-15:
                    
                    Input capture 4 filter.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CCER"></a>
              CCER
              <a class=headerlink href="#TIM3:CCER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare enable
          register</p>
            <p>Offset: 0x20, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 16.666666666666668%"></div>
            </div>
            <p>
              <em>
                2/12
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC4NP">
                        
                        <span>
                        
                        CC4NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC4P">
                        
                        <span>
                        
                        CC4P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC4E">
                        
                        <span>
                        
                        CC4E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC3NP">
                        
                        <span>
                        
                        CC3NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC3P">
                        
                        <span>
                        
                        CC3P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC3E">
                        
                        <span>
                        
                        CC3E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC2NP">
                        
                        <span>
                        
                        CC2NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC2P">
                        
                        <span>
                        
                        CC2P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC2E">
                        
                        <span>
                        
                        CC2E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC1NP">
                        
                        <span>
                        
                        CC1NP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC1P">
                        
                        <span class=doccol>
                        
                        CC1P</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CCER:CC1E">
                        
                        <span class=doccol>
                        
                        CC1E</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CCER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC1E">
                    </a>
                    CC1E
                    <a class=headerlink href="#TIM3:CCER:CC1E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Capture/Compare 1 output enable..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Capture mode disabled / OC1 is not active<br><strong>0x1: B_0x1</strong>: Capture mode enabled / OC1 signal is output on the corresponding output pin<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC1P">
                    </a>
                    CC1P
                    <a class=headerlink href="#TIM3:CCER:CC1P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Capture/Compare 1 output Polarity.
When CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.
CC1NP=0, CC1P=0:	non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).
CC1NP=0, CC1P=1:	inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).
CC1NP=1, CC1P=1:	non-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.
CC1NP=1, CC1P=0:	This configuration is reserved, it must not be used..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)<br><strong>0x1: B_0x1</strong>: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC1NP">
                    </a>
                    CC1NP
                    <a class=headerlink href="#TIM3:CCER:CC1NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Capture/Compare 1 output Polarity.
CC1 channel configured as output: CC1NP must be kept cleared in this case.
CC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC2E">
                    </a>
                    CC2E
                    <a class=headerlink href="#TIM3:CCER:CC2E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Capture/Compare 2 output enable.
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC2P">
                    </a>
                    CC2P
                    <a class=headerlink href="#TIM3:CCER:CC2P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Capture/Compare 2 output Polarity.
refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC2NP">
                    </a>
                    CC2NP
                    <a class=headerlink href="#TIM3:CCER:CC2NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Capture/Compare 2 output Polarity.
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC3E">
                    </a>
                    CC3E
                    <a class=headerlink href="#TIM3:CCER:CC3E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Capture/Compare 3 output enable.
Refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC3P">
                    </a>
                    CC3P
                    <a class=headerlink href="#TIM3:CCER:CC3P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Capture/Compare 3 output Polarity.
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC3NP">
                    </a>
                    CC3NP
                    <a class=headerlink href="#TIM3:CCER:CC3NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Capture/Compare 3 output Polarity.
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC4E">
                    </a>
                    CC4E
                    <a class=headerlink href="#TIM3:CCER:CC4E">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Capture/Compare 4 output enable.
refer to CC1E description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC4P">
                    </a>
                    CC4P
                    <a class=headerlink href="#TIM3:CCER:CC4P">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Capture/Compare 4 output Polarity.
Refer to CC1P description.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCER:CC4NP">
                    </a>
                    CC4NP
                    <a class=headerlink href="#TIM3:CCER:CC4NP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Capture/Compare 4 output Polarity.
Refer to CC1NP description.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CNT_ALTERNATE5"></a>
              CNT_ALTERNATE5
              <a class=headerlink href="#TIM3:CNT_ALTERNATE5">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>counter</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:CNT_ALTERNATE5:UIFCPY">
                        
                        <span>
                        
                        UIFCPY</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=15  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CNT_ALTERNATE5:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CNT_ALTERNATE5:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CNT_ALTERNATE5-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CNT_ALTERNATE5:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#TIM3:CNT_ALTERNATE5:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-30:
                    
                    Most significant part counter value (TIM2)
nullLeast significant part of counter value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CNT_ALTERNATE5:UIFCPY">
                    </a>
                    UIFCPY
                    <a class=headerlink href="#TIM3:CNT_ALTERNATE5:UIFCPY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    UIF Copy
This bit is a read-only copy of the UIF bit of the TIMx_ISR register.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:PSC"></a>
              PSC
              <a class=headerlink href="#TIM3:PSC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>prescaler</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM3:PSC:PSC">
                        
                        <span>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-PSC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:PSC:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#TIM3:PSC:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:ARR"></a>
              ARR
              <a class=headerlink href="#TIM3:ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>auto-reload register</p>
            <p>Offset: 0x2C, reset: 0xFFFFFFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#TIM3:ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High auto-reload value (TIM2)
nullLow Auto-reload value
ARR is the value to be loaded in the actual auto-reload register.
Refer to the  for more details about ARR update and behavior.
The counter is blocked while the auto-reload value is null..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CCR1"></a>
              CCR1
              <a class=headerlink href="#TIM3:CCR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 1</p>
            <p>Offset: 0x34, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CCR1:CCR1">
                        
                        <span>
                        
                        CCR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CCR1:CCR1">
                        
                        <span>
                        
                        CCR1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CCR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCR1:CCR1">
                    </a>
                    CCR1
                    <a class=headerlink href="#TIM3:CCR1:CCR1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High Capture/Compare 1 value (TIM2)
nullLow Capture/Compare 1 value
If channel CC1 is configured as output:
CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.
If channel CC1is configured as input:
CCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CCR2"></a>
              CCR2
              <a class=headerlink href="#TIM3:CCR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 2</p>
            <p>Offset: 0x38, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CCR2:CCR2">
                        
                        <span>
                        
                        CCR2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CCR2:CCR2">
                        
                        <span>
                        
                        CCR2</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CCR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCR2:CCR2">
                    </a>
                    CCR2
                    <a class=headerlink href="#TIM3:CCR2:CCR2">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High Capture/Compare 2 value (TIM2)
nullLow Capture/Compare 2 value
If channel CC2 is configured as output:
CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.
If channel CC2 is configured as input:
CCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CCR3"></a>
              CCR3
              <a class=headerlink href="#TIM3:CCR3">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 3</p>
            <p>Offset: 0x3C, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CCR3:CCR3">
                        
                        <span>
                        
                        CCR3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CCR3:CCR3">
                        
                        <span>
                        
                        CCR3</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CCR3-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCR3:CCR3">
                    </a>
                    CCR3
                    <a class=headerlink href="#TIM3:CCR3:CCR3">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High Capture/Compare 3 value (TIM2)
nullLow Capture/Compare value
If channel CC3 is configured as output:
CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.
If channel CC3is configured as input:
CCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:CCR4"></a>
              CCR4
              <a class=headerlink href="#TIM3:CCR4">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>capture/compare register 4</p>
            <p>Offset: 0x40, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CCR4:CCR4">
                        
                        <span>
                        
                        CCR4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#TIM3:CCR4:CCR4">
                        
                        <span>
                        
                        CCR4</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-CCR4-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:CCR4:CCR4">
                    </a>
                    CCR4
                    <a class=headerlink href="#TIM3:CCR4:CCR4">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-31:
                    
                    High Capture/Compare 4 value (TIM2)
nullLow Capture/Compare value
if CC4 channel is configured as output (CC4S bits):
CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.
if CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):
CCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:DCR"></a>
              DCR
              <a class=headerlink href="#TIM3:DCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA control register</p>
            <p>Offset: 0x48, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM3:DCR:DBL">
                        
                        <span class=doccol>
                        
                        DBL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#TIM3:DCR:DBA">
                        
                        <span class=doccol>
                        
                        DBA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-DCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DCR:DBA">
                    </a>
                    DBA
                    <a class=headerlink href="#TIM3:DCR:DBA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-4:
                    
                    DMA base address
This 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.
Example:
...
Example: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_CR1<br><strong>0x1: B_0x1</strong>: TIMx_CR2<br><strong>0x2: B_0x2</strong>: TIMx_SMCR<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DCR:DBL">
                    </a>
                    DBL
                    <a class=headerlink href="#TIM3:DCR:DBL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-12:
                    
                    DMA burst length
This 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).
....</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1 transfer,<br><strong>0x1: B_0x1</strong>: 2 transfers,<br><strong>0x2: B_0x2</strong>: 3 transfers,<br><strong>0x11: B_0x11</strong>: 18 transfers.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:DMAR"></a>
              DMAR
              <a class=headerlink href="#TIM3:DMAR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA address for full transfer</p>
            <p>Offset: 0x4C, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM3:DMAR:DMAB">
                        
                        <span>
                        
                        DMAB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-DMAR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:DMAR:DMAB">
                    </a>
                    DMAB
                    <a class=headerlink href="#TIM3:DMAR:DMAB">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    DMA register for burst
              accesses.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:OR1"></a>
              OR1
              <a class=headerlink href="#TIM3:OR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM option register</p>
            <p>Offset: 0x50, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM3:OR1:OCREF_CLR">
                        
                        <span class=doccol>
                        
                        OCREF_CLR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-OR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:OR1:OCREF_CLR">
                    </a>
                    OCREF_CLR
                    <a class=headerlink href="#TIM3:OR1:OCREF_CLR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Ocref_clr source selection
This bit selects the ocref_clr input source..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: COMP1 output is connected to the OCREF_CLR input<br><strong>0x1: B_0x1</strong>: COMP2 output is connected to the OCREF_CLR input<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:AF1"></a>
              AF1
              <a class=headerlink href="#TIM3:AF1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM alternate function option register
          1</p>
            <p>Offset: 0x60, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=14 >
                        
                      </td>
                      
                      <td colspan=2  class="separated">
                        
                        <a class=fieldlink href="#TIM3:AF1:ETRSEL">
                        
                        <span class=doccol>
                        
                        ETRSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2  class="separated">
                        
                        <a class=fieldlink href="#TIM3:AF1:ETRSEL">
                        
                        <span class=doccol>
                        
                        ETRSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=14 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-AF1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:AF1:ETRSEL">
                    </a>
                    ETRSEL
                    <a class=headerlink href="#TIM3:AF1:ETRSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 14-17:
                    
                    ETR source selection
These bits select the ETR input source.
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: ETR legacy mode<br><strong>0x1: B_0x1</strong>: COMP1<br><strong>0x2: B_0x2</strong>: COMP2<br><strong>0x3: B_0x3</strong>: LSE<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM3:TISEL"></a>
              TISEL
              <a class=headerlink href="#TIM3:TISEL">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>TIM alternate function option register
          1</p>
            <p>Offset: 0x68, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM3:TISEL:TI2SEL">
                        
                        <span class=doccol>
                        
                        TI2SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#TIM3:TISEL:TI1SEL">
                        
                        <span class=doccol>
                        
                        TI1SEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM3-TISEL-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:TISEL:TI1SEL">
                    </a>
                    TI1SEL
                    <a class=headerlink href="#TIM3:TISEL:TI1SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    TI1[0] to TI1[15] input selection
These bits select the TI1[0] to TI1[15] input source.
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM2_CH1 input<br><strong>0x1: B_0x1</strong>: COMP1 output<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM3:TISEL:TI2SEL">
                    </a>
                    TI2SEL
                    <a class=headerlink href="#TIM3:TISEL:TI2SEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-11:
                    
                    TI2[0] to TI2[15] input selection
These bits select the TI2[0] to TI2[15] input source.
Others: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIM2_CH2 input<br><strong>0x1: B_0x1</strong>: COMP2 output<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="TIM6"></a>
        TIM6
        <a class=headerlink href="#TIM6">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40001000: Basic timers</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 80.0%"></div>
      </div>
      <p>
        <em>
          12/15
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="TIM6-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM6:CR1"></a>
              CR1
              <a class=headerlink href="#TIM6:CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:CR1:UIFREMAP">
                        
                        <span class=doccol>
                        
                        UIFREMAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:CR1:ARPE">
                        
                        <span class=doccol>
                        
                        ARPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:CR1:OPM">
                        
                        <span class=doccol>
                        
                        OPM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:CR1:URS">
                        
                        <span class=doccol>
                        
                        URS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:CR1:UDIS">
                        
                        <span class=doccol>
                        
                        UDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:CR1:CEN">
                        
                        <span class=doccol>
                        
                        CEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM6-CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:CR1:CEN">
                    </a>
                    CEN
                    <a class=headerlink href="#TIM6:CR1:CEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Counter enable
Note: Gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.
CEN is cleared automatically in one-pulse mode, when an update event occurs..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter disabled<br><strong>0x1: B_0x1</strong>: Counter enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:CR1:UDIS">
                    </a>
                    UDIS
                    <a class=headerlink href="#TIM6:CR1:UDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller
Buffered registers are then loaded with their preload values..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UEV enabled. The Update (UEV) event is generated by one of the following events:<br><strong>0x1: B_0x1</strong>: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:CR1:URS">
                    </a>
                    URS
                    <a class=headerlink href="#TIM6:CR1:URS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Update request source
This bit is set and cleared by software to select the UEV event sources.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Any of the following events generates an update interrupt or DMA request if enabled. These events can be: <br><strong>0x1: B_0x1</strong>: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:CR1:OPM">
                    </a>
                    OPM
                    <a class=headerlink href="#TIM6:CR1:OPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    One-pulse mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter is not stopped at update event<br><strong>0x1: B_0x1</strong>: Counter stops counting at the next update event (clearing the CEN bit).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:CR1:ARPE">
                    </a>
                    ARPE
                    <a class=headerlink href="#TIM6:CR1:ARPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Auto-reload preload enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_ARR register is not buffered.<br><strong>0x1: B_0x1</strong>: TIMx_ARR register is buffered.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:CR1:UIFREMAP">
                    </a>
                    UIFREMAP
                    <a class=headerlink href="#TIM6:CR1:UIFREMAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    UIF status bit remapping.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.<br><strong>0x1: B_0x1</strong>: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM6:CR2"></a>
              CR2
              <a class=headerlink href="#TIM6:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 2</p>
            <p>Offset: 0x4, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM6:CR2:MMS">
                        
                        <span class=doccol>
                        
                        MMS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM6-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:CR2:MMS">
                    </a>
                    MMS
                    <a class=headerlink href="#TIM6:CR2:MMS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Master mode selection
These bits are used to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:
When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in the TIMx_SMCR register).
Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Reset - the UG bit from the TIMx_EGR register is used as a trigger output (TRGO). If reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.<br><strong>0x1: B_0x1</strong>: Enable - the Counter enable signal, CNT_EN, is used as a trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode. <br><strong>0x2: B_0x2</strong>: Update - The update event is selected as a trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM6:DIER"></a>
              DIER
              <a class=headerlink href="#TIM6:DIER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA/Interrupt enable register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:DIER:UDE">
                        
                        <span class=doccol>
                        
                        UDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:DIER:UIE">
                        
                        <span class=doccol>
                        
                        UIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM6-DIER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:DIER:UIE">
                    </a>
                    UIE
                    <a class=headerlink href="#TIM6:DIER:UIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update interrupt disabled.<br><strong>0x1: B_0x1</strong>: Update interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:DIER:UDE">
                    </a>
                    UDE
                    <a class=headerlink href="#TIM6:DIER:UDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Update DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update DMA request disabled.<br><strong>0x1: B_0x1</strong>: Update DMA request enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM6:SR"></a>
              SR
              <a class=headerlink href="#TIM6:SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>status register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:SR:UIF">
                        
                        <span class=doccol>
                        
                        UIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM6-SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:SR:UIF">
                    </a>
                    UIF
                    <a class=headerlink href="#TIM6:SR:UIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
At overflow or underflow regarding the repetition counter value and if UDIS = 0 in the TIMx_CR1 register.
When CNT is reinitialized by software using the UG bit in the TIMx_EGR register, if URS = 0 and UDIS = 0 in the TIMx_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No update occurred.<br><strong>0x1: B_0x1</strong>: Update interrupt pending. This bit is set by hardware when the registers are updated:<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM6:EGR"></a>
              EGR
              <a class=headerlink href="#TIM6:EGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>event generation register</p>
            <p>Offset: 0x14, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:EGR:UG">
                        
                        <span class=doccol>
                        
                        UG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM6-EGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:EGR:UG">
                    </a>
                    UG
                    <a class=headerlink href="#TIM6:EGR:UG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update generation
This bit can be set by software, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action.<br><strong>0x1: B_0x1</strong>: Re-initializes the timer counter and generates an update of the registers. Note that the prescaler counter is cleared too (but the prescaler ratio is not affected).<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM6:CNT"></a>
              CNT
              <a class=headerlink href="#TIM6:CNT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>counter</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                1/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM6:CNT:UIFCPY">
                        
                        <span>
                        
                        UIFCPY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM6:CNT:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM6-CNT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:CNT:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#TIM6:CNT:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Counter value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:CNT:UIFCPY">
                    </a>
                    UIFCPY
                    <a class=headerlink href="#TIM6:CNT:UIFCPY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    UIF Copy
This bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM6:PSC"></a>
              PSC
              <a class=headerlink href="#TIM6:PSC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>prescaler</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM6:PSC:PSC">
                        
                        <span>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM6-PSC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:PSC:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#TIM6:PSC:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM6:ARR"></a>
              ARR
              <a class=headerlink href="#TIM6:ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>auto-reload register</p>
            <p>Offset: 0x2C, reset: 0x0000FFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM6:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM6-ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM6:ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#TIM6:ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="TIM7"></a>
        TIM7
        <a class=headerlink href="#TIM7">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40001400: Basic timers</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 80.0%"></div>
      </div>
      <p>
        <em>
          12/15
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="TIM7-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM7:CR1"></a>
              CR1
              <a class=headerlink href="#TIM7:CR1">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                6/6
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:CR1:UIFREMAP">
                        
                        <span class=doccol>
                        
                        UIFREMAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:CR1:ARPE">
                        
                        <span class=doccol>
                        
                        ARPE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:CR1:OPM">
                        
                        <span class=doccol>
                        
                        OPM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:CR1:URS">
                        
                        <span class=doccol>
                        
                        URS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:CR1:UDIS">
                        
                        <span class=doccol>
                        
                        UDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:CR1:CEN">
                        
                        <span class=doccol>
                        
                        CEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM7-CR1-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:CR1:CEN">
                    </a>
                    CEN
                    <a class=headerlink href="#TIM7:CR1:CEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Counter enable
Note: Gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.
CEN is cleared automatically in one-pulse mode, when an update event occurs..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter disabled<br><strong>0x1: B_0x1</strong>: Counter enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:CR1:UDIS">
                    </a>
                    UDIS
                    <a class=headerlink href="#TIM7:CR1:UDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Update disable
This bit is set and cleared by software to enable/disable UEV event generation.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller
Buffered registers are then loaded with their preload values..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: UEV enabled. The Update (UEV) event is generated by one of the following events:<br><strong>0x1: B_0x1</strong>: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:CR1:URS">
                    </a>
                    URS
                    <a class=headerlink href="#TIM7:CR1:URS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Update request source
This bit is set and cleared by software to select the UEV event sources.
Counter overflow/underflow
Setting the UG bit
Update generation through the slave mode controller.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Any of the following events generates an update interrupt or DMA request if enabled. These events can be: <br><strong>0x1: B_0x1</strong>: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:CR1:OPM">
                    </a>
                    OPM
                    <a class=headerlink href="#TIM7:CR1:OPM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    One-pulse mode.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Counter is not stopped at update event<br><strong>0x1: B_0x1</strong>: Counter stops counting at the next update event (clearing the CEN bit).<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:CR1:ARPE">
                    </a>
                    ARPE
                    <a class=headerlink href="#TIM7:CR1:ARPE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Auto-reload preload enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TIMx_ARR register is not buffered.<br><strong>0x1: B_0x1</strong>: TIMx_ARR register is buffered.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:CR1:UIFREMAP">
                    </a>
                    UIFREMAP
                    <a class=headerlink href="#TIM7:CR1:UIFREMAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    UIF status bit remapping.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.<br><strong>0x1: B_0x1</strong>: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM7:CR2"></a>
              CR2
              <a class=headerlink href="#TIM7:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>control register 2</p>
            <p>Offset: 0x4, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=9 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#TIM7:CR2:MMS">
                        
                        <span class=doccol>
                        
                        MMS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=4 >
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM7-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:CR2:MMS">
                    </a>
                    MMS
                    <a class=headerlink href="#TIM7:CR2:MMS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 4-6:
                    
                    Master mode selection
These bits are used to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:
When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in the TIMx_SMCR register).
Note: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Reset - the UG bit from the TIMx_EGR register is used as a trigger output (TRGO). If reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.<br><strong>0x1: B_0x1</strong>: Enable - the Counter enable signal, CNT_EN, is used as a trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode. <br><strong>0x2: B_0x2</strong>: Update - The update event is selected as a trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM7:DIER"></a>
              DIER
              <a class=headerlink href="#TIM7:DIER">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>DMA/Interrupt enable register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                2/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:DIER:UDE">
                        
                        <span class=doccol>
                        
                        UDE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:DIER:UIE">
                        
                        <span class=doccol>
                        
                        UIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM7-DIER-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:DIER:UIE">
                    </a>
                    UIE
                    <a class=headerlink href="#TIM7:DIER:UIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update interrupt disabled.<br><strong>0x1: B_0x1</strong>: Update interrupt enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:DIER:UDE">
                    </a>
                    UDE
                    <a class=headerlink href="#TIM7:DIER:UDE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Update DMA request enable.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Update DMA request disabled.<br><strong>0x1: B_0x1</strong>: Update DMA request enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM7:SR"></a>
              SR
              <a class=headerlink href="#TIM7:SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>status register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:SR:UIF">
                        
                        <span class=doccol>
                        
                        UIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM7-SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:SR:UIF">
                    </a>
                    UIF
                    <a class=headerlink href="#TIM7:SR:UIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update interrupt flag
This bit is set by hardware on an update event. It is cleared by software.
At overflow or underflow regarding the repetition counter value and if UDIS = 0 in the TIMx_CR1 register.
When CNT is reinitialized by software using the UG bit in the TIMx_EGR register, if URS = 0 and UDIS = 0 in the TIMx_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No update occurred.<br><strong>0x1: B_0x1</strong>: Update interrupt pending. This bit is set by hardware when the registers are updated:<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM7:EGR"></a>
              EGR
              <a class=headerlink href="#TIM7:EGR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>event generation register</p>
            <p>Offset: 0x14, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:EGR:UG">
                        
                        <span class=doccol>
                        
                        UG</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM7-EGR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:EGR:UG">
                    </a>
                    UG
                    <a class=headerlink href="#TIM7:EGR:UG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Update generation
This bit can be set by software, it is automatically cleared by hardware..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No action.<br><strong>0x1: B_0x1</strong>: Re-initializes the timer counter and generates an update of the registers. Note that the prescaler counter is cleared too (but the prescaler ratio is not affected).<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM7:CNT"></a>
              CNT
              <a class=headerlink href="#TIM7:CNT">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>counter</p>
            <p>Offset: 0x24, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                1/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#TIM7:CNT:UIFCPY">
                        
                        <span>
                        
                        UIFCPY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM7:CNT:CNT">
                        
                        <span>
                        
                        CNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM7-CNT-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:CNT:CNT">
                    </a>
                    CNT
                    <a class=headerlink href="#TIM7:CNT:CNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Counter value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:CNT:UIFCPY">
                    </a>
                    UIFCPY
                    <a class=headerlink href="#TIM7:CNT:UIFCPY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 31:
                    
                    UIF Copy
This bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM7:PSC"></a>
              PSC
              <a class=headerlink href="#TIM7:PSC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>prescaler</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM7:PSC:PSC">
                        
                        <span>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM7-PSC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:PSC:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#TIM7:PSC:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="TIM7:ARR"></a>
              ARR
              <a class=headerlink href="#TIM7:ARR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>auto-reload register</p>
            <p>Offset: 0x2C, reset: 0x0000FFFF, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#TIM7:ARR:ARR">
                        
                        <span>
                        
                        ARR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="TIM7-ARR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="TIM7:ARR:ARR">
                    </a>
                    ARR
                    <a class=headerlink href="#TIM7:ARR:ARR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    Prescaler value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="USART1"></a>
        USART1
        <a class=headerlink href="#USART1">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40013800: Universal synchronous asynchronous receiver
      transmitter</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 80.0%"></div>
      </div>
      <p>
        <em>
          136/170
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="USART1-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:CR1_FIFO_DISABLED"></a>
              CR1_FIFO_DISABLED
              <a class=headerlink href="#USART1:CR1_FIFO_DISABLED">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 81.81818181818181%"></div>
            </div>
            <p>
              <em>
                18/22
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:FIFOEN">
                        
                        <span class=doccol>
                        
                        FIFOEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:M1">
                        
                        <span>
                        
                        M1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:EOBIE">
                        
                        <span class=doccol>
                        
                        EOBIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:RTOIE">
                        
                        <span class=doccol>
                        
                        RTOIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:DEAT">
                        
                        <span>
                        
                        DEAT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:DEDT">
                        
                        <span>
                        
                        DEDT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:OVER8">
                        
                        <span class=doccol>
                        
                        OVER8</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:CMIE">
                        
                        <span class=doccol>
                        
                        CMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:MME">
                        
                        <span class=doccol>
                        
                        MME</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:M0">
                        
                        <span>
                        
                        M0</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:WAKE">
                        
                        <span class=doccol>
                        
                        WAKE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:PCE">
                        
                        <span class=doccol>
                        
                        PCE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:PS">
                        
                        <span class=doccol>
                        
                        PS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:PEIE">
                        
                        <span class=doccol>
                        
                        PEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:TXEIE">
                        
                        <span class=doccol>
                        
                        TXEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:TCIE">
                        
                        <span class=doccol>
                        
                        TCIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:RXNEIE">
                        
                        <span class=doccol>
                        
                        RXNEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:IDLEIE">
                        
                        <span class=doccol>
                        
                        IDLEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:TE">
                        
                        <span class=doccol>
                        
                        TE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:RE">
                        
                        <span class=doccol>
                        
                        RE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:UESM">
                        
                        <span class=doccol>
                        
                        UESM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR1_FIFO_DISABLED:UE">
                        
                        <span class=doccol>
                        
                        UE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-CR1_FIFO_DISABLED-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:UE">
                    </a>
                    UE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:UE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    USART enable
When this bit is cleared, the USART prescalers and outputs are stopped immediately, and all current operations are discarded. The USART configuration is kept, but all the USART_ISR status flags are reset. This bit is set and cleared by software.
Note: To enter low-power mode without generating errors on the line, the TE bit must be previously reset and the software must wait for the TC bit in the USART_ISR to be set before resetting the UE bit.
The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.
In Smartcard mode, (SCEN = 1), the SCLK is always available when CLKEN = 1, regardless of the UE bit value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: USART prescaler and outputs disabled, low-power mode<br><strong>0x1: B_0x1</strong>: USART enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:UESM">
                    </a>
                    UESM
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:UESM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    USART enable in low-power mode
When this bit is cleared, the USART cannot wake up the MCU from low-power mode.
When this bit is set, the USART can wake up the MCU from low-power mode.
This bit is set and cleared by software.
Note: It is recommended to set the UESM bit just before entering low-power mode and clear it when exit from low-power mode.
If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: USART not able to wake up the MCU from low-power mode.<br><strong>0x1: B_0x1</strong>: USART able to wake up the MCU from low-power mode. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:RE">
                    </a>
                    RE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:RE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Receiver enable
This bit enables the receiver. It is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receiver is disabled<br><strong>0x1: B_0x1</strong>: Receiver is enabled and begins searching for a start bit<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:TE">
                    </a>
                    TE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:TE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Transmitter enable
This bit enables the transmitter. It is set and cleared by software.
Note: During transmission, a low pulse on the TE bit ('0â followed by '1â) sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to '1â. To ensure the required duration, the software can poll the TEACK bit in the USART_ISR register.
In Smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transmitter is disabled<br><strong>0x1: B_0x1</strong>: Transmitter is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:IDLEIE">
                    </a>
                    IDLEIE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:IDLEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    IDLE interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever IDLE = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:RXNEIE">
                    </a>
                    RXNEIE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:RXNEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Receive data register not empty
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever ORE = 1 or RXNE = 1 in the USART_ISR register    <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:TCIE">
                    </a>
                    TCIE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:TCIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transmission complete interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever TC = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:TXEIE">
                    </a>
                    TXEIE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:TXEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Transmit data register empty
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever TXE =1 in the USART_ISR register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:PEIE">
                    </a>
                    PEIE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:PEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    PE interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever PE = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:PS">
                    </a>
                    PS
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:PS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Parity selection
This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Even parity<br><strong>0x1: B_0x1</strong>: Odd parity<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:PCE">
                    </a>
                    PCE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:PCE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Parity control enable
This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if MÂ =Â 1; 8th bit if MÂ =Â 0) and the parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Parity control disabled<br><strong>0x1: B_0x1</strong>: Parity control enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:WAKE">
                    </a>
                    WAKE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:WAKE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Receiver wakeup method
This bit determines the USART wakeup method from Mute mode. It is set or cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Idle line<br><strong>0x1: B_0x1</strong>: Address mark<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:M0">
                    </a>
                    M0
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:M0">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Word length
This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1)description).
This bit can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:MME">
                    </a>
                    MME
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:MME">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Mute mode enable
This bit enables the USART Mute mode function. When set, the USART can switch between active and Mute mode, as defined by the WAKE bit. It is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receiver in active mode permanently<br><strong>0x1: B_0x1</strong>: Receiver can switch between Mute mode and active mode. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:CMIE">
                    </a>
                    CMIE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:CMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Character match interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when the CMF bit is set in the USART_ISR register.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:OVER8">
                    </a>
                    OVER8
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:OVER8">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Oversampling mode
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: In LIN, IrDA and Smartcard modes, this bit must be kept cleared..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Oversampling by 16<br><strong>0x1: B_0x1</strong>: Oversampling by 8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:DEDT">
                    </a>
                    DEDT
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:DEDT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-20:
                    
                    Driver Enable deassertion time
This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).
If the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:DEAT">
                    </a>
                    DEAT
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:DEAT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 21-25:
                    
                    Driver Enable assertion time
This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:RTOIE">
                    </a>
                    RTOIE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:RTOIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 26:
                    
                    Receiver timeout interrupt enable
This bit is set and cleared by software.
Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when the RTOF bit is set in the USART_ISR register.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:EOBIE">
                    </a>
                    EOBIE
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:EOBIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 27:
                    
                    End of Block interrupt enable
This bit is set and cleared by software.
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when the EOBF flag is set in the USART_ISR register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:M1">
                    </a>
                    M1
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:M1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    Word length
This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software.
M[1:0] = '00â: 1 start bit, 8 Data bits, n Stop bit
M[1:0] = '01â: 1 start bit, 9 Data bits, n Stop bit
M[1:0] = '10â: 1 start bit, 7 Data bits, n Stop bit
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: In 7-bits data length mode, the Smartcard mode, LIN master mode and Auto baud rate (0x7F and 0x55 frames detection) are not supported..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR1_FIFO_DISABLED:FIFOEN">
                    </a>
                    FIFOEN
                    <a class=headerlink href="#USART1:CR1_FIFO_DISABLED:FIFOEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 29:
                    
                    FIFO mode enable
This bit is set and cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: FIFO mode can be used on standard UART communication, in SPI master/slave mode and in Smartcard modes only. It must not be enabled in IrDA and LIN modes..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: FIFO mode is disabled.<br><strong>0x1: B_0x1</strong>: FIFO mode is enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:CR2"></a>
              CR2
              <a class=headerlink href="#USART1:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 2</p>
            <p>Offset: 0x4, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 95.0%"></div>
            </div>
            <p>
              <em>
                19/20
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#USART1:CR2:ADD">
                        
                        <span>
                        
                        ADD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:RTOEN">
                        
                        <span class=doccol>
                        
                        RTOEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#USART1:CR2:ABRMOD">
                        
                        <span class=doccol>
                        
                        ABRMOD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:ABREN">
                        
                        <span class=doccol>
                        
                        ABREN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:MSBFIRST">
                        
                        <span class=doccol>
                        
                        MSBFIRST</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:DATAINV">
                        
                        <span class=doccol>
                        
                        DATAINV</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:TXINV">
                        
                        <span class=doccol>
                        
                        TXINV</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:RXINV">
                        
                        <span class=doccol>
                        
                        RXINV</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:SWAP">
                        
                        <span class=doccol>
                        
                        SWAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:LINEN">
                        
                        <span class=doccol>
                        
                        LINEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#USART1:CR2:STOP">
                        
                        <span class=doccol>
                        
                        STOP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:CLKEN">
                        
                        <span class=doccol>
                        
                        CLKEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:CPOL">
                        
                        <span class=doccol>
                        
                        CPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:CPHA">
                        
                        <span class=doccol>
                        
                        CPHA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:LBCL">
                        
                        <span class=doccol>
                        
                        LBCL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:LBDIE">
                        
                        <span class=doccol>
                        
                        LBDIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:LBDL">
                        
                        <span class=doccol>
                        
                        LBDL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:ADDM7">
                        
                        <span class=doccol>
                        
                        ADDM7</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:DIS_NSS">
                        
                        <span class=doccol>
                        
                        DIS_NSS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR2:SLVEN">
                        
                        <span class=doccol>
                        
                        SLVEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:SLVEN">
                    </a>
                    SLVEN
                    <a class=headerlink href="#USART1:CR2:SLVEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Synchronous Slave mode enable
When the SLVEN bit is set, the synchronous slave mode is enabled.
Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Slave mode disabled.<br><strong>0x1: B_0x1</strong>: Slave mode enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:DIS_NSS">
                    </a>
                    DIS_NSS
                    <a class=headerlink href="#USART1:CR2:DIS_NSS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    When the DIS_NSS bit is set, the NSS pin input is ignored.
Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SPI slave selection depends on NSS input pin.<br><strong>0x1: B_0x1</strong>: SPI slave is always selected and NSS input pin is ignored.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:ADDM7">
                    </a>
                    ADDM7
                    <a class=headerlink href="#USART1:CR2:ADDM7">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    7-bit Address Detection/4-bit Address Detection
This bit is for selection between 4-bit address detection or 7-bit address detection.
This bit can only be written when the USART is disabled (UEÂ =Â 0)
Note: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 4-bit address detection<br><strong>0x1: B_0x1</strong>: 7-bit address detection (in 8-bit data mode)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:LBDL">
                    </a>
                    LBDL
                    <a class=headerlink href="#USART1:CR2:LBDL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    LIN break detection length
This bit is for selection between 11 bit or 10 bit break detection.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 10-bit break detection<br><strong>0x1: B_0x1</strong>: 11-bit break detection<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:LBDIE">
                    </a>
                    LBDIE
                    <a class=headerlink href="#USART1:CR2:LBDIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    LIN break detection interrupt enable
Break interrupt mask (break detection using break delimiter).
Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt is inhibited<br><strong>0x1: B_0x1</strong>: An interrupt is generated whenever LBDF = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:LBCL">
                    </a>
                    LBCL
                    <a class=headerlink href="#USART1:CR2:LBCL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Last bit clock pulse
This bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB) has to be output on the SCLK pin in synchronous mode.
The last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit format selected by the M bit in the USART_CR1 register.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The clock pulse of the last data bit is not output to the SCLK pin<br><strong>0x1: B_0x1</strong>: The clock pulse of the last data bit is output to the SCLK pin<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:CPHA">
                    </a>
                    CPHA
                    <a class=headerlink href="#USART1:CR2:CPHA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Clock phase
This bit is used to select the phase of the clock output on the SCLK pin in synchronous mode. It works in conjunction with the CPOL bit to produce the desired clock/data relationship (see  and )
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The first clock transition is the first data capture edge<br><strong>0x1: B_0x1</strong>: The second clock transition is the first data capture edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:CPOL">
                    </a>
                    CPOL
                    <a class=headerlink href="#USART1:CR2:CPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Clock polarity
This bit enables the user to select the polarity of the clock output on the SCLK pin in synchronous mode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Steady low value on SCLK pin outside transmission window<br><strong>0x1: B_0x1</strong>: Steady high value on SCLK pin outside transmission window<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:CLKEN">
                    </a>
                    CLKEN
                    <a class=headerlink href="#USART1:CR2:CLKEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Clock enable
This bit enables the user to enable the SCLK pin.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If neither synchronous mode nor Smartcard mode is supported, this bit is reserved and must be kept at reset value. Refer to .
In Smartcard mode, in order to provide correctly the SCLK clock to the smartcard, the steps below must be respected:
UE = 0
SCEN = 1
GTPR configuration
CLKEN= 1
UE = 1.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SCLK pin disabled<br><strong>0x1: B_0x1</strong>: SCLK pin enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:STOP">
                    </a>
                    STOP
                    <a class=headerlink href="#USART1:CR2:STOP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-13:
                    
                    stop bits
These bits are used for programming the stop bits.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1 stop bit<br><strong>0x1: B_0x1</strong>: 0.5 stop bit.<br><strong>0x2: B_0x2</strong>: 2 stop bits<br><strong>0x3: B_0x3</strong>: 1.5 stop bits<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:LINEN">
                    </a>
                    LINEN
                    <a class=headerlink href="#USART1:CR2:LINEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    LIN mode enable
This bit is set and cleared by software.
The LIN mode enables the capability to send LIN synchronous breaks (13 low bits) using the SBKRQ bit in the USART_CR1 register, and to detect LIN Sync breaks.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the USART does not support LIN mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LIN mode disabled<br><strong>0x1: B_0x1</strong>: LIN mode enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:SWAP">
                    </a>
                    SWAP
                    <a class=headerlink href="#USART1:CR2:SWAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Swap TX/RX pins
This bit is set and cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TX/RX pins are used as defined in standard pinout<br><strong>0x1: B_0x1</strong>: The TX and RX pins functions are swapped. This enables to work in the case of a cross-wired connection to another UART. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:RXINV">
                    </a>
                    RXINV
                    <a class=headerlink href="#USART1:CR2:RXINV">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    RX pin active level inversion
This bit is set and cleared by software.
This enables the use of an external inverter on the RX line.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: RX pin signal works using the standard logic levels (VDD =1/idle, Gnd = 0/mark)   <br><strong>0x1: B_0x1</strong>: RX pin signal values are inverted (VDD =0/mark, Gnd = 1/idle).   <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:TXINV">
                    </a>
                    TXINV
                    <a class=headerlink href="#USART1:CR2:TXINV">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    TX pin active level inversion
This bit is set and cleared by software.
This enables the use of an external inverter on the TX line.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TX pin signal works using the standard logic levels (VDD =1/idle, Gnd = 0/mark)   <br><strong>0x1: B_0x1</strong>: TX pin signal values are inverted (VDD =0/mark, Gnd = 1/idle).   <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:DATAINV">
                    </a>
                    DATAINV
                    <a class=headerlink href="#USART1:CR2:DATAINV">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Binary data inversion
This bit is set and cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Logical data from the data register are send/received in positive/direct logic. (1 = H, 0 = L)     <br><strong>0x1: B_0x1</strong>: Logical data from the data register are send/received in negative/inverse logic. (1 = L, 0 = H).     The parity bit is also inverted.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:MSBFIRST">
                    </a>
                    MSBFIRST
                    <a class=headerlink href="#USART1:CR2:MSBFIRST">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 19:
                    
                    Most significant bit first
This bit is set and cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: data is transmitted/received with data bit 0 first, following the start bit. <br><strong>0x1: B_0x1</strong>: data is transmitted/received with the MSB (bit 7/8) first, following the start bit. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:ABREN">
                    </a>
                    ABREN
                    <a class=headerlink href="#USART1:CR2:ABREN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Auto baud rate enable
This bit is set and cleared by software.
Note: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Auto baud rate detection is disabled. <br><strong>0x1: B_0x1</strong>: Auto baud rate detection is enabled. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:ABRMOD">
                    </a>
                    ABRMOD
                    <a class=headerlink href="#USART1:CR2:ABRMOD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 21-22:
                    
                    Auto baud rate mode
These bits are set and cleared by software.
This bitfield can only be written when ABREN = 0 or the USART is disabled (UEÂ =Â 0).
Note: If DATAINVÂ =Â 1 and/or MSBFIRSTÂ =Â 1 the patterns must be the same on the line, for example 0xAA for MSBFIRST)
If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Measurement of the start bit is used to detect the baud rate. <br><strong>0x1: B_0x1</strong>: Falling edge to falling edge measurement (the received frame must start with a single bit = 1 and Frame = Start10xxxxxx)<br><strong>0x2: B_0x2</strong>: 0x7F frame detection.<br><strong>0x3: B_0x3</strong>: 0x55 frame detection<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:RTOEN">
                    </a>
                    RTOEN
                    <a class=headerlink href="#USART1:CR2:RTOEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    Receiver timeout enable
This bit is set and cleared by software.
When this feature is enabled, the RTOF flag in the USART_ISR register is set if the RX line is idle (no reception) for the duration programmed in the RTOR (receiver timeout register).
Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receiver timeout feature disabled. <br><strong>0x1: B_0x1</strong>: Receiver timeout feature enabled. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR2:ADD">
                    </a>
                    ADD
                    <a class=headerlink href="#USART1:CR2:ADD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-31:
                    
                    Address of the USART node
ADD[7:4]:
These bits give the address of the USART node or a character code to be recognized.
They are used to wake up the MCU with 7-bit address mark detection in multiprocessor communication during Mute mode or low-power mode. The MSB of the character sent by the transmitter should be equal to 1. They can also be used for character detection during normal reception, Mute mode inactive (for example, end of block detection in ModBus protocol). In this case, the whole received character (8-bit) is compared to the ADD[7:0] value and CMF flag is set on match.
These bits can only be written when reception is disabled (RE = 0) or the USART is disabled (UEÂ =Â 0).
ADD[3:0]:
These bits give the address of the USART node or a character code to be recognized.
They are used for wakeup with address mark detection, in multiprocessor communication during Mute mode or low-power mode.
These bits can only be written when reception is disabled (RE = 0) or the USART is disabled (UEÂ =Â 0)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:CR3"></a>
              CR3
              <a class=headerlink href="#USART1:CR3">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 3</p>
            <p>Offset: 0x8, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                24/24
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#USART1:CR3:TXFTCFG">
                        
                        <span class=doccol>
                        
                        TXFTCFG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:RXFTIE">
                        
                        <span class=doccol>
                        
                        RXFTIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#USART1:CR3:RXFTCFG">
                        
                        <span class=doccol>
                        
                        RXFTCFG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:TCBGTIE">
                        
                        <span class=doccol>
                        
                        TCBGTIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:TXFTIE">
                        
                        <span class=doccol>
                        
                        TXFTIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:WUFIE">
                        
                        <span class=doccol>
                        
                        WUFIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#USART1:CR3:WUS">
                        
                        <span class=doccol>
                        
                        WUS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#USART1:CR3:SCARCNT">
                        
                        <span class=doccol>
                        
                        SCARCNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:DEP">
                        
                        <span class=doccol>
                        
                        DEP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:DEM">
                        
                        <span class=doccol>
                        
                        DEM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:DDRE">
                        
                        <span class=doccol>
                        
                        DDRE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:OVRDIS">
                        
                        <span class=doccol>
                        
                        OVRDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:ONEBIT">
                        
                        <span class=doccol>
                        
                        ONEBIT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:CTSIE">
                        
                        <span class=doccol>
                        
                        CTSIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:CTSE">
                        
                        <span class=doccol>
                        
                        CTSE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:RTSE">
                        
                        <span class=doccol>
                        
                        RTSE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:DMAT">
                        
                        <span class=doccol>
                        
                        DMAT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:DMAR">
                        
                        <span class=doccol>
                        
                        DMAR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:SCEN">
                        
                        <span class=doccol>
                        
                        SCEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:NACK">
                        
                        <span class=doccol>
                        
                        NACK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:HDSEL">
                        
                        <span class=doccol>
                        
                        HDSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:IRLP">
                        
                        <span class=doccol>
                        
                        IRLP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:IREN">
                        
                        <span class=doccol>
                        
                        IREN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:CR3:EIE">
                        
                        <span class=doccol>
                        
                        EIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-CR3-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:EIE">
                    </a>
                    EIE
                    <a class=headerlink href="#USART1:CR3:EIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Error interrupt enable
Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing error, overrun error noise flag or SPI slave underrun error (FEÂ =Â 1 or OREÂ =Â 1 or NEÂ =Â 1 or UDR = 1 in the USART_ISR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: interrupt generated when FE = 1 or ORE = 1 or NE = 1 or UDR = 1 (in SPI slave mode) in       the USART_ISR register.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:IREN">
                    </a>
                    IREN
                    <a class=headerlink href="#USART1:CR3:IREN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    IrDA mode enable
This bit is set and cleared by software.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: IrDA disabled<br><strong>0x1: B_0x1</strong>: IrDA enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:IRLP">
                    </a>
                    IRLP
                    <a class=headerlink href="#USART1:CR3:IRLP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    IrDA low-power
This bit is used for selecting between normal and low-power IrDA modes
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Normal mode<br><strong>0x1: B_0x1</strong>: Low-power mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:HDSEL">
                    </a>
                    HDSEL
                    <a class=headerlink href="#USART1:CR3:HDSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Half-duplex selection
Selection of Single-wire Half-duplex mode
This bit can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Half duplex mode is not selected<br><strong>0x1: B_0x1</strong>: Half duplex mode is selected <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:NACK">
                    </a>
                    NACK
                    <a class=headerlink href="#USART1:CR3:NACK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Smartcard NACK enable
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: NACK transmission in case of parity error is disabled<br><strong>0x1: B_0x1</strong>: NACK transmission during parity error is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:SCEN">
                    </a>
                    SCEN
                    <a class=headerlink href="#USART1:CR3:SCEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Smartcard mode enable
This bit is used for enabling Smartcard mode.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Smartcard Mode disabled<br><strong>0x1: B_0x1</strong>: Smartcard Mode enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:DMAR">
                    </a>
                    DMAR
                    <a class=headerlink href="#USART1:CR3:DMAR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    DMA enable receiver
This bit is set/reset by software.</p>
                  
                  <p>Allowed values:<br><strong>0x1: B_0x1</strong>: DMA mode is enabled for reception<br><strong>0x0: B_0x0</strong>: DMA mode is disabled for reception<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:DMAT">
                    </a>
                    DMAT
                    <a class=headerlink href="#USART1:CR3:DMAT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    DMA enable transmitter
This bit is set/reset by software.</p>
                  
                  <p>Allowed values:<br><strong>0x1: B_0x1</strong>: DMA mode is enabled for transmission<br><strong>0x0: B_0x0</strong>: DMA mode is disabled for transmission<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:RTSE">
                    </a>
                    RTSE
                    <a class=headerlink href="#USART1:CR3:RTSE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    RTS enable
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: RTS hardware flow control disabled<br><strong>0x1: B_0x1</strong>: RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The nRTS output is asserted (pulled to 0) when data can be received.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:CTSE">
                    </a>
                    CTSE
                    <a class=headerlink href="#USART1:CR3:CTSE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    CTS enable
This bit can only be written when the USART is disabled (UEÂ =Â 0)
Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CTS hardware flow control disabled<br><strong>0x1: B_0x1</strong>: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0). If the nCTS input is deasserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while nCTS is asserted, the transmission is postponed until nCTS is asserted.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:CTSIE">
                    </a>
                    CTSIE
                    <a class=headerlink href="#USART1:CR3:CTSIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    CTS interrupt enable
Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt is inhibited<br><strong>0x1: B_0x1</strong>: An interrupt is generated whenever CTSIF = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:ONEBIT">
                    </a>
                    ONEBIT
                    <a class=headerlink href="#USART1:CR3:ONEBIT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    One sample bit method enable
This bit enables the user to select the sample method. When the one sample bit method is selected the noise detection flag (NE) is disabled.
This bit can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Three sample bit method<br><strong>0x1: B_0x1</strong>: One sample bit method<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:OVRDIS">
                    </a>
                    OVRDIS
                    <a class=headerlink href="#USART1:CR3:OVRDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Overrun Disable
This bit is used to disable the receive overrun detection.
the ORE flag is not set and the new received data overwrites the previous content of the USART_RDR register. When FIFO mode is enabled, the RXFIFO is bypassed and data is written directly in USART_RDR register. Even when FIFO management is enabled, the RXNE flag is to be used.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: This control bit enables checking the communication flow w/o reading the data.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Overrun Error Flag, ORE, is set when received data is not read before receiving new data. <br><strong>0x1: B_0x1</strong>: Overrun functionality is disabled. If new data is received while the RXNE flag is still set<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:DDRE">
                    </a>
                    DDRE
                    <a class=headerlink href="#USART1:CR3:DDRE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    DMA Disable on Reception Error
This bit can only be written when the USART is disabled (UE=0).
Note: The reception errors are: parity error, framing error or noise error..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data is transferred (used for Smartcard mode).<br><strong>0x1: B_0x1</strong>: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE/RXFNE is case FIFO mode is enabled) before clearing the error flag.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:DEM">
                    </a>
                    DEM
                    <a class=headerlink href="#USART1:CR3:DEM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Driver enable mode
This bit enables the user to activate the external transceiver control, through the DE signal.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DE function is disabled. <br><strong>0x1: B_0x1</strong>: DE function is enabled. The DE signal is output on the RTS pin.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:DEP">
                    </a>
                    DEP
                    <a class=headerlink href="#USART1:CR3:DEP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Driver enable polarity selection
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DE signal is active high. <br><strong>0x1: B_0x1</strong>: DE signal is active low.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:SCARCNT">
                    </a>
                    SCARCNT
                    <a class=headerlink href="#USART1:CR3:SCARCNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-19:
                    
                    Smartcard auto-retry count
This bitfield specifies the number of retries for transmission and reception in Smartcard mode.
In transmission mode, it specifies the number of automatic retransmission retries, before generating a transmission error (FE bit set).
In reception mode, it specifies the number or erroneous reception trials, before generating a reception error (RXNE/RXFNE and PE bits set).
This bitfield must be programmed only when the USART is disabled (UEÂ =Â 0).
When the USART is enabled (UEÂ =Â 1), this bitfield may only be written to 0x0, in order to stop retransmission.
Note: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: retransmission disabled - No automatic retransmission in transmit mode. <br><strong>0x1: B_0x1</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x2: B_0x2</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x3: B_0x3</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x4: B_0x4</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x5: B_0x5</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x6: B_0x6</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x7: B_0x7</strong>: number of automatic retransmission attempts (before signaling error)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:WUS">
                    </a>
                    WUS
                    <a class=headerlink href="#USART1:CR3:WUS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-21:
                    
                    Wakeup from low-power mode interrupt flag selection
This bitfield specifies the event which activates the WUF (Wakeup from low-power mode flag).
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to pageÂ 835..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: WUF active on address match (as defined by ADD[7:0] and ADDM7)<br><strong>0x2: B_0x2</strong>: WUF active on start bit detection<br><strong>0x3: B_0x3</strong>: WUF active on RXNE/RXFNE. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:WUFIE">
                    </a>
                    WUFIE
                    <a class=headerlink href="#USART1:CR3:WUFIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    Wakeup from low-power mode interrupt enable
This bit is set and cleared by software.
Note: WUFIE must be set before entering in low-power mode.
If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to pageÂ 835..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever WUF = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:TXFTIE">
                    </a>
                    TXFTIE
                    <a class=headerlink href="#USART1:CR3:TXFTIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    TXFIFO threshold interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when TXFIFO reaches the threshold programmed in TXFTCFG.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:TCBGTIE">
                    </a>
                    TCBGTIE
                    <a class=headerlink href="#USART1:CR3:TCBGTIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    Transmission Complete before guard time, interrupt enable
This bit is set and cleared by software.
Note: If the USART does not support the Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever TCBGT=1 in the USART_ISR register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:RXFTCFG">
                    </a>
                    RXFTCFG
                    <a class=headerlink href="#USART1:CR3:RXFTCFG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 25-27:
                    
                    Receive FIFO threshold configuration
Remaining combinations: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receive FIFO reaches 1/8 of its depth<br><strong>0x1: B_0x1</strong>: Receive FIFO reaches 1/4 of its depth<br><strong>0x2: B_0x2</strong>: Receive FIFO reaches 1/2 of its depth<br><strong>0x3: B_0x3</strong>: Receive FIFO reaches 3/4 of its depth<br><strong>0x4: B_0x4</strong>: Receive FIFO reaches 7/8 of its depth<br><strong>0x5: B_0x5</strong>: Receive FIFO becomes full<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:RXFTIE">
                    </a>
                    RXFTIE
                    <a class=headerlink href="#USART1:CR3:RXFTIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    RXFIFO threshold interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when Receive FIFO reaches the threshold programmed in RXFTCFG.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:CR3:TXFTCFG">
                    </a>
                    TXFTCFG
                    <a class=headerlink href="#USART1:CR3:TXFTCFG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 29-31:
                    
                    TXFIFO threshold configuration
Remaining combinations: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TXFIFO reaches 1/8 of its depth<br><strong>0x1: B_0x1</strong>: TXFIFO reaches 1/4 of its depth<br><strong>0x2: B_0x2</strong>: TXFIFO reaches 1/2 of its depth<br><strong>0x3: B_0x3</strong>: TXFIFO reaches 3/4 of its depth<br><strong>0x4: B_0x4</strong>: TXFIFO reaches 7/8 of its depth<br><strong>0x5: B_0x5</strong>: TXFIFO becomes empty<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:BRR"></a>
              BRR
              <a class=headerlink href="#USART1:BRR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Baud rate register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#USART1:BRR:BRR">
                        
                        <span>
                        
                        BRR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-BRR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:BRR:BRR">
                    </a>
                    BRR
                    <a class=headerlink href="#USART1:BRR:BRR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    USART baud rate.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:GTPR"></a>
              GTPR
              <a class=headerlink href="#USART1:GTPR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Guard time and prescaler
          register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                1/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#USART1:GTPR:GT">
                        
                        <span>
                        
                        GT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#USART1:GTPR:PSC">
                        
                        <span class=doccol>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-GTPR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:GTPR:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#USART1:GTPR:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Prescaler value
In IrDA low-power and normal IrDA mode:
PSC[7:0] = IrDA Normal and Low-Power baud rate
PSC[7:0] is used to program the prescaler for dividing the USART source clock to achieve the low-power frequency: the source clock is divided by the value given in the register (8 significant bits):
In Smartcard mode:
PSC[4:0]Â =Â Prescaler value
PSC[4:0] is used to program the prescaler for dividing the USART source clock to provide the Smartcard clock. The value given in the register (5 significant bits) is multiplied by 2 to give the division factor of the source clock frequency:
...
0010Â 0000: Divides the source clock by 32 (IrDA mode)
...
1111Â 1111: Divides the source clock by 255 (IrDA mode)
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: Bits [7:5] must be kept cleared if Smartcard mode is used.
This bitfield is reserved and forced by hardware to '0â when the Smartcard and IrDA modes are not supported. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Reserved - do not program this value<br><strong>0x1: B_0x1</strong>: Divides the source clock by 1 (IrDA mode) / by 2 (Smarcard mode)<br><strong>0x2: B_0x2</strong>: Divides the source clock by 2 (IrDA mode) / by 4 (Smartcard mode)<br><strong>0x3: B_0x3</strong>: Divides the source clock by 3 (IrDA mode) / by 6 (Smartcard mode)<br><strong>0x1F: B_0x1F</strong>: Divides the source clock by 31 (IrDA mode) / by 62 (Smartcard mode)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:GTPR:GT">
                    </a>
                    GT
                    <a class=headerlink href="#USART1:GTPR:GT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-15:
                    
                    Guard time value
This bitfield is used to program the Guard time value in terms of number of baud clock periods.
This is used in Smartcard mode. The Transmission Complete flag is set after this guard time value.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:RTOR"></a>
              RTOR
              <a class=headerlink href="#USART1:RTOR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Receiver timeout register</p>
            <p>Offset: 0x14, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#USART1:RTOR:BLEN">
                        
                        <span>
                        
                        BLEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8  class="separated">
                        
                        <a class=fieldlink href="#USART1:RTOR:RTO">
                        
                        <span>
                        
                        RTO</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#USART1:RTOR:RTO">
                        
                        <span>
                        
                        RTO</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-RTOR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:RTOR:RTO">
                    </a>
                    RTO
                    <a class=headerlink href="#USART1:RTOR:RTO">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-23:
                    
                    Receiver timeout value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:RTOR:BLEN">
                    </a>
                    BLEN
                    <a class=headerlink href="#USART1:RTOR:BLEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-31:
                    
                    Block Length.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:RQR"></a>
              RQR
              <a class=headerlink href="#USART1:RQR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Request register</p>
            <p>Offset: 0x18, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=11 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:RQR:TXFRQ">
                        
                        <span>
                        
                        TXFRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:RQR:RXFRQ">
                        
                        <span>
                        
                        RXFRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:RQR:MMRQ">
                        
                        <span>
                        
                        MMRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:RQR:SBKRQ">
                        
                        <span>
                        
                        SBKRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:RQR:ABRRQ">
                        
                        <span>
                        
                        ABRRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-RQR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:RQR:ABRRQ">
                    </a>
                    ABRRQ
                    <a class=headerlink href="#USART1:RQR:ABRRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Auto baud rate request
Writing 1 to this bit resets the ABRF flag in the USART_ISR and requests an automatic baud rate measurement on the next received data frame.
Note: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:RQR:SBKRQ">
                    </a>
                    SBKRQ
                    <a class=headerlink href="#USART1:RQR:SBKRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Send break request
Writing 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.
Note: When the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:RQR:MMRQ">
                    </a>
                    MMRQ
                    <a class=headerlink href="#USART1:RQR:MMRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Mute mode request
Writing 1 to this bit puts the USART in Mute mode and resets the RWU flag..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:RQR:RXFRQ">
                    </a>
                    RXFRQ
                    <a class=headerlink href="#USART1:RQR:RXFRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Receive data flush request
Writing 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE.
This enables to discard the received data without reading them, and avoid an overrun condition..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:RQR:TXFRQ">
                    </a>
                    TXFRQ
                    <a class=headerlink href="#USART1:RQR:TXFRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Transmit data flush request
When FIFO mode is disabled, writing '1â to this bit sets the TXE flag. This enables to discard the transmit data. This bit must be used only in Smartcard mode, when data have not been sent due to errors (NACK) and the FE flag is active in the USART_ISR register. If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value.
When FIFO is enabled, TXFRQ bit is set to flush the whole FIFO. This sets the TXFE flag (Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is supported in both UART and Smartcard modes.
Note: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in order to ensure that no data are written in the data register..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:ISR_FIFO_DISABLED"></a>
              ISR_FIFO_DISABLED
              <a class=headerlink href="#USART1:ISR_FIFO_DISABLED">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt & status
          register</p>
            <p>Offset: 0x1C, reset: 0x000000C0, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                24/24
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:TCBGT">
                        
                        <span class=doccol>
                        
                        TCBGT</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:REACK">
                        
                        <span>
                        
                        REACK</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:TEACK">
                        
                        <span>
                        
                        TEACK</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:WUF">
                        
                        <span>
                        
                        WUF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:RWU">
                        
                        <span class=doccol>
                        
                        RWU</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:SBKF">
                        
                        <span class=doccol>
                        
                        SBKF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:CMF">
                        
                        <span class=doccol>
                        
                        CMF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:BUSY">
                        
                        <span class=doccol>
                        
                        BUSY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:ABRF">
                        
                        <span>
                        
                        ABRF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:ABRE">
                        
                        <span>
                        
                        ABRE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:UDR">
                        
                        <span class=doccol>
                        
                        UDR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:EOBF">
                        
                        <span class=doccol>
                        
                        EOBF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:RTOF">
                        
                        <span class=doccol>
                        
                        RTOF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:CTS">
                        
                        <span class=doccol>
                        
                        CTS</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:CTSIF">
                        
                        <span class=doccol>
                        
                        CTSIF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:LBDF">
                        
                        <span class=doccol>
                        
                        LBDF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:TXE">
                        
                        <span class=doccol>
                        
                        TXE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:TC">
                        
                        <span class=doccol>
                        
                        TC</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:RXNE">
                        
                        <span class=doccol>
                        
                        RXNE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:IDLE">
                        
                        <span class=doccol>
                        
                        IDLE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:ORE">
                        
                        <span class=doccol>
                        
                        ORE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:NE">
                        
                        <span class=doccol>
                        
                        NE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:FE">
                        
                        <span class=doccol>
                        
                        FE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ISR_FIFO_DISABLED:PE">
                        
                        <span class=doccol>
                        
                        PE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-ISR_FIFO_DISABLED-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:PE">
                    </a>
                    PE
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:PE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Parity error
This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register.
An interrupt is generated if PEIE = 1 in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No parity error<br><strong>0x1: B_0x1</strong>: Parity error<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:FE">
                    </a>
                    FE
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:FE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Framing error
This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register.
When transmitting data in Smartcard mode, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).
An interrupt is generated if EIEÂ =Â 1 in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Framing error is detected<br><strong>0x1: B_0x1</strong>: Framing error or break character is detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:NE">
                    </a>
                    NE
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:NE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Noise detection flag
This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NECF bit in the USART_ICR register.
Note: This bit does not generate an interrupt as it appears at the same time as the RXNE bit which itself generates an interrupt. An interrupt is generated when the NE flag is set during multi buffer communication if the EIE bit is set.
When the line is noise-free, the NE flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (Refer to Tolerance of the USART receiver to clock deviation on pageÂ 861)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No noise is detected<br><strong>0x1: B_0x1</strong>: Noise is detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:ORE">
                    </a>
                    ORE
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:ORE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Overrun error
This bit is set by hardware when the data currently being received in the shift register is
ready to be transferred into the USART_RDR register while RXNEÂ =Â 1. It is cleared by a software, writing 1 to the ORECF, in the USART_ICR register.
An interrupt is generated if RXNEIEÂ =Â 1 or EIE Â =Â  1 in the USART_CR1 register.
Note: When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi buffer communication if the EIE bit is set.
This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overrun error<br><strong>0x1: B_0x1</strong>: Overrun error is detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:IDLE">
                    </a>
                    IDLE
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:IDLE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Idle line detected
This bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIEÂ =Â 1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.
Note: The IDLE bit is not set again until the RXNE bit has been set (i.e. a new idle line occurs).
If Mute mode is enabled (MMEÂ =Â 1), IDLE is set if the USART is not mute (RWUÂ =Â 0), whatever the Mute mode selected by the WAKE bit. If RWUÂ =Â 1, IDLE is not set..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Idle line is detected<br><strong>0x1: B_0x1</strong>: Idle line is detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:RXNE">
                    </a>
                    RXNE
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:RXNE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Read data register not empty
RXNE bit is set by hardware when the content of the USART_RDR shift register has been transferred to the USART_RDR register. It is cleared by reading from the USART_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.
An interrupt is generated if RXNEIEÂ =Â 1 in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Data is not received<br><strong>0x1: B_0x1</strong>: Received data is ready to be read.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:TC">
                    </a>
                    TC
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:TC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transmission complete
This bit indicates that the last data written in the USART_TDR has been transmitted out of the shift register.
It is set by hardware when the transmission of a frame containing data is complete and when TXE is set.
An interrupt is generated if TCIEÂ =Â 1 in the USART_CR1 register.
TC bit is is cleared by software, by writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register.
Note: If TE bit is reset and no transmission is on going, the TC bit is set immediately..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transmission is not complete<br><strong>0x1: B_0x1</strong>: Transmission is complete<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:TXE">
                    </a>
                    TXE
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:TXE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Transmit data register empty
TXE is set by hardware when the content of the USART_TDR register has been transferred into the shift register. It is cleared by writing to the USART_TDR register. The TXE flag can also be set by writing 1 to the TXFRQ in the USART_RQR register, in order to discard the data (only in Smartcard TÂ =Â 0 mode, in case of transmission failure).
An interrupt is generated if the TXEIE bit Â =Â 1 in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Data register full<br><strong>0x1: B_0x1</strong>: Data register not full<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:LBDF">
                    </a>
                    LBDF
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:LBDF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    LIN break detection flag
This bit is set by hardware when the LIN break is detected. It is cleared by software, by writing 1 to the LBDCF in the USART_ICR.
An interrupt is generated if LBDIE = 1 in the USART_CR2 register.
Note: If the USART does not support LIN mode, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LIN Break not detected<br><strong>0x1: B_0x1</strong>: LIN break detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:CTSIF">
                    </a>
                    CTSIF
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:CTSIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    CTS interrupt flag
This bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the USART_ICR register.
An interrupt is generated if CTSIEÂ =Â 1 in the USART_CR3 register.
Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No change occurred on the nCTS status line<br><strong>0x1: B_0x1</strong>: A change occurred on the nCTS status line<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:CTS">
                    </a>
                    CTS
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:CTS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    CTS flag
This bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.
Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: nCTS line set<br><strong>0x1: B_0x1</strong>: nCTS line reset<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:RTOF">
                    </a>
                    RTOF
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:RTOF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Receiver timeout
This bit is set by hardware when the timeout value, programmed in the RTOR register has lapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register.
An interrupt is generated if RTOIEÂ =Â 1 in the USART_CR2 register.
In Smartcard mode, the timeout corresponds to the CWT or BWT timings.
Note: If a time equal to the value programmed in RTOR register separates 2 characters, RTOF is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8, depending on the oversampling method), RTOF flag is set.
The counter counts even if RE = 0 but RTOF is set only when RE = 1. If the timeout has already elapsed when RE is set, then RTOF is set.
If the USART does not support the Receiver timeout feature, this bit is reserved and kept at reset value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Timeout value not reached<br><strong>0x1: B_0x1</strong>: Timeout value reached without any data reception<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:EOBF">
                    </a>
                    EOBF
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:EOBF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    End of block flag
This bit is set by hardware when a complete block has been received (for example TÂ =Â 1 Smartcard mode). The detection is done when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4.
An interrupt is generated if the EOBIEÂ =Â 1 in the USART_CR2 register.
It is cleared by software, writing 1 to the EOBCF in the USART_ICR register.
Note: If Smartcard mode is not supported, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: End of Block not reached<br><strong>0x1: B_0x1</strong>: End of Block (number of characters) reached<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:UDR">
                    </a>
                    UDR
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:UDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    SPI slave underrun error flag
In slave transmission mode, this flag is set when the first clock pulse for data transmission appears while the software has not yet loaded any value into USART_TDR. This flag is reset by setting UDRCF bit in the USART_ICR register.
Note: If the USART does not support the SPI slave mode, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No underrun error<br><strong>0x1: B_0x1</strong>: underrun error<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:ABRE">
                    </a>
                    ABRE
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:ABRE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Auto baud rate error
This bit is set by hardware if the baud rate measurement failed (baud rate out of range or character comparison failed)
It is cleared by software, by writing 1 to the ABRRQ bit in the USART_CR3 register.
Note: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:ABRF">
                    </a>
                    ABRF
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:ABRF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Auto baud rate flag
This bit is set by hardware when the automatic baud rate has been set (RXNE is also set, generating an interrupt if RXNEIE = 1) or when the auto baud rate operation was completed without success (ABREÂ =Â 1) (ABRE, RXNE and FE are also set in this case)
It is cleared by software, in order to request a new auto baud rate detection, by writing 1 to the ABRRQ in the USART_RQR register.
Note: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:BUSY">
                    </a>
                    BUSY
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:BUSY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Busy flag
This bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: USART is idle (no reception)<br><strong>0x1: B_0x1</strong>: Reception on going<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:CMF">
                    </a>
                    CMF
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:CMF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Character match flag
This bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register.
An interrupt is generated if CMIEÂ =Â 1in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Character match detected<br><strong>0x1: B_0x1</strong>: Character Match detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:SBKF">
                    </a>
                    SBKF
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:SBKF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Send break flag
This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break character transmitted<br><strong>0x1: B_0x1</strong>: Break character requested by setting SBKRQ bit in USART_RQR register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:RWU">
                    </a>
                    RWU
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:RWU">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 19:
                    
                    Receiver wakeup from Mute mode
This bit indicates if the USART is in Mute mode. It is cleared/set by hardware when a wakeup/mute sequence is recognized. The Mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART_CR1 register.
When wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR register.
Note: If the USART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receiver in active mode<br><strong>0x1: B_0x1</strong>: Receiver in Mute mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:WUF">
                    </a>
                    WUF
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:WUF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Wakeup from low-power mode flag
This bit is set by hardware, when a wakeup event is detected. The event is defined by the WUS bitfield. It is cleared by software, writing a 1 to the WUCF in the USART_ICR register.
An interrupt is generated if WUFIEÂ =Â 1 in the USART_CR3 register.
Note: When UESM is cleared, WUF flag is also cleared.
If the USART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:TEACK">
                    </a>
                    TEACK
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:TEACK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 21:
                    
                    Transmit enable acknowledge flag
This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the USART.
It can be used when an idle frame request is generated by writing TEÂ =Â 0, followed by TEÂ =Â 1 in the USART_CR1 register, in order to respect the TEÂ =Â 0 minimum period..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:REACK">
                    </a>
                    REACK
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:REACK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    Receive enable acknowledge flag
This bit is set/reset by hardware, when the Receive Enable value is taken into account by the USART.
It can be used to verify that the USART is ready for reception before entering low-power mode.
Note: If the USART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ISR_FIFO_DISABLED:TCBGT">
                    </a>
                    TCBGT
                    <a class=headerlink href="#USART1:ISR_FIFO_DISABLED:TCBGT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 25:
                    
                    Transmission complete before guard time flag
This bit is set when the last data written in the USART_TDR has been transmitted correctly out of the shift register.
It is set by hardware in Smartcard mode, if the transmission of a frame containing data is complete and if the smartcard did not send back any NACK. An interrupt is generated if TCBGTIEÂ =Â 1 in the USART_CR3 register.
This bit is cleared by software, by writing 1 to the TCBGTCF in the USART_ICR register or by a write to the USART_TDR register.
Note: If the USART does not support the Smartcard mode, this bit is reserved and kept at reset value. If the USART supports the Smartcard mode and the Smartcard mode is enabled, the TCBGT reset value is '1â. Refer to on pageÂ 835..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transmission is not complete or transmission is complete unsuccessfully (i.e. a NACK is received from the card)<br><strong>0x1: B_0x1</strong>: Transmission is complete successfully (before Guard time completion and there is no NACK from the smart card).<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:ICR"></a>
              ICR
              <a class=headerlink href="#USART1:ICR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt flag clear register</p>
            <p>Offset: 0x20, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/15
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=11 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:WUCF">
                        
                        <span>
                        
                        WUCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:CMCF">
                        
                        <span>
                        
                        CMCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:UDRCF">
                        
                        <span>
                        
                        UDRCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:EOBCF">
                        
                        <span>
                        
                        EOBCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:RTOCF">
                        
                        <span>
                        
                        RTOCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:CTSCF">
                        
                        <span>
                        
                        CTSCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:LBDCF">
                        
                        <span>
                        
                        LBDCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:TCBGTCF">
                        
                        <span>
                        
                        TCBGTCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:TCCF">
                        
                        <span>
                        
                        TCCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:TXFECF">
                        
                        <span>
                        
                        TXFECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:IDLECF">
                        
                        <span>
                        
                        IDLECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:ORECF">
                        
                        <span>
                        
                        ORECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:NECF">
                        
                        <span>
                        
                        NECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:FECF">
                        
                        <span>
                        
                        FECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART1:ICR:PECF">
                        
                        <span>
                        
                        PECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-ICR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:PECF">
                    </a>
                    PECF
                    <a class=headerlink href="#USART1:ICR:PECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Parity error clear flag
Writing 1 to this bit clears the PE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:FECF">
                    </a>
                    FECF
                    <a class=headerlink href="#USART1:ICR:FECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Framing error clear flag
Writing 1 to this bit clears the FE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:NECF">
                    </a>
                    NECF
                    <a class=headerlink href="#USART1:ICR:NECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Noise detected clear flag
Writing 1 to this bit clears the NE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:ORECF">
                    </a>
                    ORECF
                    <a class=headerlink href="#USART1:ICR:ORECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Overrun error clear flag
Writing 1 to this bit clears the ORE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:IDLECF">
                    </a>
                    IDLECF
                    <a class=headerlink href="#USART1:ICR:IDLECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Idle line detected clear flag
Writing 1 to this bit clears the IDLE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:TXFECF">
                    </a>
                    TXFECF
                    <a class=headerlink href="#USART1:ICR:TXFECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    TXFIFO empty clear flag
Writing 1 to this bit clears the TXFE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:TCCF">
                    </a>
                    TCCF
                    <a class=headerlink href="#USART1:ICR:TCCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transmission complete clear flag
Writing 1 to this bit clears the TC flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:TCBGTCF">
                    </a>
                    TCBGTCF
                    <a class=headerlink href="#USART1:ICR:TCBGTCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Transmission complete before Guard time clear flag
Writing 1 to this bit clears the TCBGT flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:LBDCF">
                    </a>
                    LBDCF
                    <a class=headerlink href="#USART1:ICR:LBDCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    LIN break detection clear flag
Writing 1 to this bit clears the LBDF flag in the USART_ISR register.
Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:CTSCF">
                    </a>
                    CTSCF
                    <a class=headerlink href="#USART1:ICR:CTSCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    CTS clear flag
Writing 1 to this bit clears the CTSIF flag in the USART_ISR register.
Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:RTOCF">
                    </a>
                    RTOCF
                    <a class=headerlink href="#USART1:ICR:RTOCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Receiver timeout clear flag
Writing 1 to this bit clears the RTOF flag in the USART_ISR register.
Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to pageÂ 835..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:EOBCF">
                    </a>
                    EOBCF
                    <a class=headerlink href="#USART1:ICR:EOBCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    End of block clear flag
Writing 1 to this bit clears the EOBF flag in the USART_ISR register.
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:UDRCF">
                    </a>
                    UDRCF
                    <a class=headerlink href="#USART1:ICR:UDRCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    SPI slave underrun clear flag
Writing 1 to this bit clears the UDRF flag in the USART_ISR register.
Note: If the USART does not support SPI slave mode, this bit is reserved and must be kept at reset value. Refer to.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:CMCF">
                    </a>
                    CMCF
                    <a class=headerlink href="#USART1:ICR:CMCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Character match clear flag
Writing 1 to this bit clears the CMF flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:ICR:WUCF">
                    </a>
                    WUCF
                    <a class=headerlink href="#USART1:ICR:WUCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Wakeup from low-power mode clear flag
Writing 1 to this bit clears the WUF flag in the USART_ISR register.
Note: If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to pageÂ 835..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:RDR"></a>
              RDR
              <a class=headerlink href="#USART1:RDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Receive data register</p>
            <p>Offset: 0x24, reset: 0x0000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=9 >
                        
                        <a class=fieldlink href="#USART1:RDR:RDR">
                        
                        <span>
                        
                        RDR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-RDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:RDR:RDR">
                    </a>
                    RDR
                    <a class=headerlink href="#USART1:RDR:RDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-8:
                    
                    Receive data value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:TDR"></a>
              TDR
              <a class=headerlink href="#USART1:TDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Transmit data register</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=9 >
                        
                        <a class=fieldlink href="#USART1:TDR:TDR">
                        
                        <span>
                        
                        TDR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-TDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:TDR:TDR">
                    </a>
                    TDR
                    <a class=headerlink href="#USART1:TDR:TDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-8:
                    
                    Transmit data value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART1:PRESC"></a>
              PRESC
              <a class=headerlink href="#USART1:PRESC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Prescaler register</p>
            <p>Offset: 0x2C, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#USART1:PRESC:PRESCALER">
                        
                        <span class=doccol>
                        
                        PRESCALER</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART1-PRESC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART1:PRESC:PRESCALER">
                    </a>
                    PRESCALER
                    <a class=headerlink href="#USART1:PRESC:PRESCALER">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    Clock prescaler
The USART input clock can be divided by a prescaler factor:
Remaining combinations: Reserved
Note: When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value is 1011 i.e. input clock divided by 256..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: input clock not divided<br><strong>0x1: B_0x1</strong>: input clock divided by 2<br><strong>0x2: B_0x2</strong>: input clock divided by 4<br><strong>0x3: B_0x3</strong>: input clock divided by 6<br><strong>0x4: B_0x4</strong>: input clock divided by 8<br><strong>0x5: B_0x5</strong>: input clock divided by 10<br><strong>0x6: B_0x6</strong>: input clock divided by 12<br><strong>0x7: B_0x7</strong>: input clock divided by 16<br><strong>0x8: B_0x8</strong>: input clock divided by 32<br><strong>0x9: B_0x9</strong>: input clock divided by 64<br><strong>0xA: B_0xA</strong>: input clock divided by 128<br><strong>0xB: B_0xB</strong>: input clock divided by 256<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="USART2"></a>
        USART2
        <a class=headerlink href="#USART2">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40004400: Universal synchronous asynchronous receiver
      transmitter</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 80.0%"></div>
      </div>
      <p>
        <em>
          136/170
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="USART2-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:CR1_FIFO_DISABLED"></a>
              CR1_FIFO_DISABLED
              <a class=headerlink href="#USART2:CR1_FIFO_DISABLED">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 1</p>
            <p>Offset: 0x0, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 81.81818181818181%"></div>
            </div>
            <p>
              <em>
                18/22
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:FIFOEN">
                        
                        <span class=doccol>
                        
                        FIFOEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:M1">
                        
                        <span>
                        
                        M1</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:EOBIE">
                        
                        <span class=doccol>
                        
                        EOBIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:RTOIE">
                        
                        <span class=doccol>
                        
                        RTOIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:DEAT">
                        
                        <span>
                        
                        DEAT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=5 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:DEDT">
                        
                        <span>
                        
                        DEDT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:OVER8">
                        
                        <span class=doccol>
                        
                        OVER8</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:CMIE">
                        
                        <span class=doccol>
                        
                        CMIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:MME">
                        
                        <span class=doccol>
                        
                        MME</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:M0">
                        
                        <span>
                        
                        M0</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:WAKE">
                        
                        <span class=doccol>
                        
                        WAKE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:PCE">
                        
                        <span class=doccol>
                        
                        PCE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:PS">
                        
                        <span class=doccol>
                        
                        PS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:PEIE">
                        
                        <span class=doccol>
                        
                        PEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:TXEIE">
                        
                        <span class=doccol>
                        
                        TXEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:TCIE">
                        
                        <span class=doccol>
                        
                        TCIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:RXNEIE">
                        
                        <span class=doccol>
                        
                        RXNEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:IDLEIE">
                        
                        <span class=doccol>
                        
                        IDLEIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:TE">
                        
                        <span class=doccol>
                        
                        TE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:RE">
                        
                        <span class=doccol>
                        
                        RE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:UESM">
                        
                        <span class=doccol>
                        
                        UESM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR1_FIFO_DISABLED:UE">
                        
                        <span class=doccol>
                        
                        UE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-CR1_FIFO_DISABLED-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:UE">
                    </a>
                    UE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:UE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    USART enable
When this bit is cleared, the USART prescalers and outputs are stopped immediately, and all current operations are discarded. The USART configuration is kept, but all the USART_ISR status flags are reset. This bit is set and cleared by software.
Note: To enter low-power mode without generating errors on the line, the TE bit must be previously reset and the software must wait for the TC bit in the USART_ISR to be set before resetting the UE bit.
The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.
In Smartcard mode, (SCEN = 1), the SCLK is always available when CLKEN = 1, regardless of the UE bit value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: USART prescaler and outputs disabled, low-power mode<br><strong>0x1: B_0x1</strong>: USART enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:UESM">
                    </a>
                    UESM
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:UESM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    USART enable in low-power mode
When this bit is cleared, the USART cannot wake up the MCU from low-power mode.
When this bit is set, the USART can wake up the MCU from low-power mode.
This bit is set and cleared by software.
Note: It is recommended to set the UESM bit just before entering low-power mode and clear it when exit from low-power mode.
If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: USART not able to wake up the MCU from low-power mode.<br><strong>0x1: B_0x1</strong>: USART able to wake up the MCU from low-power mode. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:RE">
                    </a>
                    RE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:RE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Receiver enable
This bit enables the receiver. It is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receiver is disabled<br><strong>0x1: B_0x1</strong>: Receiver is enabled and begins searching for a start bit<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:TE">
                    </a>
                    TE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:TE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Transmitter enable
This bit enables the transmitter. It is set and cleared by software.
Note: During transmission, a low pulse on the TE bit ('0â followed by '1â) sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to '1â. To ensure the required duration, the software can poll the TEACK bit in the USART_ISR register.
In Smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transmitter is disabled<br><strong>0x1: B_0x1</strong>: Transmitter is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:IDLEIE">
                    </a>
                    IDLEIE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:IDLEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    IDLE interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever IDLE = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:RXNEIE">
                    </a>
                    RXNEIE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:RXNEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Receive data register not empty
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever ORE = 1 or RXNE = 1 in the USART_ISR register    <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:TCIE">
                    </a>
                    TCIE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:TCIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transmission complete interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever TC = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:TXEIE">
                    </a>
                    TXEIE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:TXEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Transmit data register empty
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever TXE =1 in the USART_ISR register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:PEIE">
                    </a>
                    PEIE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:PEIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    PE interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever PE = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:PS">
                    </a>
                    PS
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:PS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Parity selection
This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Even parity<br><strong>0x1: B_0x1</strong>: Odd parity<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:PCE">
                    </a>
                    PCE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:PCE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Parity control enable
This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if MÂ =Â 1; 8th bit if MÂ =Â 0) and the parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Parity control disabled<br><strong>0x1: B_0x1</strong>: Parity control enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:WAKE">
                    </a>
                    WAKE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:WAKE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Receiver wakeup method
This bit determines the USART wakeup method from Mute mode. It is set or cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Idle line<br><strong>0x1: B_0x1</strong>: Address mark<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:M0">
                    </a>
                    M0
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:M0">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Word length
This bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1)description).
This bit can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:MME">
                    </a>
                    MME
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:MME">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    Mute mode enable
This bit enables the USART Mute mode function. When set, the USART can switch between active and Mute mode, as defined by the WAKE bit. It is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receiver in active mode permanently<br><strong>0x1: B_0x1</strong>: Receiver can switch between Mute mode and active mode. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:CMIE">
                    </a>
                    CMIE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:CMIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Character match interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when the CMF bit is set in the USART_ISR register.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:OVER8">
                    </a>
                    OVER8
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:OVER8">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Oversampling mode
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: In LIN, IrDA and Smartcard modes, this bit must be kept cleared..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Oversampling by 16<br><strong>0x1: B_0x1</strong>: Oversampling by 8<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:DEDT">
                    </a>
                    DEDT
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:DEDT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 16-20:
                    
                    Driver Enable deassertion time
This 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).
If the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:DEAT">
                    </a>
                    DEAT
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:DEAT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 21-25:
                    
                    Driver Enable assertion time
This 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:RTOIE">
                    </a>
                    RTOIE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:RTOIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 26:
                    
                    Receiver timeout interrupt enable
This bit is set and cleared by software.
Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when the RTOF bit is set in the USART_ISR register.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:EOBIE">
                    </a>
                    EOBIE
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:EOBIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 27:
                    
                    End of Block interrupt enable
This bit is set and cleared by software.
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when the EOBF flag is set in the USART_ISR register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:M1">
                    </a>
                    M1
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:M1">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    Word length
This bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software.
M[1:0] = '00â: 1 start bit, 8 Data bits, n Stop bit
M[1:0] = '01â: 1 start bit, 9 Data bits, n Stop bit
M[1:0] = '10â: 1 start bit, 7 Data bits, n Stop bit
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: In 7-bits data length mode, the Smartcard mode, LIN master mode and Auto baud rate (0x7F and 0x55 frames detection) are not supported..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR1_FIFO_DISABLED:FIFOEN">
                    </a>
                    FIFOEN
                    <a class=headerlink href="#USART2:CR1_FIFO_DISABLED:FIFOEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 29:
                    
                    FIFO mode enable
This bit is set and cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: FIFO mode can be used on standard UART communication, in SPI master/slave mode and in Smartcard modes only. It must not be enabled in IrDA and LIN modes..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: FIFO mode is disabled.<br><strong>0x1: B_0x1</strong>: FIFO mode is enabled.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:CR2"></a>
              CR2
              <a class=headerlink href="#USART2:CR2">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 2</p>
            <p>Offset: 0x4, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 95.0%"></div>
            </div>
            <p>
              <em>
                19/20
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#USART2:CR2:ADD">
                        
                        <span>
                        
                        ADD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:RTOEN">
                        
                        <span class=doccol>
                        
                        RTOEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#USART2:CR2:ABRMOD">
                        
                        <span class=doccol>
                        
                        ABRMOD</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:ABREN">
                        
                        <span class=doccol>
                        
                        ABREN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:MSBFIRST">
                        
                        <span class=doccol>
                        
                        MSBFIRST</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:DATAINV">
                        
                        <span class=doccol>
                        
                        DATAINV</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:TXINV">
                        
                        <span class=doccol>
                        
                        TXINV</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:RXINV">
                        
                        <span class=doccol>
                        
                        RXINV</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:SWAP">
                        
                        <span class=doccol>
                        
                        SWAP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:LINEN">
                        
                        <span class=doccol>
                        
                        LINEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#USART2:CR2:STOP">
                        
                        <span class=doccol>
                        
                        STOP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:CLKEN">
                        
                        <span class=doccol>
                        
                        CLKEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:CPOL">
                        
                        <span class=doccol>
                        
                        CPOL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:CPHA">
                        
                        <span class=doccol>
                        
                        CPHA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:LBCL">
                        
                        <span class=doccol>
                        
                        LBCL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:LBDIE">
                        
                        <span class=doccol>
                        
                        LBDIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:LBDL">
                        
                        <span class=doccol>
                        
                        LBDL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:ADDM7">
                        
                        <span class=doccol>
                        
                        ADDM7</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:DIS_NSS">
                        
                        <span class=doccol>
                        
                        DIS_NSS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR2:SLVEN">
                        
                        <span class=doccol>
                        
                        SLVEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-CR2-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:SLVEN">
                    </a>
                    SLVEN
                    <a class=headerlink href="#USART2:CR2:SLVEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Synchronous Slave mode enable
When the SLVEN bit is set, the synchronous slave mode is enabled.
Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Slave mode disabled.<br><strong>0x1: B_0x1</strong>: Slave mode enabled.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:DIS_NSS">
                    </a>
                    DIS_NSS
                    <a class=headerlink href="#USART2:CR2:DIS_NSS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    When the DIS_NSS bit is set, the NSS pin input is ignored.
Note: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SPI slave selection depends on NSS input pin.<br><strong>0x1: B_0x1</strong>: SPI slave is always selected and NSS input pin is ignored.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:ADDM7">
                    </a>
                    ADDM7
                    <a class=headerlink href="#USART2:CR2:ADDM7">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    7-bit Address Detection/4-bit Address Detection
This bit is for selection between 4-bit address detection or 7-bit address detection.
This bit can only be written when the USART is disabled (UEÂ =Â 0)
Note: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 4-bit address detection<br><strong>0x1: B_0x1</strong>: 7-bit address detection (in 8-bit data mode)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:LBDL">
                    </a>
                    LBDL
                    <a class=headerlink href="#USART2:CR2:LBDL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    LIN break detection length
This bit is for selection between 11 bit or 10 bit break detection.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 10-bit break detection<br><strong>0x1: B_0x1</strong>: 11-bit break detection<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:LBDIE">
                    </a>
                    LBDIE
                    <a class=headerlink href="#USART2:CR2:LBDIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    LIN break detection interrupt enable
Break interrupt mask (break detection using break delimiter).
Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt is inhibited<br><strong>0x1: B_0x1</strong>: An interrupt is generated whenever LBDF = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:LBCL">
                    </a>
                    LBCL
                    <a class=headerlink href="#USART2:CR2:LBCL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    Last bit clock pulse
This bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB) has to be output on the SCLK pin in synchronous mode.
The last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit format selected by the M bit in the USART_CR1 register.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The clock pulse of the last data bit is not output to the SCLK pin<br><strong>0x1: B_0x1</strong>: The clock pulse of the last data bit is output to the SCLK pin<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:CPHA">
                    </a>
                    CPHA
                    <a class=headerlink href="#USART2:CR2:CPHA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Clock phase
This bit is used to select the phase of the clock output on the SCLK pin in synchronous mode. It works in conjunction with the CPOL bit to produce the desired clock/data relationship (see  and )
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: The first clock transition is the first data capture edge<br><strong>0x1: B_0x1</strong>: The second clock transition is the first data capture edge<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:CPOL">
                    </a>
                    CPOL
                    <a class=headerlink href="#USART2:CR2:CPOL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    Clock polarity
This bit enables the user to select the polarity of the clock output on the SCLK pin in synchronous mode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Steady low value on SCLK pin outside transmission window<br><strong>0x1: B_0x1</strong>: Steady high value on SCLK pin outside transmission window<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:CLKEN">
                    </a>
                    CLKEN
                    <a class=headerlink href="#USART2:CR2:CLKEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Clock enable
This bit enables the user to enable the SCLK pin.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If neither synchronous mode nor Smartcard mode is supported, this bit is reserved and must be kept at reset value. Refer to .
In Smartcard mode, in order to provide correctly the SCLK clock to the smartcard, the steps below must be respected:
UE = 0
SCEN = 1
GTPR configuration
CLKEN= 1
UE = 1.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: SCLK pin disabled<br><strong>0x1: B_0x1</strong>: SCLK pin enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:STOP">
                    </a>
                    STOP
                    <a class=headerlink href="#USART2:CR2:STOP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 12-13:
                    
                    stop bits
These bits are used for programming the stop bits.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: 1 stop bit<br><strong>0x1: B_0x1</strong>: 0.5 stop bit.<br><strong>0x2: B_0x2</strong>: 2 stop bits<br><strong>0x3: B_0x3</strong>: 1.5 stop bits<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:LINEN">
                    </a>
                    LINEN
                    <a class=headerlink href="#USART2:CR2:LINEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    LIN mode enable
This bit is set and cleared by software.
The LIN mode enables the capability to send LIN synchronous breaks (13 low bits) using the SBKRQ bit in the USART_CR1 register, and to detect LIN Sync breaks.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the USART does not support LIN mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LIN mode disabled<br><strong>0x1: B_0x1</strong>: LIN mode enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:SWAP">
                    </a>
                    SWAP
                    <a class=headerlink href="#USART2:CR2:SWAP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Swap TX/RX pins
This bit is set and cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TX/RX pins are used as defined in standard pinout<br><strong>0x1: B_0x1</strong>: The TX and RX pins functions are swapped. This enables to work in the case of a cross-wired connection to another UART. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:RXINV">
                    </a>
                    RXINV
                    <a class=headerlink href="#USART2:CR2:RXINV">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    RX pin active level inversion
This bit is set and cleared by software.
This enables the use of an external inverter on the RX line.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: RX pin signal works using the standard logic levels (VDD =1/idle, Gnd = 0/mark)   <br><strong>0x1: B_0x1</strong>: RX pin signal values are inverted (VDD =0/mark, Gnd = 1/idle).   <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:TXINV">
                    </a>
                    TXINV
                    <a class=headerlink href="#USART2:CR2:TXINV">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    TX pin active level inversion
This bit is set and cleared by software.
This enables the use of an external inverter on the TX line.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TX pin signal works using the standard logic levels (VDD =1/idle, Gnd = 0/mark)   <br><strong>0x1: B_0x1</strong>: TX pin signal values are inverted (VDD =0/mark, Gnd = 1/idle).   <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:DATAINV">
                    </a>
                    DATAINV
                    <a class=headerlink href="#USART2:CR2:DATAINV">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Binary data inversion
This bit is set and cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Logical data from the data register are send/received in positive/direct logic. (1 = H, 0 = L)     <br><strong>0x1: B_0x1</strong>: Logical data from the data register are send/received in negative/inverse logic. (1 = L, 0 = H).     The parity bit is also inverted.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:MSBFIRST">
                    </a>
                    MSBFIRST
                    <a class=headerlink href="#USART2:CR2:MSBFIRST">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 19:
                    
                    Most significant bit first
This bit is set and cleared by software.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: data is transmitted/received with data bit 0 first, following the start bit. <br><strong>0x1: B_0x1</strong>: data is transmitted/received with the MSB (bit 7/8) first, following the start bit. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:ABREN">
                    </a>
                    ABREN
                    <a class=headerlink href="#USART2:CR2:ABREN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Auto baud rate enable
This bit is set and cleared by software.
Note: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Auto baud rate detection is disabled. <br><strong>0x1: B_0x1</strong>: Auto baud rate detection is enabled. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:ABRMOD">
                    </a>
                    ABRMOD
                    <a class=headerlink href="#USART2:CR2:ABRMOD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 21-22:
                    
                    Auto baud rate mode
These bits are set and cleared by software.
This bitfield can only be written when ABREN = 0 or the USART is disabled (UEÂ =Â 0).
Note: If DATAINVÂ =Â 1 and/or MSBFIRSTÂ =Â 1 the patterns must be the same on the line, for example 0xAA for MSBFIRST)
If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Measurement of the start bit is used to detect the baud rate. <br><strong>0x1: B_0x1</strong>: Falling edge to falling edge measurement (the received frame must start with a single bit = 1 and Frame = Start10xxxxxx)<br><strong>0x2: B_0x2</strong>: 0x7F frame detection.<br><strong>0x3: B_0x3</strong>: 0x55 frame detection<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:RTOEN">
                    </a>
                    RTOEN
                    <a class=headerlink href="#USART2:CR2:RTOEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    Receiver timeout enable
This bit is set and cleared by software.
When this feature is enabled, the RTOF flag in the USART_ISR register is set if the RX line is idle (no reception) for the duration programmed in the RTOR (receiver timeout register).
Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receiver timeout feature disabled. <br><strong>0x1: B_0x1</strong>: Receiver timeout feature enabled. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR2:ADD">
                    </a>
                    ADD
                    <a class=headerlink href="#USART2:CR2:ADD">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-31:
                    
                    Address of the USART node
ADD[7:4]:
These bits give the address of the USART node or a character code to be recognized.
They are used to wake up the MCU with 7-bit address mark detection in multiprocessor communication during Mute mode or low-power mode. The MSB of the character sent by the transmitter should be equal to 1. They can also be used for character detection during normal reception, Mute mode inactive (for example, end of block detection in ModBus protocol). In this case, the whole received character (8-bit) is compared to the ADD[7:0] value and CMF flag is set on match.
These bits can only be written when reception is disabled (RE = 0) or the USART is disabled (UEÂ =Â 0).
ADD[3:0]:
These bits give the address of the USART node or a character code to be recognized.
They are used for wakeup with address mark detection, in multiprocessor communication during Mute mode or low-power mode.
These bits can only be written when reception is disabled (RE = 0) or the USART is disabled (UEÂ =Â 0)..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:CR3"></a>
              CR3
              <a class=headerlink href="#USART2:CR3">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register 3</p>
            <p>Offset: 0x8, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                24/24
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#USART2:CR3:TXFTCFG">
                        
                        <span class=doccol>
                        
                        TXFTCFG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:RXFTIE">
                        
                        <span class=doccol>
                        
                        RXFTIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#USART2:CR3:RXFTCFG">
                        
                        <span class=doccol>
                        
                        RXFTCFG</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:TCBGTIE">
                        
                        <span class=doccol>
                        
                        TCBGTIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:TXFTIE">
                        
                        <span class=doccol>
                        
                        TXFTIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:WUFIE">
                        
                        <span class=doccol>
                        
                        WUFIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                        <a class=fieldlink href="#USART2:CR3:WUS">
                        
                        <span class=doccol>
                        
                        WUS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#USART2:CR3:SCARCNT">
                        
                        <span class=doccol>
                        
                        SCARCNT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:DEP">
                        
                        <span class=doccol>
                        
                        DEP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:DEM">
                        
                        <span class=doccol>
                        
                        DEM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:DDRE">
                        
                        <span class=doccol>
                        
                        DDRE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:OVRDIS">
                        
                        <span class=doccol>
                        
                        OVRDIS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:ONEBIT">
                        
                        <span class=doccol>
                        
                        ONEBIT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:CTSIE">
                        
                        <span class=doccol>
                        
                        CTSIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:CTSE">
                        
                        <span class=doccol>
                        
                        CTSE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:RTSE">
                        
                        <span class=doccol>
                        
                        RTSE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:DMAT">
                        
                        <span class=doccol>
                        
                        DMAT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:DMAR">
                        
                        <span class=doccol>
                        
                        DMAR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:SCEN">
                        
                        <span class=doccol>
                        
                        SCEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:NACK">
                        
                        <span class=doccol>
                        
                        NACK</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:HDSEL">
                        
                        <span class=doccol>
                        
                        HDSEL</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:IRLP">
                        
                        <span class=doccol>
                        
                        IRLP</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:IREN">
                        
                        <span class=doccol>
                        
                        IREN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:CR3:EIE">
                        
                        <span class=doccol>
                        
                        EIE</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-CR3-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:EIE">
                    </a>
                    EIE
                    <a class=headerlink href="#USART2:CR3:EIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Error interrupt enable
Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing error, overrun error noise flag or SPI slave underrun error (FEÂ =Â 1 or OREÂ =Â 1 or NEÂ =Â 1 or UDR = 1 in the USART_ISR register)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: interrupt generated when FE = 1 or ORE = 1 or NE = 1 or UDR = 1 (in SPI slave mode) in       the USART_ISR register.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:IREN">
                    </a>
                    IREN
                    <a class=headerlink href="#USART2:CR3:IREN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    IrDA mode enable
This bit is set and cleared by software.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: IrDA disabled<br><strong>0x1: B_0x1</strong>: IrDA enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:IRLP">
                    </a>
                    IRLP
                    <a class=headerlink href="#USART2:CR3:IRLP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    IrDA low-power
This bit is used for selecting between normal and low-power IrDA modes
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Normal mode<br><strong>0x1: B_0x1</strong>: Low-power mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:HDSEL">
                    </a>
                    HDSEL
                    <a class=headerlink href="#USART2:CR3:HDSEL">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Half-duplex selection
Selection of Single-wire Half-duplex mode
This bit can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Half duplex mode is not selected<br><strong>0x1: B_0x1</strong>: Half duplex mode is selected <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:NACK">
                    </a>
                    NACK
                    <a class=headerlink href="#USART2:CR3:NACK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Smartcard NACK enable
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: NACK transmission in case of parity error is disabled<br><strong>0x1: B_0x1</strong>: NACK transmission during parity error is enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:SCEN">
                    </a>
                    SCEN
                    <a class=headerlink href="#USART2:CR3:SCEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Smartcard mode enable
This bit is used for enabling Smartcard mode.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Smartcard Mode disabled<br><strong>0x1: B_0x1</strong>: Smartcard Mode enabled<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:DMAR">
                    </a>
                    DMAR
                    <a class=headerlink href="#USART2:CR3:DMAR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    DMA enable receiver
This bit is set/reset by software.</p>
                  
                  <p>Allowed values:<br><strong>0x1: B_0x1</strong>: DMA mode is enabled for reception<br><strong>0x0: B_0x0</strong>: DMA mode is disabled for reception<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:DMAT">
                    </a>
                    DMAT
                    <a class=headerlink href="#USART2:CR3:DMAT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    DMA enable transmitter
This bit is set/reset by software.</p>
                  
                  <p>Allowed values:<br><strong>0x1: B_0x1</strong>: DMA mode is enabled for transmission<br><strong>0x0: B_0x0</strong>: DMA mode is disabled for transmission<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:RTSE">
                    </a>
                    RTSE
                    <a class=headerlink href="#USART2:CR3:RTSE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    RTS enable
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: RTS hardware flow control disabled<br><strong>0x1: B_0x1</strong>: RTS output enabled, data is only requested when there is space in the receive buffer. The transmission of data is expected to cease after the current character has been transmitted. The nRTS output is asserted (pulled to 0) when data can be received.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:CTSE">
                    </a>
                    CTSE
                    <a class=headerlink href="#USART2:CR3:CTSE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    CTS enable
This bit can only be written when the USART is disabled (UEÂ =Â 0)
Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CTS hardware flow control disabled<br><strong>0x1: B_0x1</strong>: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0). If the nCTS input is deasserted while data is being transmitted, then the transmission is completed before stopping. If data is written into the data register while nCTS is asserted, the transmission is postponed until nCTS is asserted.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:CTSIE">
                    </a>
                    CTSIE
                    <a class=headerlink href="#USART2:CR3:CTSIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    CTS interrupt enable
Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt is inhibited<br><strong>0x1: B_0x1</strong>: An interrupt is generated whenever CTSIF = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:ONEBIT">
                    </a>
                    ONEBIT
                    <a class=headerlink href="#USART2:CR3:ONEBIT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    One sample bit method enable
This bit enables the user to select the sample method. When the one sample bit method is selected the noise detection flag (NE) is disabled.
This bit can only be written when the USART is disabled (UEÂ =Â 0)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Three sample bit method<br><strong>0x1: B_0x1</strong>: One sample bit method<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:OVRDIS">
                    </a>
                    OVRDIS
                    <a class=headerlink href="#USART2:CR3:OVRDIS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    Overrun Disable
This bit is used to disable the receive overrun detection.
the ORE flag is not set and the new received data overwrites the previous content of the USART_RDR register. When FIFO mode is enabled, the RXFIFO is bypassed and data is written directly in USART_RDR register. Even when FIFO management is enabled, the RXNE flag is to be used.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: This control bit enables checking the communication flow w/o reading the data.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Overrun Error Flag, ORE, is set when received data is not read before receiving new data. <br><strong>0x1: B_0x1</strong>: Overrun functionality is disabled. If new data is received while the RXNE flag is still set<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:DDRE">
                    </a>
                    DDRE
                    <a class=headerlink href="#USART2:CR3:DDRE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    DMA Disable on Reception Error
This bit can only be written when the USART is disabled (UE=0).
Note: The reception errors are: parity error, framing error or noise error..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DMA is not disabled in case of reception error. The corresponding error flag is set but RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not asserted, so the erroneous data is not transferred (no DMA request), but next correct received data is transferred (used for Smartcard mode).<br><strong>0x1: B_0x1</strong>: DMA is disabled following a reception error. The corresponding error flag is set, as well as RXNE. The DMA request is masked until the error flag is cleared. This means that the software must first disable the DMA request (DMAR = 0) or clear RXNE/RXFNE is case FIFO mode is enabled) before clearing the error flag.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:DEM">
                    </a>
                    DEM
                    <a class=headerlink href="#USART2:CR3:DEM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Driver enable mode
This bit enables the user to activate the external transceiver control, through the DE signal.
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DE function is disabled. <br><strong>0x1: B_0x1</strong>: DE function is enabled. The DE signal is output on the RTS pin.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:DEP">
                    </a>
                    DEP
                    <a class=headerlink href="#USART2:CR3:DEP">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Driver enable polarity selection
This bit can only be written when the USART is disabled (UEÂ =Â 0).
Note: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: DE signal is active high. <br><strong>0x1: B_0x1</strong>: DE signal is active low.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:SCARCNT">
                    </a>
                    SCARCNT
                    <a class=headerlink href="#USART2:CR3:SCARCNT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 17-19:
                    
                    Smartcard auto-retry count
This bitfield specifies the number of retries for transmission and reception in Smartcard mode.
In transmission mode, it specifies the number of automatic retransmission retries, before generating a transmission error (FE bit set).
In reception mode, it specifies the number or erroneous reception trials, before generating a reception error (RXNE/RXFNE and PE bits set).
This bitfield must be programmed only when the USART is disabled (UEÂ =Â 0).
When the USART is enabled (UEÂ =Â 1), this bitfield may only be written to 0x0, in order to stop retransmission.
Note: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: retransmission disabled - No automatic retransmission in transmit mode. <br><strong>0x1: B_0x1</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x2: B_0x2</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x3: B_0x3</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x4: B_0x4</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x5: B_0x5</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x6: B_0x6</strong>: number of automatic retransmission attempts (before signaling error)<br><strong>0x7: B_0x7</strong>: number of automatic retransmission attempts (before signaling error)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:WUS">
                    </a>
                    WUS
                    <a class=headerlink href="#USART2:CR3:WUS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 20-21:
                    
                    Wakeup from low-power mode interrupt flag selection
This bitfield specifies the event which activates the WUF (Wakeup from low-power mode flag).
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to pageÂ 835..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: WUF active on address match (as defined by ADD[7:0] and ADDM7)<br><strong>0x2: B_0x2</strong>: WUF active on start bit detection<br><strong>0x3: B_0x3</strong>: WUF active on RXNE/RXFNE. <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:WUFIE">
                    </a>
                    WUFIE
                    <a class=headerlink href="#USART2:CR3:WUFIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    Wakeup from low-power mode interrupt enable
This bit is set and cleared by software.
Note: WUFIE must be set before entering in low-power mode.
If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to pageÂ 835..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever WUF = 1 in the USART_ISR register  <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:TXFTIE">
                    </a>
                    TXFTIE
                    <a class=headerlink href="#USART2:CR3:TXFTIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 23:
                    
                    TXFIFO threshold interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when TXFIFO reaches the threshold programmed in TXFTCFG.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:TCBGTIE">
                    </a>
                    TCBGTIE
                    <a class=headerlink href="#USART2:CR3:TCBGTIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 24:
                    
                    Transmission Complete before guard time, interrupt enable
This bit is set and cleared by software.
Note: If the USART does not support the Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated whenever TCBGT=1 in the USART_ISR register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:RXFTCFG">
                    </a>
                    RXFTCFG
                    <a class=headerlink href="#USART2:CR3:RXFTCFG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 25-27:
                    
                    Receive FIFO threshold configuration
Remaining combinations: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receive FIFO reaches 1/8 of its depth<br><strong>0x1: B_0x1</strong>: Receive FIFO reaches 1/4 of its depth<br><strong>0x2: B_0x2</strong>: Receive FIFO reaches 1/2 of its depth<br><strong>0x3: B_0x3</strong>: Receive FIFO reaches 3/4 of its depth<br><strong>0x4: B_0x4</strong>: Receive FIFO reaches 7/8 of its depth<br><strong>0x5: B_0x5</strong>: Receive FIFO becomes full<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:RXFTIE">
                    </a>
                    RXFTIE
                    <a class=headerlink href="#USART2:CR3:RXFTIE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 28:
                    
                    RXFIFO threshold interrupt enable
This bit is set and cleared by software..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Interrupt inhibited<br><strong>0x1: B_0x1</strong>: USART interrupt generated when Receive FIFO reaches the threshold programmed in RXFTCFG.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:CR3:TXFTCFG">
                    </a>
                    TXFTCFG
                    <a class=headerlink href="#USART2:CR3:TXFTCFG">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 29-31:
                    
                    TXFIFO threshold configuration
Remaining combinations: Reserved.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: TXFIFO reaches 1/8 of its depth<br><strong>0x1: B_0x1</strong>: TXFIFO reaches 1/4 of its depth<br><strong>0x2: B_0x2</strong>: TXFIFO reaches 1/2 of its depth<br><strong>0x3: B_0x3</strong>: TXFIFO reaches 3/4 of its depth<br><strong>0x4: B_0x4</strong>: TXFIFO reaches 7/8 of its depth<br><strong>0x5: B_0x5</strong>: TXFIFO becomes empty<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:BRR"></a>
              BRR
              <a class=headerlink href="#USART2:BRR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Baud rate register</p>
            <p>Offset: 0xC, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                        <a class=fieldlink href="#USART2:BRR:BRR">
                        
                        <span>
                        
                        BRR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-BRR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:BRR:BRR">
                    </a>
                    BRR
                    <a class=headerlink href="#USART2:BRR:BRR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-15:
                    
                    USART baud rate.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:GTPR"></a>
              GTPR
              <a class=headerlink href="#USART2:GTPR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Guard time and prescaler
          register</p>
            <p>Offset: 0x10, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                1/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#USART2:GTPR:GT">
                        
                        <span>
                        
                        GT</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#USART2:GTPR:PSC">
                        
                        <span class=doccol>
                        
                        PSC</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-GTPR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:GTPR:PSC">
                    </a>
                    PSC
                    <a class=headerlink href="#USART2:GTPR:PSC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-7:
                    
                    Prescaler value
In IrDA low-power and normal IrDA mode:
PSC[7:0] = IrDA Normal and Low-Power baud rate
PSC[7:0] is used to program the prescaler for dividing the USART source clock to achieve the low-power frequency: the source clock is divided by the value given in the register (8 significant bits):
In Smartcard mode:
PSC[4:0]Â =Â Prescaler value
PSC[4:0] is used to program the prescaler for dividing the USART source clock to provide the Smartcard clock. The value given in the register (5 significant bits) is multiplied by 2 to give the division factor of the source clock frequency:
...
0010Â 0000: Divides the source clock by 32 (IrDA mode)
...
1111Â 1111: Divides the source clock by 255 (IrDA mode)
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: Bits [7:5] must be kept cleared if Smartcard mode is used.
This bitfield is reserved and forced by hardware to '0â when the Smartcard and IrDA modes are not supported. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Reserved - do not program this value<br><strong>0x1: B_0x1</strong>: Divides the source clock by 1 (IrDA mode) / by 2 (Smarcard mode)<br><strong>0x2: B_0x2</strong>: Divides the source clock by 2 (IrDA mode) / by 4 (Smartcard mode)<br><strong>0x3: B_0x3</strong>: Divides the source clock by 3 (IrDA mode) / by 6 (Smartcard mode)<br><strong>0x1F: B_0x1F</strong>: Divides the source clock by 31 (IrDA mode) / by 62 (Smartcard mode)<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:GTPR:GT">
                    </a>
                    GT
                    <a class=headerlink href="#USART2:GTPR:GT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 8-15:
                    
                    Guard time value
This bitfield is used to program the Guard time value in terms of number of baud clock periods.
This is used in Smartcard mode. The Transmission Complete flag is set after this guard time value.
This bitfield can only be written when the USART is disabled (UEÂ =Â 0).
Note: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:RTOR"></a>
              RTOR
              <a class=headerlink href="#USART2:RTOR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Receiver timeout register</p>
            <p>Offset: 0x14, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                        <a class=fieldlink href="#USART2:RTOR:BLEN">
                        
                        <span>
                        
                        BLEN</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=8  class="separated">
                        
                        <a class=fieldlink href="#USART2:RTOR:RTO">
                        
                        <span>
                        
                        RTO</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16  class="separated">
                        
                        <a class=fieldlink href="#USART2:RTOR:RTO">
                        
                        <span>
                        
                        RTO</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-RTOR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:RTOR:RTO">
                    </a>
                    RTO
                    <a class=headerlink href="#USART2:RTOR:RTO">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-23:
                    
                    Receiver timeout value.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:RTOR:BLEN">
                    </a>
                    BLEN
                    <a class=headerlink href="#USART2:RTOR:BLEN">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 24-31:
                    
                    Block Length.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:RQR"></a>
              RQR
              <a class=headerlink href="#USART2:RQR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Request register</p>
            <p>Offset: 0x18, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/5
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=11 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:RQR:TXFRQ">
                        
                        <span>
                        
                        TXFRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:RQR:RXFRQ">
                        
                        <span>
                        
                        RXFRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:RQR:MMRQ">
                        
                        <span>
                        
                        MMRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:RQR:SBKRQ">
                        
                        <span>
                        
                        SBKRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:RQR:ABRRQ">
                        
                        <span>
                        
                        ABRRQ</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-RQR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:RQR:ABRRQ">
                    </a>
                    ABRRQ
                    <a class=headerlink href="#USART2:RQR:ABRRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Auto baud rate request
Writing 1 to this bit resets the ABRF flag in the USART_ISR and requests an automatic baud rate measurement on the next received data frame.
Note: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:RQR:SBKRQ">
                    </a>
                    SBKRQ
                    <a class=headerlink href="#USART2:RQR:SBKRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Send break request
Writing 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.
Note: When the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:RQR:MMRQ">
                    </a>
                    MMRQ
                    <a class=headerlink href="#USART2:RQR:MMRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Mute mode request
Writing 1 to this bit puts the USART in Mute mode and resets the RWU flag..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:RQR:RXFRQ">
                    </a>
                    RXFRQ
                    <a class=headerlink href="#USART2:RQR:RXFRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Receive data flush request
Writing 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE.
This enables to discard the received data without reading them, and avoid an overrun condition..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:RQR:TXFRQ">
                    </a>
                    TXFRQ
                    <a class=headerlink href="#USART2:RQR:TXFRQ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Transmit data flush request
When FIFO mode is disabled, writing '1â to this bit sets the TXE flag. This enables to discard the transmit data. This bit must be used only in Smartcard mode, when data have not been sent due to errors (NACK) and the FE flag is active in the USART_ISR register. If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value.
When FIFO is enabled, TXFRQ bit is set to flush the whole FIFO. This sets the TXFE flag (Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is supported in both UART and Smartcard modes.
Note: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in order to ensure that no data are written in the data register..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:ISR_FIFO_DISABLED"></a>
              ISR_FIFO_DISABLED
              <a class=headerlink href="#USART2:ISR_FIFO_DISABLED">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt & status
          register</p>
            <p>Offset: 0x1C, reset: 0x000000C0, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                24/24
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=6 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:TCBGT">
                        
                        <span class=doccol>
                        
                        TCBGT</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:REACK">
                        
                        <span>
                        
                        REACK</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:TEACK">
                        
                        <span>
                        
                        TEACK</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:WUF">
                        
                        <span>
                        
                        WUF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:RWU">
                        
                        <span class=doccol>
                        
                        RWU</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:SBKF">
                        
                        <span class=doccol>
                        
                        SBKF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:CMF">
                        
                        <span class=doccol>
                        
                        CMF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:BUSY">
                        
                        <span class=doccol>
                        
                        BUSY</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:ABRF">
                        
                        <span>
                        
                        ABRF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:ABRE">
                        
                        <span>
                        
                        ABRE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:UDR">
                        
                        <span class=doccol>
                        
                        UDR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:EOBF">
                        
                        <span class=doccol>
                        
                        EOBF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:RTOF">
                        
                        <span class=doccol>
                        
                        RTOF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:CTS">
                        
                        <span class=doccol>
                        
                        CTS</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:CTSIF">
                        
                        <span class=doccol>
                        
                        CTSIF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:LBDF">
                        
                        <span class=doccol>
                        
                        LBDF</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:TXE">
                        
                        <span class=doccol>
                        
                        TXE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:TC">
                        
                        <span class=doccol>
                        
                        TC</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:RXNE">
                        
                        <span class=doccol>
                        
                        RXNE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:IDLE">
                        
                        <span class=doccol>
                        
                        IDLE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:ORE">
                        
                        <span class=doccol>
                        
                        ORE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:NE">
                        
                        <span class=doccol>
                        
                        NE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:FE">
                        
                        <span class=doccol>
                        
                        FE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ISR_FIFO_DISABLED:PE">
                        
                        <span class=doccol>
                        
                        PE</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-ISR_FIFO_DISABLED-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:PE">
                    </a>
                    PE
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:PE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Parity error
This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register.
An interrupt is generated if PEIE = 1 in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No parity error<br><strong>0x1: B_0x1</strong>: Parity error<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:FE">
                    </a>
                    FE
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:FE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Framing error
This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register.
When transmitting data in Smartcard mode, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).
An interrupt is generated if EIEÂ =Â 1 in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Framing error is detected<br><strong>0x1: B_0x1</strong>: Framing error or break character is detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:NE">
                    </a>
                    NE
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:NE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Noise detection flag
This bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NECF bit in the USART_ICR register.
Note: This bit does not generate an interrupt as it appears at the same time as the RXNE bit which itself generates an interrupt. An interrupt is generated when the NE flag is set during multi buffer communication if the EIE bit is set.
When the line is noise-free, the NE flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (Refer to Tolerance of the USART receiver to clock deviation on pageÂ 861)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No noise is detected<br><strong>0x1: B_0x1</strong>: Noise is detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:ORE">
                    </a>
                    ORE
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:ORE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Overrun error
This bit is set by hardware when the data currently being received in the shift register is
ready to be transferred into the USART_RDR register while RXNEÂ =Â 1. It is cleared by a software, writing 1 to the ORECF, in the USART_ICR register.
An interrupt is generated if RXNEIEÂ =Â 1 or EIE Â =Â  1 in the USART_CR1 register.
Note: When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi buffer communication if the EIE bit is set.
This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No overrun error<br><strong>0x1: B_0x1</strong>: Overrun error is detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:IDLE">
                    </a>
                    IDLE
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:IDLE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Idle line detected
This bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIEÂ =Â 1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.
Note: The IDLE bit is not set again until the RXNE bit has been set (i.e. a new idle line occurs).
If Mute mode is enabled (MMEÂ =Â 1), IDLE is set if the USART is not mute (RWUÂ =Â 0), whatever the Mute mode selected by the WAKE bit. If RWUÂ =Â 1, IDLE is not set..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Idle line is detected<br><strong>0x1: B_0x1</strong>: Idle line is detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:RXNE">
                    </a>
                    RXNE
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:RXNE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    Read data register not empty
RXNE bit is set by hardware when the content of the USART_RDR shift register has been transferred to the USART_RDR register. It is cleared by reading from the USART_RDR register. The RXNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.
An interrupt is generated if RXNEIEÂ =Â 1 in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Data is not received<br><strong>0x1: B_0x1</strong>: Received data is ready to be read.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:TC">
                    </a>
                    TC
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:TC">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transmission complete
This bit indicates that the last data written in the USART_TDR has been transmitted out of the shift register.
It is set by hardware when the transmission of a frame containing data is complete and when TXE is set.
An interrupt is generated if TCIEÂ =Â 1 in the USART_CR1 register.
TC bit is is cleared by software, by writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register.
Note: If TE bit is reset and no transmission is on going, the TC bit is set immediately..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transmission is not complete<br><strong>0x1: B_0x1</strong>: Transmission is complete<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:TXE">
                    </a>
                    TXE
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:TXE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Transmit data register empty
TXE is set by hardware when the content of the USART_TDR register has been transferred into the shift register. It is cleared by writing to the USART_TDR register. The TXE flag can also be set by writing 1 to the TXFRQ in the USART_RQR register, in order to discard the data (only in Smartcard TÂ =Â 0 mode, in case of transmission failure).
An interrupt is generated if the TXEIE bit Â =Â 1 in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Data register full<br><strong>0x1: B_0x1</strong>: Data register not full<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:LBDF">
                    </a>
                    LBDF
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:LBDF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    LIN break detection flag
This bit is set by hardware when the LIN break is detected. It is cleared by software, by writing 1 to the LBDCF in the USART_ICR.
An interrupt is generated if LBDIE = 1 in the USART_CR2 register.
Note: If the USART does not support LIN mode, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: LIN Break not detected<br><strong>0x1: B_0x1</strong>: LIN break detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:CTSIF">
                    </a>
                    CTSIF
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:CTSIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    CTS interrupt flag
This bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the USART_ICR register.
An interrupt is generated if CTSIEÂ =Â 1 in the USART_CR3 register.
Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No change occurred on the nCTS status line<br><strong>0x1: B_0x1</strong>: A change occurred on the nCTS status line<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:CTS">
                    </a>
                    CTS
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:CTS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 10:
                    
                    CTS flag
This bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.
Note: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: nCTS line set<br><strong>0x1: B_0x1</strong>: nCTS line reset<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:RTOF">
                    </a>
                    RTOF
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:RTOF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Receiver timeout
This bit is set by hardware when the timeout value, programmed in the RTOR register has lapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register.
An interrupt is generated if RTOIEÂ =Â 1 in the USART_CR2 register.
In Smartcard mode, the timeout corresponds to the CWT or BWT timings.
Note: If a time equal to the value programmed in RTOR register separates 2 characters, RTOF is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8, depending on the oversampling method), RTOF flag is set.
The counter counts even if RE = 0 but RTOF is set only when RE = 1. If the timeout has already elapsed when RE is set, then RTOF is set.
If the USART does not support the Receiver timeout feature, this bit is reserved and kept at reset value..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Timeout value not reached<br><strong>0x1: B_0x1</strong>: Timeout value reached without any data reception<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:EOBF">
                    </a>
                    EOBF
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:EOBF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    End of block flag
This bit is set by hardware when a complete block has been received (for example TÂ =Â 1 Smartcard mode). The detection is done when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4.
An interrupt is generated if the EOBIEÂ =Â 1 in the USART_CR2 register.
It is cleared by software, writing 1 to the EOBCF in the USART_ICR register.
Note: If Smartcard mode is not supported, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: End of Block not reached<br><strong>0x1: B_0x1</strong>: End of Block (number of characters) reached<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:UDR">
                    </a>
                    UDR
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:UDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    SPI slave underrun error flag
In slave transmission mode, this flag is set when the first clock pulse for data transmission appears while the software has not yet loaded any value into USART_TDR. This flag is reset by setting UDRCF bit in the USART_ICR register.
Note: If the USART does not support the SPI slave mode, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No underrun error<br><strong>0x1: B_0x1</strong>: underrun error<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:ABRE">
                    </a>
                    ABRE
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:ABRE">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 14:
                    
                    Auto baud rate error
This bit is set by hardware if the baud rate measurement failed (baud rate out of range or character comparison failed)
It is cleared by software, by writing 1 to the ABRRQ bit in the USART_CR3 register.
Note: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:ABRF">
                    </a>
                    ABRF
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:ABRF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 15:
                    
                    Auto baud rate flag
This bit is set by hardware when the automatic baud rate has been set (RXNE is also set, generating an interrupt if RXNEIE = 1) or when the auto baud rate operation was completed without success (ABREÂ =Â 1) (ABRE, RXNE and FE are also set in this case)
It is cleared by software, in order to request a new auto baud rate detection, by writing 1 to the ABRRQ in the USART_RQR register.
Note: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:BUSY">
                    </a>
                    BUSY
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:BUSY">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 16:
                    
                    Busy flag
This bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not)..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: USART is idle (no reception)<br><strong>0x1: B_0x1</strong>: Reception on going<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:CMF">
                    </a>
                    CMF
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:CMF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Character match flag
This bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register.
An interrupt is generated if CMIEÂ =Â 1in the USART_CR1 register..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: No Character match detected<br><strong>0x1: B_0x1</strong>: Character Match detected<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:SBKF">
                    </a>
                    SBKF
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:SBKF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 18:
                    
                    Send break flag
This bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Break character transmitted<br><strong>0x1: B_0x1</strong>: Break character requested by setting SBKRQ bit in USART_RQR register<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:RWU">
                    </a>
                    RWU
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:RWU">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 19:
                    
                    Receiver wakeup from Mute mode
This bit indicates if the USART is in Mute mode. It is cleared/set by hardware when a wakeup/mute sequence is recognized. The Mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART_CR1 register.
When wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR register.
Note: If the USART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Receiver in active mode<br><strong>0x1: B_0x1</strong>: Receiver in Mute mode<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:WUF">
                    </a>
                    WUF
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:WUF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Wakeup from low-power mode flag
This bit is set by hardware, when a wakeup event is detected. The event is defined by the WUS bitfield. It is cleared by software, writing a 1 to the WUCF in the USART_ICR register.
An interrupt is generated if WUFIEÂ =Â 1 in the USART_CR3 register.
Note: When UESM is cleared, WUF flag is also cleared.
If the USART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:TEACK">
                    </a>
                    TEACK
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:TEACK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 21:
                    
                    Transmit enable acknowledge flag
This bit is set/reset by hardware, when the Transmit Enable value is taken into account by the USART.
It can be used when an idle frame request is generated by writing TEÂ =Â 0, followed by TEÂ =Â 1 in the USART_CR1 register, in order to respect the TEÂ =Â 0 minimum period..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:REACK">
                    </a>
                    REACK
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:REACK">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 22:
                    
                    Receive enable acknowledge flag
This bit is set/reset by hardware, when the Receive Enable value is taken into account by the USART.
It can be used to verify that the USART is ready for reception before entering low-power mode.
Note: If the USART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ISR_FIFO_DISABLED:TCBGT">
                    </a>
                    TCBGT
                    <a class=headerlink href="#USART2:ISR_FIFO_DISABLED:TCBGT">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 25:
                    
                    Transmission complete before guard time flag
This bit is set when the last data written in the USART_TDR has been transmitted correctly out of the shift register.
It is set by hardware in Smartcard mode, if the transmission of a frame containing data is complete and if the smartcard did not send back any NACK. An interrupt is generated if TCBGTIEÂ =Â 1 in the USART_CR3 register.
This bit is cleared by software, by writing 1 to the TCBGTCF in the USART_ICR register or by a write to the USART_TDR register.
Note: If the USART does not support the Smartcard mode, this bit is reserved and kept at reset value. If the USART supports the Smartcard mode and the Smartcard mode is enabled, the TCBGT reset value is '1â. Refer to on pageÂ 835..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Transmission is not complete or transmission is complete unsuccessfully (i.e. a NACK is received from the card)<br><strong>0x1: B_0x1</strong>: Transmission is complete successfully (before Guard time completion and there is no NACK from the smart card).<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:ICR"></a>
              ICR
              <a class=headerlink href="#USART2:ICR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Interrupt flag clear register</p>
            <p>Offset: 0x20, reset: 0x0000, access: write-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/15
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=11 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:WUCF">
                        
                        <span>
                        
                        WUCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:CMCF">
                        
                        <span>
                        
                        CMCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:UDRCF">
                        
                        <span>
                        
                        UDRCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:EOBCF">
                        
                        <span>
                        
                        EOBCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:RTOCF">
                        
                        <span>
                        
                        RTOCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:CTSCF">
                        
                        <span>
                        
                        CTSCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:LBDCF">
                        
                        <span>
                        
                        LBDCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:TCBGTCF">
                        
                        <span>
                        
                        TCBGTCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:TCCF">
                        
                        <span>
                        
                        TCCF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:TXFECF">
                        
                        <span>
                        
                        TXFECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:IDLECF">
                        
                        <span>
                        
                        IDLECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:ORECF">
                        
                        <span>
                        
                        ORECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:NECF">
                        
                        <span>
                        
                        NECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:FECF">
                        
                        <span>
                        
                        FECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#USART2:ICR:PECF">
                        
                        <span>
                        
                        PECF</span></a>
                        <br>
                        w
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-ICR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:PECF">
                    </a>
                    PECF
                    <a class=headerlink href="#USART2:ICR:PECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Parity error clear flag
Writing 1 to this bit clears the PE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:FECF">
                    </a>
                    FECF
                    <a class=headerlink href="#USART2:ICR:FECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    Framing error clear flag
Writing 1 to this bit clears the FE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:NECF">
                    </a>
                    NECF
                    <a class=headerlink href="#USART2:ICR:NECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Noise detected clear flag
Writing 1 to this bit clears the NE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:ORECF">
                    </a>
                    ORECF
                    <a class=headerlink href="#USART2:ICR:ORECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Overrun error clear flag
Writing 1 to this bit clears the ORE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:IDLECF">
                    </a>
                    IDLECF
                    <a class=headerlink href="#USART2:ICR:IDLECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 4:
                    
                    Idle line detected clear flag
Writing 1 to this bit clears the IDLE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:TXFECF">
                    </a>
                    TXFECF
                    <a class=headerlink href="#USART2:ICR:TXFECF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 5:
                    
                    TXFIFO empty clear flag
Writing 1 to this bit clears the TXFE flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:TCCF">
                    </a>
                    TCCF
                    <a class=headerlink href="#USART2:ICR:TCCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 6:
                    
                    Transmission complete clear flag
Writing 1 to this bit clears the TC flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:TCBGTCF">
                    </a>
                    TCBGTCF
                    <a class=headerlink href="#USART2:ICR:TCBGTCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Transmission complete before Guard time clear flag
Writing 1 to this bit clears the TCBGT flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:LBDCF">
                    </a>
                    LBDCF
                    <a class=headerlink href="#USART2:ICR:LBDCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 8:
                    
                    LIN break detection clear flag
Writing 1 to this bit clears the LBDF flag in the USART_ISR register.
Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:CTSCF">
                    </a>
                    CTSCF
                    <a class=headerlink href="#USART2:ICR:CTSCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    CTS clear flag
Writing 1 to this bit clears the CTSIF flag in the USART_ISR register.
Note: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:RTOCF">
                    </a>
                    RTOCF
                    <a class=headerlink href="#USART2:ICR:RTOCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 11:
                    
                    Receiver timeout clear flag
Writing 1 to this bit clears the RTOF flag in the USART_ISR register.
Note: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to pageÂ 835..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:EOBCF">
                    </a>
                    EOBCF
                    <a class=headerlink href="#USART2:ICR:EOBCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 12:
                    
                    End of block clear flag
Writing 1 to this bit clears the EOBF flag in the USART_ISR register.
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to ..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:UDRCF">
                    </a>
                    UDRCF
                    <a class=headerlink href="#USART2:ICR:UDRCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 13:
                    
                    SPI slave underrun clear flag
Writing 1 to this bit clears the UDRF flag in the USART_ISR register.
Note: If the USART does not support SPI slave mode, this bit is reserved and must be kept at reset value. Refer to.</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:CMCF">
                    </a>
                    CMCF
                    <a class=headerlink href="#USART2:ICR:CMCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 17:
                    
                    Character match clear flag
Writing 1 to this bit clears the CMF flag in the USART_ISR register..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:ICR:WUCF">
                    </a>
                    WUCF
                    <a class=headerlink href="#USART2:ICR:WUCF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 20:
                    
                    Wakeup from low-power mode clear flag
Writing 1 to this bit clears the WUF flag in the USART_ISR register.
Note: If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to pageÂ 835..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:RDR"></a>
              RDR
              <a class=headerlink href="#USART2:RDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Receive data register</p>
            <p>Offset: 0x24, reset: 0x0000, access: read-only</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=9 >
                        
                        <a class=fieldlink href="#USART2:RDR:RDR">
                        
                        <span>
                        
                        RDR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-RDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:RDR:RDR">
                    </a>
                    RDR
                    <a class=headerlink href="#USART2:RDR:RDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-8:
                    
                    Receive data value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:TDR"></a>
              TDR
              <a class=headerlink href="#USART2:TDR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Transmit data register</p>
            <p>Offset: 0x28, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=7 >
                        
                      </td>
                      
                      <td colspan=9 >
                        
                        <a class=fieldlink href="#USART2:TDR:TDR">
                        
                        <span>
                        
                        TDR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-TDR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:TDR:TDR">
                    </a>
                    TDR
                    <a class=headerlink href="#USART2:TDR:TDR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-8:
                    
                    Transmit data value.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="USART2:PRESC"></a>
              PRESC
              <a class=headerlink href="#USART2:PRESC">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Prescaler register</p>
            <p>Offset: 0x2C, reset: 0x0000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                1/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=4 >
                        
                        <a class=fieldlink href="#USART2:PRESC:PRESCALER">
                        
                        <span class=doccol>
                        
                        PRESCALER</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="USART2-PRESC-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="USART2:PRESC:PRESCALER">
                    </a>
                    PRESCALER
                    <a class=headerlink href="#USART2:PRESC:PRESCALER">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-3:
                    
                    Clock prescaler
The USART input clock can be divided by a prescaler factor:
Remaining combinations: Reserved
Note: When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value is 1011 i.e. input clock divided by 256..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: input clock not divided<br><strong>0x1: B_0x1</strong>: input clock divided by 2<br><strong>0x2: B_0x2</strong>: input clock divided by 4<br><strong>0x3: B_0x3</strong>: input clock divided by 6<br><strong>0x4: B_0x4</strong>: input clock divided by 8<br><strong>0x5: B_0x5</strong>: input clock divided by 10<br><strong>0x6: B_0x6</strong>: input clock divided by 12<br><strong>0x7: B_0x7</strong>: input clock divided by 16<br><strong>0x8: B_0x8</strong>: input clock divided by 32<br><strong>0x9: B_0x9</strong>: input clock divided by 64<br><strong>0xA: B_0xA</strong>: input clock divided by 128<br><strong>0xB: B_0xB</strong>: input clock divided by 256<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="VREFBUF"></a>
        VREFBUF
        <a class=headerlink href="#VREFBUF">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40010030: System configuration controller</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 80.0%"></div>
      </div>
      <p>
        <em>
          4/5
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="VREFBUF-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="VREFBUF:VREFBUF_CSR"></a>
              VREFBUF_CSR
              <a class=headerlink href="#VREFBUF:VREFBUF_CSR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>VREFBUF control and status
          register</p>
            <p>Offset: 0x0, reset: 0x00000002, access: Unspecified</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 100.0%"></div>
            </div>
            <p>
              <em>
                4/4
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=12 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#VREFBUF:VREFBUF_CSR:VRR">
                        
                        <span class=doccol>
                        
                        VRR</span></a>
                        <br>
                        r
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#VREFBUF:VREFBUF_CSR:VRS">
                        
                        <span class=doccol>
                        
                        VRS</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#VREFBUF:VREFBUF_CSR:HIZ">
                        
                        <span class=doccol>
                        
                        HIZ</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#VREFBUF:VREFBUF_CSR:ENVR">
                        
                        <span class=doccol>
                        
                        ENVR</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="VREFBUF-VREFBUF_CSR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="VREFBUF:VREFBUF_CSR:ENVR">
                    </a>
                    ENVR
                    <a class=headerlink href="#VREFBUF:VREFBUF_CSR:ENVR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Voltage reference buffer mode enable
This bit is used to enable the voltage reference buffer mode..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Internal voltage reference mode disable (external voltage reference mode).<br><strong>0x1: B_0x1</strong>: Internal voltage reference mode (reference buffer enable or hold mode) enable.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="VREFBUF:VREFBUF_CSR:HIZ">
                    </a>
                    HIZ
                    <a class=headerlink href="#VREFBUF:VREFBUF_CSR:HIZ">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 1:
                    
                    High impedance mode
This bit controls the analog switch to connect or not the VREF+ pin.
Refer to  for the mode descriptions depending on ENVR bit configuration..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: VREF+ pin is internally connected to the voltage reference buffer output.<br><strong>0x1: B_0x1</strong>: VREF+ pin is high impedance.<br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="VREFBUF:VREFBUF_CSR:VRS">
                    </a>
                    VRS
                    <a class=headerlink href="#VREFBUF:VREFBUF_CSR:VRS">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 2:
                    
                    Voltage reference scale
This bit selects the value generated by the voltage reference buffer..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Voltage reference set to VREF_OUT1 (around 2.048 V). <br><strong>0x1: B_0x1</strong>: Voltage reference set to VREF_OUT2 (around 2.5 V). <br></p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="VREFBUF:VREFBUF_CSR:VRR">
                    </a>
                    VRR
                    <a class=headerlink href="#VREFBUF:VREFBUF_CSR:VRR">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 3:
                    
                    Voltage reference buffer ready.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: the voltage reference buffer output is not ready.<br><strong>0x1: B_0x1</strong>: the voltage reference buffer output reached the requested level.<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="VREFBUF:VREFBUF_CCR"></a>
              VREFBUF_CCR
              <a class=headerlink href="#VREFBUF:VREFBUF_CCR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>VREFBUF calibration control
          register</p>
            <p>Offset: 0x4, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=10 >
                        
                      </td>
                      
                      <td colspan=6 >
                        
                        <a class=fieldlink href="#VREFBUF:VREFBUF_CCR:TRIM">
                        
                        <span>
                        
                        TRIM</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="VREFBUF-VREFBUF_CCR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="VREFBUF:VREFBUF_CCR:TRIM">
                    </a>
                    TRIM
                    <a class=headerlink href="#VREFBUF:VREFBUF_CCR:TRIM">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-5:
                    
                    Trimming code
These bits are automatically initialized after reset with the trimming value stored in the Flash memory during the production test. Writing into these bits allows the tuning of the internal reference buffer voltage..</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
  <div class=row>
    <div class="col-sm-12 peripheral">
      <h3>
        <a name="WWDG"></a>
        WWDG
        <a class=headerlink href="#WWDG">
          <span class="glyphicon glyphicon-link"></span>
        </a>
      </h3>
      <p>0x40002C00: System window watchdog</p>
      <div class=progress>
        
        <div class="progress-bar progress-bar-success" style="width: 33.333333333333336%"></div>
      </div>
      <p>
        <em>
          2/6
          fields covered.
        </em>
        <a class=toggle-registers href=#>Toggle Registers</a>.
      </p>
      <div class="container registers" id="WWDG-registers">
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="WWDG:WWDG_CR"></a>
              WWDG_CR
              <a class=headerlink href="#WWDG:WWDG_CR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Control register</p>
            <p>Offset: 0x0, reset: 0x0000007F, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 50.0%"></div>
            </div>
            <p>
              <em>
                1/2
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=8 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#WWDG:WWDG_CR:WDGA">
                        
                        <span class=doccol>
                        
                        WDGA</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=7 >
                        
                        <a class=fieldlink href="#WWDG:WWDG_CR:T">
                        
                        <span>
                        
                        T</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="WWDG-WWDG_CR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="WWDG:WWDG_CR:T">
                    </a>
                    T
                    <a class=headerlink href="#WWDG:WWDG_CR:T">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-6:
                    
                    7-bit counter (MSB to LSB)
These bits contain the value of the watchdog counter, decremented every
(4096 x 2WDGTB[1:0]) PCLK cycles. A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared)..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="WWDG:WWDG_CR:WDGA">
                    </a>
                    WDGA
                    <a class=headerlink href="#WWDG:WWDG_CR:WDGA">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 7:
                    
                    Activation bit
This bit is set by software and only cleared by hardware after a reset. When WDGAÂ =Â 1, the watchdog can generate a reset..</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: Watchdog disabled<br><strong>0x1: B_0x1</strong>: Watchdog enabled<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="WWDG:WWDG_CFR"></a>
              WWDG_CFR
              <a class=headerlink href="#WWDG:WWDG_CFR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Configuration register</p>
            <p>Offset: 0x4, reset: 0x0000007F, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 33.333333333333336%"></div>
            </div>
            <p>
              <em>
                1/3
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=3 >
                        
                        <a class=fieldlink href="#WWDG:WWDG_CFR:WDGTB">
                        
                        <span class=doccol>
                        
                        WDGTB</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=1 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#WWDG:WWDG_CFR:EWI">
                        
                        <span>
                        
                        EWI</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                      <td colspan=2 >
                        
                      </td>
                      
                      <td colspan=7 >
                        
                        <a class=fieldlink href="#WWDG:WWDG_CFR:W">
                        
                        <span>
                        
                        W</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="WWDG-WWDG_CFR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="WWDG:WWDG_CFR:W">
                    </a>
                    W
                    <a class=headerlink href="#WWDG:WWDG_CFR:W">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 0-6:
                    
                    7-bit window value
These bits contain the window value to be compared with the down-counter..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="WWDG:WWDG_CFR:EWI">
                    </a>
                    EWI
                    <a class=headerlink href="#WWDG:WWDG_CFR:EWI">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 9:
                    
                    Early wakeup interrupt
When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is only cleared by hardware after a reset..</p>
                  
                </div>
              </div>
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="WWDG:WWDG_CFR:WDGTB">
                    </a>
                    WDGTB
                    <a class=headerlink href="#WWDG:WWDG_CFR:WDGTB">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bits 11-13:
                    
                    Timer base
The timebase of the prescaler can be modified as follows:.</p>
                  
                  <p>Allowed values:<br><strong>0x0: B_0x0</strong>: CK Counter Clock (PCLK div 4096) div 1<br><strong>0x1: B_0x1</strong>: CK Counter Clock (PCLK div 4096) div 2<br><strong>0x2: B_0x2</strong>: CK Counter Clock (PCLK div 4096) div 4<br><strong>0x3: B_0x3</strong>: CK Counter Clock (PCLK div 4096) div 8<br><strong>0x4: B_0x4</strong>: CK Counter Clock (PCLK div 4096) div 16<br><strong>0x5: B_0x5</strong>: CK Counter Clock (PCLK div 4096) div 32<br><strong>0x6: B_0x6</strong>: CK Counter Clock (PCLK div 4096) div 64<br><strong>0x7: B_0x7</strong>: CK Counter Clock (PCLK div 4096) div 128<br></p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
        <div class=row>
          <div class="col-sm-11 register">
            <h4>
              <a name="WWDG:WWDG_SR"></a>
              WWDG_SR
              <a class=headerlink href="#WWDG:WWDG_SR">
                <span class="glyphicon glyphicon-link"></span>
              </a>
            </h4>
            <p>Status register</p>
            <p>Offset: 0x8, reset: 0x00000000, access: read-write</p>
            <div class=progress>
              
              <div class="progress-bar progress-bar-success" style="width: 0.0%"></div>
            </div>
            <p>
              <em>
                0/1
                fields covered.
              </em>
            </p>
            <div class="container bitfield">
              <div class=row>
                <div class=col-sm-10>
                  <table class="table table-striped table-bordered bitfield">
                    
                    <tr>
                      
                      <th>31</th>
                      
                      <th>30</th>
                      
                      <th>29</th>
                      
                      <th>28</th>
                      
                      <th>27</th>
                      
                      <th>26</th>
                      
                      <th>25</th>
                      
                      <th>24</th>
                      
                      <th>23</th>
                      
                      <th>22</th>
                      
                      <th>21</th>
                      
                      <th>20</th>
                      
                      <th>19</th>
                      
                      <th>18</th>
                      
                      <th>17</th>
                      
                      <th>16</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=16 >
                        
                      </td>
                      
                    </tr>
                    
                    <tr>
                      
                      <th>15</th>
                      
                      <th>14</th>
                      
                      <th>13</th>
                      
                      <th>12</th>
                      
                      <th>11</th>
                      
                      <th>10</th>
                      
                      <th>9</th>
                      
                      <th>8</th>
                      
                      <th>7</th>
                      
                      <th>6</th>
                      
                      <th>5</th>
                      
                      <th>4</th>
                      
                      <th>3</th>
                      
                      <th>2</th>
                      
                      <th>1</th>
                      
                      <th>0</th>
                      
                    </tr>
                    <tr>
                      
                      <td colspan=15 >
                        
                      </td>
                      
                      <td colspan=1 >
                        
                        <a class=fieldlink href="#WWDG:WWDG_SR:EWIF">
                        
                        <span>
                        
                        EWIF</span></a>
                        <br>
                        rw
                        
                      </td>
                      
                    </tr>
                    
                  </table>
                  <a href=# class=toggle-fields>Toggle Fields</a>.
                </div>
              </div>
            </div>
            <div class="container fields" id="WWDG-WWDG_SR-fields">
              
              <div class=row>
                <div class=col-sm-10>
                  <h4>
                    <a name="WWDG:WWDG_SR:EWIF">
                    </a>
                    EWIF
                    <a class=headerlink href="#WWDG:WWDG_SR:EWIF">
                      <span class="glyphicon glyphicon-link"></span>
                    </a>
                  </h4>
                  <p>
                    
                      Bit 0:
                    
                    Early wakeup interrupt
              flag.</p>
                  
                </div>
              </div>
              
            </div>
          </div>
        </div>
        
      </div>
    </div>
  </div>
  
</div>

<script src="https://code.jquery.com/jquery-3.3.1.min.js" crossorigin="anonymous"></script>
<script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/js/bootstrap.min.js" integrity="sha384-Tc5IQib027qvyjSMfHjOMaLkfuWVxZxUPnCJA7l2mCWNIpG9mGCD8wGNIcPD7Txa" crossorigin="anonymous"></script>

<script>
  $('.toggle-registers').click(function(e) {
    $(this).parent().siblings(".registers").toggle();
    e.preventDefault();
  });
  $('#show-all-registers').click(function(e) {
    $('.registers').show();
    e.preventDefault();
  });
  $('#hide-all-registers').click(function(e) {
    $('.registers').hide();
    e.preventDefault();
  });
  $('.fieldlink').click(function(e) {
    $(this).parents(".container").first().siblings(".fields").show();
  });
  $('.toggle-fields').click(function(e) {
    $(this).parents(".container").first().siblings(".fields").toggle();
    e.preventDefault();
  });
  if(window.location.hash && window.location.hash.includes(":")) {
    var hash = window.location.hash;
    var parts = hash.substr(1).split(":");
    var peripheral = parts[0];
    var register = parts[1];
    $('#' + peripheral + '-registers').show(0, function() {
      if(parts.length == 3) {
        console.log("parts.length == 3");
        $('#' + peripheral + '-' + register + '-fields').show(0, function() {
          window.location.hash = hash;
        });
      } else {
        window.location.hash = hash;
      }
    });
  }
  $(function () {
    $('[data-toggle="popover"]').popover()
  })
</script>

</body>