Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jul 19 12:14:00 2025
| Host         : sk-linux-mint running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file single_cycle_core_timing_summary_routed.rpt -pb single_cycle_core_timing_summary_routed.pb -rpx single_cycle_core_timing_summary_routed.rpx -warn_on_violation
| Design       : single_cycle_core
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.415        0.000                      0                 1023        0.144        0.000                      0                 1023        4.500        0.000                       0                   538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.415        0.000                      0                 1023        0.144        0.000                      0                 1023        4.500        0.000                       0                   538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/pc_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.150ns (31.602%)  route 4.653ns (68.398%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.552    11.883    if_id_reg/SR[0]
    SLICE_X12Y15         FDRE                                         r  if_id_reg/pc_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444    14.785    if_id_reg/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  if_id_reg/pc_reg_reg[0]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.726    14.298    if_id_reg/pc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.150ns (31.602%)  route 4.653ns (68.398%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.552    11.883    if_id_reg/SR[0]
    SLICE_X12Y15         FDRE                                         r  if_id_reg/reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444    14.785    if_id_reg/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  if_id_reg/reg_reg[0]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.726    14.298    if_id_reg/reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.150ns (31.602%)  route 4.653ns (68.398%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.552    11.883    if_id_reg/SR[0]
    SLICE_X12Y15         FDRE                                         r  if_id_reg/reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444    14.785    if_id_reg/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  if_id_reg/reg_reg[10]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.726    14.298    if_id_reg/reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.150ns (31.602%)  route 4.653ns (68.398%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.552    11.883    if_id_reg/SR[0]
    SLICE_X12Y15         FDRE                                         r  if_id_reg/reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444    14.785    if_id_reg/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  if_id_reg/reg_reg[14]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.726    14.298    if_id_reg/reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.150ns (31.602%)  route 4.653ns (68.398%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.552    11.883    if_id_reg/SR[0]
    SLICE_X12Y15         FDRE                                         r  if_id_reg/reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.444    14.785    if_id_reg/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  if_id_reg/reg_reg[15]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_R)       -0.726    14.298    if_id_reg/reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.150ns (31.223%)  route 4.736ns (68.777%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.634    11.965    if_id_reg/SR[0]
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.442    14.783    if_id_reg/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[13]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.631    14.391    if_id_reg/reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.150ns (31.223%)  route 4.736ns (68.777%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.634    11.965    if_id_reg/SR[0]
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.442    14.783    if_id_reg/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.631    14.391    if_id_reg/reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.150ns (31.223%)  route 4.736ns (68.777%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.634    11.965    if_id_reg/SR[0]
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.442    14.783    if_id_reg/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.631    14.391    if_id_reg/reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.150ns (31.223%)  route 4.736ns (68.777%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.634    11.965    if_id_reg/SR[0]
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.442    14.783    if_id_reg/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[4]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.631    14.391    if_id_reg/reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg/reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 2.150ns (31.223%)  route 4.736ns (68.777%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.558     5.079    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           1.012     6.610    ex_mem_reg/var_write_reg_reg[2]_0[2]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.152     6.762 r  ex_mem_reg/plusOp_carry_i_10/O
                         net (fo=16, routed)          1.063     7.824    id_ex_reg/reg_1_out11_out
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.326     8.150 r  id_ex_reg/plusOp_carry__0_i_3/O
                         net (fo=3, routed)           0.991     9.141    id_ex_reg/var_read_data_1_reg[14]_0[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.265 r  id_ex_reg/eqOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.265    haz_unit/S[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.815 r  haz_unit/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.815    haz_unit/eqOp_carry_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.972 r  haz_unit/eqOp_carry__0/CO[1]
                         net (fo=8, routed)           1.036    11.008    id_ex_reg/CO[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.323    11.331 r  id_ex_reg/pc_reg[3]_i_1/O
                         net (fo=16, routed)          0.634    11.965    if_id_reg/SR[0]
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.442    14.783    if_id_reg/clk_IBUF_BUFG
    SLICE_X13Y17         FDRE                                         r  if_id_reg/reg_reg[6]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDRE (Setup_fdre_C_R)       -0.631    14.391    if_id_reg/reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  2.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/var_read_data_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.834%)  route 0.092ns (33.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.558     1.441    reg_file/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  reg_file/mem_process.var_regfile_reg[5][9]/Q
                         net (fo=2, routed)           0.092     1.674    reg_file/mem_process.var_regfile_reg[5][9]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.719 r  reg_file/var_read_data_1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.719    id_ex_reg/var_read_data_1_reg[15]_0[9]
    SLICE_X12Y19         FDRE                                         r  id_ex_reg/var_read_data_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.826     1.953    id_ex_reg/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  id_ex_reg/var_read_data_1_reg[9]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.121     1.575    id_ex_reg/var_read_data_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reg_file/mem_process.var_regfile_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/var_read_data_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.640%)  route 0.121ns (39.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.558     1.441    reg_file/clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  reg_file/mem_process.var_regfile_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  reg_file/mem_process.var_regfile_reg[1][4]/Q
                         net (fo=2, routed)           0.121     1.703    reg_file/mem_process.var_regfile_reg[1][4]
    SLICE_X10Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.748 r  reg_file/var_read_data_1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.748    id_ex_reg/var_read_data_1_reg[15]_0[4]
    SLICE_X10Y19         FDRE                                         r  id_ex_reg/var_read_data_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.826     1.953    id_ex_reg/clk_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  id_ex_reg/var_read_data_1_reg[4]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.121     1.596    id_ex_reg/var_read_data_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/var_read_data_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.561     1.444    reg_file/clk_IBUF_BUFG
    SLICE_X8Y16          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164     1.608 r  reg_file/mem_process.var_regfile_reg[5][1]/Q
                         net (fo=2, routed)           0.060     1.668    reg_file/mem_process.var_regfile_reg[5][1]
    SLICE_X9Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.713 r  reg_file/var_read_data_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.713    id_ex_reg/var_read_data_1_reg[15]_0[1]
    SLICE_X9Y16          FDRE                                         r  id_ex_reg/var_read_data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.829     1.956    id_ex_reg/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  id_ex_reg/var_read_data_1_reg[1]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.092     1.549    id_ex_reg/var_read_data_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 reg_file/mem_process.var_regfile_reg[1][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/var_read_data_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.439    reg_file/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  reg_file/mem_process.var_regfile_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  reg_file/mem_process.var_regfile_reg[1][12]/Q
                         net (fo=2, routed)           0.063     1.666    reg_file/mem_process.var_regfile_reg[1][12]
    SLICE_X11Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.711 r  reg_file/var_read_data_1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.711    id_ex_reg/var_read_data_1_reg[15]_0[12]
    SLICE_X11Y21         FDRE                                         r  id_ex_reg/var_read_data_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.824     1.951    id_ex_reg/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  id_ex_reg/var_read_data_1_reg[12]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.092     1.544    id_ex_reg/var_read_data_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 if_id_reg/pc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg/var_pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    if_id_reg/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  if_id_reg/pc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  if_id_reg/pc_reg_reg[1]/Q
                         net (fo=1, routed)           0.112     1.698    id_ex_reg/var_pc_reg[3]_0[1]
    SLICE_X13Y16         FDRE                                         r  id_ex_reg/var_pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.829     1.956    id_ex_reg/clk_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  id_ex_reg/var_pc_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.071     1.529    id_ex_reg/var_pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ex_mem_reg/var_write_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_wb_reg/var_write_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.164ns (70.255%)  route 0.069ns (29.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.559     1.442    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  ex_mem_reg/var_write_reg_reg[2]/Q
                         net (fo=3, routed)           0.069     1.676    mem_wb_reg/var_write_reg_reg[2]_0[2]
    SLICE_X12Y18         FDRE                                         r  mem_wb_reg/var_write_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.827     1.954    mem_wb_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  mem_wb_reg/var_write_reg_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.064     1.506    mem_wb_reg/var_write_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ex_mem_reg/var_read_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/mem_process.var_data_mem_reg[7][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.601%)  route 0.117ns (45.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.583     1.466    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  ex_mem_reg/var_read_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ex_mem_reg/var_read_data_reg[13]/Q
                         net (fo=16, routed)          0.117     1.724    data_mem/mem_process.var_data_mem_reg[0][15]_0[13]
    SLICE_X4Y23          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.849     1.976    data_mem/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[7][13]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.070     1.547    data_mem/mem_process.var_data_mem_reg[7][13]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ex_mem_reg/var_read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/mem_process.var_data_mem_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.142%)  route 0.146ns (50.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.584     1.467    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  ex_mem_reg/var_read_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  ex_mem_reg/var_read_data_reg[15]/Q
                         net (fo=16, routed)          0.146     1.754    data_mem/mem_process.var_data_mem_reg[0][15]_0[15]
    SLICE_X3Y20          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.855     1.982    data_mem/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[1][15]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.071     1.575    data_mem/mem_process.var_data_mem_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ex_mem_reg/var_write_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_wb_reg/var_write_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.559     1.442    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  ex_mem_reg/var_write_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  ex_mem_reg/var_write_reg_reg[1]/Q
                         net (fo=3, routed)           0.068     1.674    mem_wb_reg/var_write_reg_reg[2]_0[1]
    SLICE_X12Y18         FDRE                                         r  mem_wb_reg/var_write_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.827     1.954    mem_wb_reg/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  mem_wb_reg/var_write_reg_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.053     1.495    mem_wb_reg/var_write_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ex_mem_reg/var_read_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/mem_process.var_data_mem_reg[5][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.739%)  route 0.132ns (48.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.583     1.466    ex_mem_reg/clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  ex_mem_reg/var_read_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ex_mem_reg/var_read_data_reg[12]/Q
                         net (fo=16, routed)          0.132     1.739    data_mem/mem_process.var_data_mem_reg[0][15]_0[12]
    SLICE_X5Y21          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.852     1.979    data_mem/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[5][12]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y21          FDCE (Hold_fdce_C_D)         0.070     1.550    data_mem/mem_process.var_data_mem_reg[5][12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    data_mem/mem_process.var_data_mem_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    data_mem/mem_process.var_data_mem_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    data_mem/mem_process.var_data_mem_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    data_mem/mem_process.var_data_mem_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    data_mem/mem_process.var_data_mem_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    data_mem/mem_process.var_data_mem_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    data_mem/mem_process.var_data_mem_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    data_mem/mem_process.var_data_mem_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    data_mem/mem_process.var_data_mem_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_register/reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.172ns  (logic 4.039ns (44.041%)  route 5.133ns (55.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.551     5.072    display_register/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  display_register/reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  display_register/reg_reg[15]/Q
                         net (fo=1, routed)           5.133    10.723    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.244 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.244    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.791ns  (logic 4.025ns (45.792%)  route 4.765ns (54.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.551     5.072    display_register/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  display_register/reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  display_register/reg_reg[13]/Q
                         net (fo=1, routed)           4.765    10.356    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.863 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.863    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 4.036ns (46.731%)  route 4.601ns (53.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.551     5.072    display_register/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  display_register/reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  display_register/reg_reg[12]/Q
                         net (fo=1, routed)           4.601    10.191    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.709 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.709    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 4.033ns (49.144%)  route 4.174ns (50.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.551     5.072    display_register/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  display_register/reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  display_register/reg_reg[14]/Q
                         net (fo=1, routed)           4.174     9.764    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.280 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.280    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 4.043ns (52.687%)  route 3.631ns (47.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.551     5.072    display_register/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  display_register/reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  display_register/reg_reg[10]/Q
                         net (fo=1, routed)           3.631     9.221    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.747 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.747    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.609ns  (logic 4.022ns (52.855%)  route 3.587ns (47.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.551     5.072    display_register/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  display_register/reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     5.590 r  display_register/reg_reg[11]/Q
                         net (fo=1, routed)           3.587     9.177    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.681 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.681    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 4.026ns (53.688%)  route 3.473ns (46.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.551     5.072    display_register/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  display_register/reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  display_register/reg_reg[9]/Q
                         net (fo=1, routed)           3.473     9.063    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.572 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.572    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.986ns (61.207%)  route 2.526ns (38.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.627     5.148    display_register/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  display_register/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  display_register/reg_reg[1]/Q
                         net (fo=1, routed)           2.526     8.130    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.660 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.660    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 4.022ns (62.572%)  route 2.406ns (37.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.555     5.076    display_register/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  display_register/reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  display_register/reg_reg[8]/Q
                         net (fo=1, routed)           2.406     8.000    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.504 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.504    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.372ns  (logic 4.019ns (63.070%)  route 2.353ns (36.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.562     5.083    display_register/clk_IBUF_BUFG
    SLICE_X8Y15          FDCE                                         r  display_register/reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518     5.601 r  display_register/reg_reg[7]/Q
                         net (fo=1, routed)           2.353     7.954    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.455 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.455    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_register/reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.351ns (76.907%)  route 0.406ns (23.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.588     1.471    display_register/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  display_register/reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  display_register/reg_reg[3]/Q
                         net (fo=1, routed)           0.406     2.018    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.228 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.228    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.351ns (76.029%)  route 0.426ns (23.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.588     1.471    display_register/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  display_register/reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  display_register/reg_reg[4]/Q
                         net (fo=1, routed)           0.426     2.038    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.248 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.248    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.366ns (74.155%)  route 0.476ns (25.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.439    display_register/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  display_register/reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  display_register/reg_reg[2]/Q
                         net (fo=1, routed)           0.476     2.079    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.281 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.281    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.347ns (72.427%)  route 0.513ns (27.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.588     1.471    display_register/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  display_register/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  display_register/reg_reg[0]/Q
                         net (fo=1, routed)           0.513     2.125    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.331 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.331    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.380ns (69.448%)  route 0.607ns (30.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    display_register/clk_IBUF_BUFG
    SLICE_X8Y15          FDCE                                         r  display_register/reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  display_register/reg_reg[5]/Q
                         net (fo=1, routed)           0.607     2.216    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.432 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.432    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.371ns (67.392%)  route 0.664ns (32.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    display_register/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  display_register/reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  display_register/reg_reg[6]/Q
                         net (fo=1, routed)           0.664     2.273    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.480 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.480    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.366ns (67.020%)  route 0.672ns (32.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    display_register/clk_IBUF_BUFG
    SLICE_X8Y15          FDCE                                         r  display_register/reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  display_register/reg_reg[7]/Q
                         net (fo=1, routed)           0.672     2.281    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.483 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.483    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.369ns (66.400%)  route 0.693ns (33.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.556     1.439    display_register/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  display_register/reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  display_register/reg_reg[8]/Q
                         net (fo=1, routed)           0.693     2.296    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.501 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.501    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.372ns (66.175%)  route 0.701ns (33.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.588     1.471    display_register/clk_IBUF_BUFG
    SLICE_X7Y16          FDCE                                         r  display_register/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  display_register/reg_reg[1]/Q
                         net (fo=1, routed)           0.701     2.313    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.544 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.544    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_register/reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.373ns (52.913%)  route 1.222ns (47.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.554     1.437    display_register/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  display_register/reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  display_register/reg_reg[9]/Q
                         net (fo=1, routed)           1.222     2.823    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.033 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.033    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           500 Endpoints
Min Delay           500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[3][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.114ns  (logic 1.580ns (22.211%)  route 5.534ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.921     5.377    mem_wb_reg/sw_IBUF[15]
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.501 r  mem_wb_reg/mem_process.var_regfile[1][15]_i_2/O
                         net (fo=7, routed)           1.614     7.114    reg_file/D[15]
    SLICE_X14Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439     4.780    reg_file/clk_IBUF_BUFG
    SLICE_X14Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[3][15]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[7][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.829ns  (logic 1.580ns (23.138%)  route 5.249ns (76.862%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.921     5.377    mem_wb_reg/sw_IBUF[15]
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.501 r  mem_wb_reg/mem_process.var_regfile[1][15]_i_2/O
                         net (fo=7, routed)           1.329     6.829    reg_file/D[15]
    SLICE_X8Y20          FDCE                                         r  reg_file/mem_process.var_regfile_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439     4.780    reg_file/clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  reg_file/mem_process.var_regfile_reg[7][15]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.825ns  (logic 1.580ns (23.152%)  route 5.245ns (76.848%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.921     5.377    mem_wb_reg/sw_IBUF[15]
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.501 r  mem_wb_reg/mem_process.var_regfile[1][15]_i_2/O
                         net (fo=7, routed)           1.325     6.825    reg_file/D[15]
    SLICE_X13Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439     4.780    reg_file/clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[2][15]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[4][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.580ns (23.169%)  route 5.240ns (76.831%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.921     5.377    mem_wb_reg/sw_IBUF[15]
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.501 r  mem_wb_reg/mem_process.var_regfile[1][15]_i_2/O
                         net (fo=7, routed)           1.319     6.820    reg_file/D[15]
    SLICE_X8Y19          FDCE                                         r  reg_file/mem_process.var_regfile_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439     4.780    reg_file/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  reg_file/mem_process.var_regfile_reg[4][15]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[6][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.682ns  (logic 1.580ns (23.648%)  route 5.102ns (76.352%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.921     5.377    mem_wb_reg/sw_IBUF[15]
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.501 r  mem_wb_reg/mem_process.var_regfile[1][15]_i_2/O
                         net (fo=7, routed)           1.181     6.682    reg_file/D[15]
    SLICE_X11Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.440     4.781    reg_file/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[6][15]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[3][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.582ns (23.981%)  route 5.014ns (76.019%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           3.765     5.223    mem_wb_reg/sw_IBUF[10]
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.347 r  mem_wb_reg/mem_process.var_regfile[1][10]_i_1/O
                         net (fo=7, routed)           1.249     6.596    reg_file/D[10]
    SLICE_X14Y19         FDCE                                         r  reg_file/mem_process.var_regfile_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439     4.780    reg_file/clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  reg_file/mem_process.var_regfile_reg[3][10]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[3][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.424ns  (logic 1.588ns (24.716%)  route 4.836ns (75.284%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           3.741     5.205    mem_wb_reg/sw_IBUF[11]
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.329 r  mem_wb_reg/mem_process.var_regfile[1][11]_i_1/O
                         net (fo=7, routed)           1.095     6.424    reg_file/D[11]
    SLICE_X13Y21         FDCE                                         r  reg_file/mem_process.var_regfile_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.438     4.779    reg_file/clk_IBUF_BUFG
    SLICE_X13Y21         FDCE                                         r  reg_file/mem_process.var_regfile_reg[3][11]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[2][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.415ns  (logic 1.582ns (24.658%)  route 4.833ns (75.342%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           3.765     5.223    mem_wb_reg/sw_IBUF[10]
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.347 r  mem_wb_reg/mem_process.var_regfile[1][10]_i_1/O
                         net (fo=7, routed)           1.068     6.415    reg_file/D[10]
    SLICE_X13Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439     4.780    reg_file/clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[2][10]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[2][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.588ns (24.874%)  route 4.795ns (75.126%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           3.741     5.205    mem_wb_reg/sw_IBUF[11]
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.329 r  mem_wb_reg/mem_process.var_regfile[1][11]_i_1/O
                         net (fo=7, routed)           1.054     6.383    reg_file/D[11]
    SLICE_X13Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439     4.780    reg_file/clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  reg_file/mem_process.var_regfile_reg[2][11]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            reg_file/mem_process.var_regfile_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.382ns  (logic 1.580ns (24.759%)  route 4.802ns (75.241%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.921     5.377    mem_wb_reg/sw_IBUF[15]
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124     5.501 r  mem_wb_reg/mem_process.var_regfile[1][15]_i_2/O
                         net (fo=7, routed)           0.881     6.382    reg_file/D[15]
    SLICE_X10Y21         FDCE                                         r  reg_file/mem_process.var_regfile_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.439     4.780    reg_file/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  reg_file/mem_process.var_regfile_reg[1][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[5][10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.219ns (35.168%)  route 0.404ns (64.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.404     0.624    data_mem/AR[0]
    SLICE_X1Y17          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[5][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.858     1.985    data_mem/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[5][10]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[5][14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.219ns (35.168%)  route 0.404ns (64.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.404     0.624    data_mem/AR[0]
    SLICE_X1Y17          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[5][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.858     1.985    data_mem/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[5][14]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[5][15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.219ns (35.168%)  route 0.404ns (64.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.404     0.624    data_mem/AR[0]
    SLICE_X1Y17          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[5][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.858     1.985    data_mem/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[5][15]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[5][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.219ns (35.168%)  route 0.404ns (64.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.404     0.624    data_mem/AR[0]
    SLICE_X1Y17          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.858     1.985    data_mem/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[5][4]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[5][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.219ns (35.168%)  route 0.404ns (64.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.404     0.624    data_mem/AR[0]
    SLICE_X1Y17          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.858     1.985    data_mem/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[5][9]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[15][10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.219ns (34.924%)  route 0.409ns (65.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.409     0.628    data_mem/AR[0]
    SLICE_X0Y17          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[15][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.858     1.985    data_mem/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[15][10]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[15][12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.219ns (34.924%)  route 0.409ns (65.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.409     0.628    data_mem/AR[0]
    SLICE_X0Y17          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[15][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.858     1.985    data_mem/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[15][12]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[15][14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.219ns (34.924%)  route 0.409ns (65.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.409     0.628    data_mem/AR[0]
    SLICE_X0Y17          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[15][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.858     1.985    data_mem/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[15][14]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[15][15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.219ns (34.924%)  route 0.409ns (65.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.409     0.628    data_mem/AR[0]
    SLICE_X0Y17          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[15][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.858     1.985    data_mem/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[15][15]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            data_mem/mem_process.var_data_mem_reg[13][15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.219ns (33.375%)  route 0.438ns (66.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=388, routed)         0.438     0.657    data_mem/AR[0]
    SLICE_X0Y16          FDCE                                         f  data_mem/mem_process.var_data_mem_reg[13][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.859     1.986    data_mem/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  data_mem/mem_process.var_data_mem_reg[13][15]/C





