#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Feb 27 23:10:33 2017
# Process ID: 2760
# Current directory: C:/Users/jon/ECE532/video_in_ip/test/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9156 C:\Users\jon\ECE532\video_in_ip\test\project_1\project_1.xpr
# Log file: C:/Users/jon/ECE532/video_in_ip/test/project_1/vivado.log
# Journal file: C:/Users/jon/ECE532/video_in_ip/test/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 774.793 ; gain = 151.090
update_compile_order -fileset sources_1
remove_files C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:15:37 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 774.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 774.793 ; gain = 0.000
run 20 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000 us
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:28:06 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 794.406 ; gain = 0.000
run 2000 us
run 2000 us
run 20 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 794.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:31:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 799.563 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:32:40 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 799.563 ; gain = 0.000
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:35:20 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 825.180 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:36:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 825.180 ; gain = 0.000
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:37:41 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 825.180 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:39:03 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 825.180 ; gain = 0.000
run 200 us
open_project C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 839.836 ; gain = 14.656
update_compile_order -fileset sources_1
current_project project_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0'.
report_ip_status -name ip_status
current_project edit_video_in_ip_v1_0
current_project project_1
export_ip_user_files -of_objects [get_ips  video_in_ip_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:video_in_ip:1.0 [get_ips  video_in_ip_0] -log ip_upgrade.log
Upgrading 'video_in_ip_0'
INFO: [IP_Flow 19-1972] Upgraded video_in_ip_0 from video_in_ip 1.0 to video_in_ip 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'video_in_ip_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jon/ECE532/video_in_ip/test/project_1/ip_upgrade.log'.
generate_target all [get_files  C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/video_in_ip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'video_in_ip_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'video_in_ip_0'...
export_ip_user_files -of_objects [get_files C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/video_in_ip_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/video_in_ip_0.xci] -directory C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:41:25 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 860.738 ; gain = 0.000
run 200 us
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
current_project edit_video_in_ip_v1_0
current_project project_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0'.
report_ip_status -name ip_status
current_project edit_video_in_ip_v1_0
current_project project_1
export_ip_user_files -of_objects [get_ips  video_in_ip_0] -no_script -reset -quiet
upgrade_ip -vlnv user:user:video_in_ip:1.0 [get_ips  video_in_ip_0] -log ip_upgrade.log
Upgrading 'video_in_ip_0'
INFO: [IP_Flow 19-1972] Upgraded video_in_ip_0 from video_in_ip 1.0 to video_in_ip 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'video_in_ip_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jon/ECE532/video_in_ip/test/project_1/ip_upgrade.log'.
generate_target all [get_files  C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/video_in_ip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'video_in_ip_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'video_in_ip_0'...
export_ip_user_files -of_objects [get_files C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/video_in_ip_0.xci] -no_script -force -quiet
export_simulation -of_objects [get_files C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/video_in_ip_0.xci] -directory C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:49:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 903.340 ; gain = 0.000
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:55:15 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 903.340 ; gain = 0.000
run 200 us
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 27 23:57:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 903.340 ; gain = 0.000
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
current_project edit_video_in_ip_v1_0
current_project project_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 00:10:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 920.988 ; gain = 0.000
run 200 us
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 00:14:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 920.988 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 00:15:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 920.988 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 00:20:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 920.988 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 00:21:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 920.988 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 00:22:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 920.988 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 00:24:08 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 920.988 ; gain = 0.000
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto be8dad546a0b4eeaaff9e89a523b44ee --debug typical --relax --mt 2 -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.video_in_ip_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 00:28:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /tb/DUT/inst/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 920.988 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 974.070 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'video_in_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.sim/sim_1/behav'
"xvlog -m64 --relax -prj video_in_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj video_in_ip_v1_0_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.ip_user_files/ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c483d99e1608417d94bd0e54eb9bae8d --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot video_in_ip_v1_0_behav xil_defaultlib.video_in_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 25 for port dout [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/ov7670_top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_ce [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/hdl/video_in_ip_v1_0.v:88]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port vid_io_in_reset [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/hdl/video_in_ip_v1_0.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aclken [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/hdl/video_in_ip_v1_0.v:98]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port axis_enable [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/hdl/video_in_ip_v1_0.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/capture.v" Line 1. Module capture doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.capture
Compiling module xil_defaultlib.I2C_OV7670_RGB565_VGA_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.ov7670_top
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module xil_defaultlib.v_vid_in_axi4s_0
Compiling module xil_defaultlib.video_in_ip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_in_ip_v1_0_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.sim/sim_1/behav/xsim.dir/video_in_ip_v1_0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 00:32:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_in_ip_v1_0_behav -key {Behavioral:sim_1:Functional:video_in_ip_v1_0} -tclbatch {video_in_ip_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source video_in_ip_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /video_in_ip_v1_0/vid_in_to_axi4s/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.ip_user_files/ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_in_ip_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 974.070 ; gain = 0.000
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 00:33:01 2017...
