v 20121123 2
C 40000 40000 0 0 0 title-A1.sym
B 48700 47400 7500 6900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 50000 47200 50000 47400 1 0 0
{
T 50000 47200 5 10 0 0 180 0 1
pintype=unknown
T 50000 47455 5 10 1 1 90 0 1
pinlabel=VIN1
T 49950 47305 5 10 1 1 90 6 1
pinnumber=1
T 50000 47200 5 10 0 0 180 0 1
pinseq=0
}
P 50300 47200 50300 47400 1 0 0
{
T 50300 47200 5 10 0 0 180 0 1
pintype=unknown
T 50300 47455 5 10 1 1 90 0 1
pinlabel=VIN1
T 50250 47305 5 10 1 1 90 6 1
pinnumber=2
T 50300 47200 5 10 0 0 180 0 1
pinseq=0
}
P 50600 47200 50600 47400 1 0 0
{
T 50600 47200 5 10 0 0 180 0 1
pintype=unknown
T 50600 47455 5 10 1 1 90 0 1
pinlabel=VIN1
T 50550 47305 5 10 1 1 90 6 1
pinnumber=3
T 50600 47200 5 10 0 0 180 0 1
pinseq=0
}
P 50900 47200 50900 47400 1 0 0
{
T 50900 47200 5 10 0 0 180 0 1
pintype=unknown
T 50900 47200 5 10 0 0 180 0 1
pinseq=0
T 50900 47455 5 10 1 1 90 0 1
pinlabel=VCC
T 50850 47305 5 10 1 1 90 6 1
pinnumber=4
}
P 51200 47200 51200 47400 1 0 0
{
T 51200 47200 5 10 0 0 180 0 1
pintype=unknown
T 51200 47200 5 10 0 0 180 0 1
pinseq=0
T 51200 47455 5 10 1 1 90 0 1
pinlabel=VCC
T 51150 47305 5 10 1 1 90 6 1
pinnumber=5
}
P 51500 47200 51500 47400 1 0 0
{
T 51500 47200 5 10 0 0 180 0 1
pintype=unknown
T 51500 47200 5 10 0 0 180 0 1
pinseq=0
T 51500 47455 5 10 1 1 90 0 1
pinlabel=VCC
T 51450 47305 5 10 1 1 90 6 1
pinnumber=6
}
P 52700 47200 52700 47400 1 0 0
{
T 52700 47200 5 10 0 0 180 0 1
pintype=unknown
T 52700 47455 5 10 1 1 90 0 1
pinlabel=OUT_DIFF_5_N
T 52650 47305 5 10 1 1 90 6 1
pinnumber=7
T 52700 47200 5 10 0 0 180 0 1
pinseq=0
}
P 53000 47200 53000 47400 1 0 0
{
T 53000 47200 5 10 0 0 180 0 1
pintype=unknown
T 53000 47455 5 10 1 1 90 0 1
pinlabel=OUT_DIFF_5_P
T 52950 47305 5 10 1 1 90 6 1
pinnumber=8
T 53000 47200 5 10 0 0 180 0 1
pinseq=0
}
P 53300 47200 53300 47400 1 0 0
{
T 53300 47200 5 10 0 0 180 0 1
pintype=unknown
T 53300 47200 5 10 0 0 180 0 1
pinseq=0
T 53300 47455 5 10 1 1 90 0 1
pinlabel=GND
T 53250 47305 5 10 1 1 90 6 1
pinnumber=9
}
P 54100 47200 54100 47400 1 0 0
{
T 54100 47200 5 10 0 0 180 0 1
pintype=unknown
T 54100 47455 5 10 1 1 90 0 1
pinlabel=OUT_DIFF_6_N
T 54050 47305 5 10 1 1 90 6 1
pinnumber=10
T 54100 47200 5 10 0 0 180 0 1
pinseq=0
}
P 54400 47200 54400 47400 1 0 0
{
T 54400 47200 5 10 0 0 180 0 1
pintype=unknown
T 54400 47455 5 10 1 1 90 0 1
pinlabel=OUT_DIFF_6_P
T 54350 47305 5 10 1 1 90 6 1
pinnumber=11
T 54400 47200 5 10 0 0 180 0 1
pinseq=0
}
P 54700 47200 54700 47400 1 0 0
{
T 54700 47200 5 10 0 0 180 0 1
pintype=unknown
T 54700 47200 5 10 0 0 180 0 1
pinseq=0
T 54700 47455 5 10 1 1 90 0 1
pinlabel=GND
T 54650 47305 5 10 1 1 90 6 1
pinnumber=12
}
P 55000 47200 55000 47400 1 0 0
{
T 55000 47200 5 10 0 0 180 0 1
pintype=unknown
T 55000 47200 5 10 0 0 180 0 1
pinseq=0
T 55000 47455 5 10 1 1 90 0 1
pinlabel=GND
T 54950 47305 5 10 1 1 90 6 1
pinnumber=13
}
P 55300 47200 55300 47400 1 0 0
{
T 55300 47200 5 10 0 0 180 0 1
pintype=unknown
T 55300 47200 5 10 0 0 180 0 1
pinseq=0
T 55300 47455 5 10 1 1 90 0 1
pinlabel=N2V5
T 55250 47305 5 10 1 1 90 6 1
pinnumber=14
}
P 55600 47200 55600 47400 1 0 0
{
T 55600 47200 5 10 0 0 180 0 1
pintype=unknown
T 55600 47200 5 10 0 0 180 0 1
pinseq=0
T 55600 47455 5 10 1 1 90 0 1
pinlabel=N2V5
T 55550 47305 5 10 1 1 90 6 1
pinnumber=15
}
P 55900 47200 55900 47400 1 0 0
{
T 55900 47200 5 10 0 0 180 0 1
pintype=unknown
T 55900 47200 5 10 0 0 180 0 1
pinseq=0
T 55900 47455 5 10 1 1 90 0 1
pinlabel=N2V5
T 55850 47305 5 10 1 1 90 6 1
pinnumber=16
}
P 56400 48200 56200 48200 1 0 0
{
T 56400 48200 5 10 0 0 270 0 1
pintype=unknown
T 56400 48200 5 10 0 0 270 0 1
pinseq=0
T 56145 48195 5 10 1 1 0 6 1
pinlabel=CDONE
T 56295 48245 5 10 1 1 0 0 1
pinnumber=17
}
P 56400 48500 56200 48500 1 0 0
{
T 56400 48500 5 10 0 0 270 0 1
pintype=unknown
T 56400 48500 5 10 0 0 270 0 1
pinseq=0
T 56145 48495 5 10 1 1 0 6 1
pinlabel=SPI_SI
T 56295 48545 5 10 1 1 0 0 1
pinnumber=18
}
P 56400 48800 56200 48800 1 0 0
{
T 56400 48800 5 10 0 0 270 0 1
pintype=unknown
T 56400 48800 5 10 0 0 270 0 1
pinseq=0
T 56145 48795 5 10 1 1 0 6 1
pinlabel=SPI_SO
T 56295 48845 5 10 1 1 0 0 1
pinnumber=19
}
P 56400 49100 56200 49100 1 0 0
{
T 56400 49100 5 10 0 0 270 0 1
pintype=unknown
T 56400 49100 5 10 0 0 270 0 1
pinseq=0
T 56145 49095 5 10 1 1 0 6 1
pinlabel=CRESET_B
T 56295 49145 5 10 1 1 0 0 1
pinnumber=20
}
P 56400 49400 56200 49400 1 0 0
{
T 56400 49400 5 10 0 0 270 0 1
pintype=unknown
T 56400 49400 5 10 0 0 270 0 1
pinseq=0
T 56145 49395 5 10 1 1 0 6 1
pinlabel=SPI_SS_B
T 56295 49445 5 10 1 1 0 0 1
pinnumber=21
}
P 56400 49700 56200 49700 1 0 0
{
T 56400 49700 5 10 0 0 270 0 1
pintype=unknown
T 56400 49700 5 10 0 0 270 0 1
pinseq=0
T 56145 49695 5 10 1 1 0 6 1
pinlabel=SPI_SCK
T 56295 49745 5 10 1 1 0 0 1
pinnumber=22
}
P 49000 54500 49000 54300 1 0 0
{
T 49000 54500 5 10 0 0 0 0 1
pintype=unknown
T 49000 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_3_N
T 48950 54395 5 10 1 1 90 0 1
pinnumber=44
T 49000 54500 5 10 0 0 0 0 1
pinseq=0
}
P 49300 54500 49300 54300 1 0 0
{
T 49300 54500 5 10 0 0 0 0 1
pintype=unknown
T 49300 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_3_P
T 49250 54395 5 10 1 1 90 0 1
pinnumber=43
T 49300 54500 5 10 0 0 0 0 1
pinseq=0
}
P 49600 54500 49600 54300 1 0 0
{
T 49600 54500 5 10 0 0 0 0 1
pintype=unknown
T 49600 54500 5 10 0 0 0 0 1
pinseq=0
T 49600 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_4_N
T 49550 54395 5 10 1 1 90 0 1
pinnumber=42
}
P 49900 54500 49900 54300 1 0 0
{
T 49900 54500 5 10 0 0 0 0 1
pintype=unknown
T 49900 54500 5 10 0 0 0 0 1
pinseq=0
T 49900 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_4_P
T 49850 54395 5 10 1 1 90 0 1
pinnumber=41
}
P 50200 54500 50200 54300 1 0 0
{
T 50200 54500 5 10 0 0 0 0 1
pintype=unknown
T 50200 54500 5 10 0 0 0 0 1
pinseq=0
T 50200 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_2_P
T 50150 54395 5 10 1 1 90 0 1
pinnumber=40
}
P 50500 54500 50500 54300 1 0 0
{
T 50500 54500 5 10 0 0 0 0 1
pintype=unknown
T 50500 54500 5 10 0 0 0 0 1
pinseq=0
T 50500 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_2_N
T 50450 54395 5 10 1 1 90 0 1
pinnumber=39
}
P 50800 54500 50800 54300 1 0 0
{
T 50800 54500 5 10 0 0 0 0 1
pintype=unknown
T 50800 54500 5 10 0 0 0 0 1
pinseq=0
T 50800 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_1_P
T 50750 54395 5 10 1 1 90 0 1
pinnumber=38
}
P 51100 54500 51100 54300 1 0 0
{
T 51100 54500 5 10 0 0 0 0 1
pintype=unknown
T 51100 54500 5 10 0 0 0 0 1
pinseq=0
T 51100 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_1_N
T 51050 54395 5 10 1 1 90 0 1
pinnumber=37
}
P 51700 54500 51700 54300 1 0 0
{
T 51700 54500 5 10 0 0 0 0 1
pintype=unknown
T 51700 54500 5 10 0 0 0 0 1
pinseq=0
T 51700 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_5_N
T 51650 54395 5 10 1 1 90 0 1
pinnumber=35
}
P 51400 54500 51400 54300 1 0 0
{
T 51400 54500 5 10 0 0 0 0 1
pintype=unknown
T 51400 54500 5 10 0 0 0 0 1
pinseq=0
T 51400 54245 5 10 1 1 90 6 1
pinlabel=IN_DIFF_5_P
T 51350 54395 5 10 1 1 90 0 1
pinnumber=36
}
P 52300 54500 52300 54300 1 0 0
{
T 52300 54500 5 10 0 0 0 0 1
pintype=unknown
T 52300 54500 5 10 0 0 0 0 1
pinseq=0
T 52300 54245 5 10 1 1 90 6 1
pinlabel=OUT_DIFF_1_N
T 52250 54395 5 10 1 1 90 0 1
pinnumber=33
}
P 52000 54500 52000 54300 1 0 0
{
T 52000 54500 5 10 0 0 0 0 1
pintype=unknown
T 52000 54500 5 10 0 0 0 0 1
pinseq=0
T 52000 54245 5 10 1 1 90 6 1
pinlabel=OUT_DIFF_1_P
T 51950 54395 5 10 1 1 90 0 1
pinnumber=34
}
P 53100 54500 53100 54300 1 0 0
{
T 53100 54500 5 10 0 0 0 0 1
pintype=unknown
T 53100 54500 5 10 0 0 0 0 1
pinseq=0
T 53100 54245 5 10 1 1 90 6 1
pinlabel=OUT_DIFF_2_P
T 53050 54395 5 10 1 1 90 0 1
pinnumber=31
}
P 52800 54500 52800 54300 1 0 0
{
T 52800 54500 5 10 0 0 0 0 1
pintype=unknown
T 52800 54500 5 10 0 0 0 0 1
pinseq=0
T 52800 54245 5 10 1 1 90 6 1
pinlabel=B3_GPIO
T 52750 54395 5 10 1 1 90 0 1
pinnumber=32
}
P 53400 54500 53400 54300 1 0 0
{
T 53400 54500 5 10 0 0 0 0 1
pintype=unknown
T 53400 54500 5 10 0 0 0 0 1
pinseq=0
T 53400 54245 5 10 1 1 90 6 1
pinlabel=OUT_DIFF_2_N
T 53350 54395 5 10 1 1 90 0 1
pinnumber=30
}
P 53700 54500 53700 54300 1 0 0
{
T 53700 54500 5 10 0 0 0 0 1
pintype=unknown
T 53700 54500 5 10 0 0 0 0 1
pinseq=0
T 53700 54245 5 10 1 1 90 6 1
pinlabel=GND
T 53650 54395 5 10 1 1 90 0 1
pinnumber=29
}
P 54000 54500 54000 54300 1 0 0
{
T 54000 54500 5 10 0 0 0 0 1
pintype=unknown
T 54000 54500 5 10 0 0 0 0 1
pinseq=0
T 54000 54245 5 10 1 1 90 6 1
pinlabel=GND
T 53950 54395 5 10 1 1 90 0 1
pinnumber=28
}
P 54300 54500 54300 54300 1 0 0
{
T 54300 54500 5 10 0 0 0 0 1
pintype=unknown
T 54300 54500 5 10 0 0 0 0 1
pinseq=0
T 54300 54245 5 10 1 1 90 6 1
pinlabel=OUT_DIFF_3_P
T 54250 54395 5 10 1 1 90 0 1
pinnumber=27
}
P 54600 54500 54600 54300 1 0 0
{
T 54600 54500 5 10 0 0 0 0 1
pintype=unknown
T 54600 54500 5 10 0 0 0 0 1
pinseq=0
T 54600 54245 5 10 1 1 90 6 1
pinlabel=OUT_DIFF_3_N
T 54550 54395 5 10 1 1 90 0 1
pinnumber=26
}
P 54900 54500 54900 54300 1 0 0
{
T 54900 54500 5 10 0 0 0 0 1
pintype=unknown
T 54900 54500 5 10 0 0 0 0 1
pinseq=0
T 54900 54245 5 10 1 1 90 6 1
pinlabel=C6_GPIO
T 54850 54395 5 10 1 1 90 0 1
pinnumber=25
}
P 55200 54500 55200 54300 1 0 0
{
T 55200 54500 5 10 0 0 0 0 1
pintype=unknown
T 55200 54500 5 10 0 0 0 0 1
pinseq=0
T 55200 54245 5 10 1 1 90 6 1
pinlabel=OUT_DIFF_4_P
T 55150 54395 5 10 1 1 90 0 1
pinnumber=24
}
P 55500 54500 55500 54300 1 0 0
{
T 55500 54500 5 10 0 0 0 0 1
pintype=unknown
T 55500 54500 5 10 0 0 0 0 1
pinseq=0
T 55500 54245 5 10 1 1 90 6 1
pinlabel=OUT_DIFF_4_N
T 55450 54395 5 10 1 1 90 0 1
pinnumber=23
}
G 50700 48973 3500 3527 0 0 0
/home/ja/projects/mth-usbpix/on-stave-fpga/lp1k-pcb/2013-07-26-102018_378x381_scrot.png
N 50900 47200 50900 46900 4
N 51500 46900 51500 47200 4
N 51200 47200 51200 45500 4
{
T 51200 46600 5 10 1 1 270 0 1
netname=1.2 V +/- 5%  Supply
}
N 51500 46900 51200 46900 4
N 50900 46900 51200 46900 4
N 50000 47200 50000 46900 4
N 50600 46900 50600 47200 4
N 50300 47200 50300 45500 4
{
T 50300 46600 5 10 1 1 270 0 1
netname=2.5 V Regulator input
}
N 50600 46900 50300 46900 4
N 50000 46900 50300 46900 4
C 53200 46600 1 0 0 gnd-1.sym
N 53300 46900 53300 47200 4
C 54600 46600 1 0 0 gnd-1.sym
N 54700 46900 54700 47200 4
C 54900 46600 1 0 0 gnd-1.sym
N 55000 46900 55000 47200 4
N 53700 54800 53700 54500 4
C 53800 55100 1 180 0 gnd-1.sym
C 54100 55100 1 180 0 gnd-1.sym
N 54000 54800 54000 54500 4
N 49000 54500 49000 55900 4
N 49000 55900 45600 55900 4
N 49300 54500 49300 56000 4
N 49300 56000 45600 56000 4
N 49600 54500 49600 56300 4
N 49600 56300 45600 56300 4
N 49900 54500 49900 56400 4
N 49900 56400 45600 56400 4
N 50200 54500 50200 59400 4
N 50500 54500 50500 59300 4
N 50800 54500 50800 56700 4
N 45600 56700 62200 56700 4
N 51100 54500 51100 56800 4
N 45600 56800 62200 56800 4
N 51400 54500 51400 57100 4
N 45600 57100 62200 57100 4
N 51700 54500 51700 57200 4
N 45600 57200 62200 57200 4
L 45500 57400 45300 57400 3 0 0 0 -1 -1
L 45300 57400 45300 55700 3 0 0 0 -1 -1
L 45300 55700 45500 55700 3 0 0 0 -1 -1
T 45200 55700 9 10 1 0 90 0 1
FE Chip Data Outputs
T 62600 59300 9 10 1 0 0 0 1
40 MHz Clock from Stave
N 52000 54500 52000 58700 4
N 52300 54500 52300 58800 4
L 51100 58000 51200 58300 3 0 0 0 -1 -1
L 51200 58000 51300 58300 3 0 0 0 -1 -1
T 49900 58400 9 10 1 0 0 0 1
Has to be cuttable for clock recovery
T 44900 58700 9 10 1 0 0 0 1
40 MHz Clock to Chips
N 53100 54500 53100 57200 4
N 53400 54500 53400 57100 4
N 54300 54500 54300 56800 4
N 54600 54500 54600 56700 4
N 55200 54500 55200 56300 4
N 55200 56300 62200 56300 4
N 55500 54500 55500 56200 4
N 55500 56200 62200 56200 4
N 54400 47200 54400 44500 4
N 54400 44500 57800 44500 4
N 57800 44500 57800 55800 4
N 57800 55800 62200 55800 4
N 54100 47200 54100 44400 4
N 54100 44400 57900 44400 4
N 57900 44400 57900 55700 4
N 57900 55700 62200 55700 4
N 53000 47200 53000 44000 4
N 53000 44000 58200 44000 4
N 58200 44000 58200 55300 4
N 58200 55300 62200 55300 4
N 52700 47200 52700 43900 4
N 52700 43900 58300 43900 4
N 58300 43900 58300 55200 4
N 58300 55200 62200 55200 4
L 62200 57400 62400 57400 3 0 0 0 -1 -1
L 62400 57400 62400 54900 3 0 0 0 -1 -1
L 62400 54900 62200 54900 3 0 0 0 -1 -1
T 62600 56600 9 10 1 0 0 0 4
Connect any two of these to module data outputs
As these are usually also connected to the chip data outputs,
a place where they can be separated is necessary.
Example connections are shown in yellow
T 62600 55600 9 10 1 0 0 0 2
Connect another one of these to the common Chip Command and Trigger Inputs
Also, they have to be able to be separated from the command and trigger input from the stave
N 55300 47200 55300 46900 4
N 55900 46900 55900 47200 4
N 55600 47200 55600 45500 4
{
T 55600 46600 5 10 1 1 270 0 1
netname=2.5 V Regulator input
}
N 55900 46900 55600 46900 4
N 55300 46900 55600 46900 4
T 47500 43500 9 10 1 0 0 0 1
Connect either the 2.5 V supply if 2.5 V are available or the 2.5 V regulator input if a voltage above 2.5 V is available. Do not connect both.
T 62800 50700 9 10 1 0 0 0 4
Additional Notes:
1.) Not mentioned inputs are to be left unconnected.
2.) If only differential signals are transmittd, not all GND connections must be connectd. Choose any three.
3.) Polarity of all differential signals can be disregarded
L 56500 50000 56700 50000 3 0 0 0 -1 -1
L 56700 50000 56700 48000 3 0 0 0 -1 -1
L 56700 48000 56500 48000 3 0 0 0 -1 -1
T 56800 48800 9 10 1 0 270 3 2
FPGA programming port
Do not connect to module flex
L 52600 57000 52700 57300 3 0 0 0 -1 -1
L 52700 57000 52800 57300 3 0 0 0 -1 -1
L 52600 56600 52700 56900 3 0 0 0 -1 -1
L 52700 56600 52800 56900 3 0 0 0 -1 -1
N 46900 58700 52000 58700 4
N 52000 58100 50200 58100 4
N 50200 59400 62500 59400 4
N 46900 58800 52300 58800 4
N 52300 58200 50500 58200 4
N 50500 59300 62500 59300 4
L 51400 57100 53400 57100 5 30 0 0 -1 -1
L 51700 57200 53100 57200 5 30 0 0 -1 -1
L 51100 56800 54300 56800 5 30 0 0 -1 -1
L 50800 56700 54600 56700 5 30 0 0 -1 -1
T 52000 57400 9 10 1 0 0 0 1
Have to be cuttable
B 49700 57900 3300 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 51900 56500 1700 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
