Checking out Encounter license ...
[05/30 11:44:40     0s] Virtuoso_Digital_Implem 14.1 license checkout succeeded.
[05/30 11:44:41     0s] 	Maximum number of instance allowed (1 x 50000).
[05/30 11:44:41     0s] SGN Version : 10.10-p122 (27-Nov-2013) (64 bit executable)
[05/30 11:44:43     0s] This Encounter release has been compiled with OA version 22.43-p033.
[05/30 11:44:45     0s] 
[05/30 11:44:46     1s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[05/30 11:44:51     2s] @(#)CDS: Encounter v14.14-s028_1 (64bit) 09/15/2014 13:21 (Linux 2.6)
[05/30 11:44:51     2s] @(#)CDS: NanoRoute v14.14-s012 NR140903-2301/14_14-UB (database version 2.30, 241.6.1) {superthreading v1.19}
[05/30 11:44:51     2s] @(#)CDS: CeltIC v14.14-s011_1 (64bit) 09/01/2014 04:04:31 (Linux 2.6.18-194.el5)
[05/30 11:44:51     2s] @(#)CDS: AAE 14.14-s011 (64bit) 09/15/2014 (Linux 2.6.18-194.el5)
[05/30 11:44:51     2s] @(#)CDS: CTE 14.14-s011_1 (64bit) Sep  3 2014 06:24:39 (Linux 2.6.18-194.el5)
[05/30 11:44:51     2s] @(#)CDS: CPE v14.14-s022
[05/30 11:44:51     2s] @(#)CDS: IQRC/TQRC 13.2.0-s451 (64bit) Tue Jul 22 19:06:40 PDT 2014 (Linux 2.6.18-194.el5)
[05/30 11:44:51     2s] --- Starting "Encounter v14.14-s028_1" on Tue May 30 11:44:51 2017 (mem=97.7M) ---
[05/30 11:44:51     2s] --- Running on tlab-01.ece.northwestern.edu (x86_64 w/Linux 2.6.32-696.1.1.el6.x86_64) ---
[05/30 11:44:51     2s] This version was compiled on Mon Sep 15 13:21:48 PDT 2014.
[05/30 11:44:51     2s] Set DBUPerIGU to 1000.
[05/30 11:44:51     2s] Set net toggle Scale Factor to 1.00
[05/30 11:44:51     2s] Set Shrink Factor to 1.00000
[05/30 11:44:51     2s] 
[05/30 11:44:52     3s] **INFO:  MMMC transition support version v31-84 
[05/30 11:44:52     3s] 
[05/30 11:44:52     3s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/30 11:44:52     3s] <CMD> suppressMessage ENCEXT-2799
[05/30 11:44:52     3s] <CMD> win
[05/30 11:44:52     3s] <CMD> set init_gnd_net VSS
[05/30 11:46:20     8s] <CMD> set init_lef_file /vol/ece303/encounter_tutorial/NangateOpenCellLibrary.lef
[05/30 11:46:20     8s] <CMD> set init_design_settop 0
[05/30 11:46:20     8s] <CMD> set init_verilog ../synthesis/r2g_output/r2g.v
[05/30 11:46:20     8s] <CMD> set init_mmmc_file ../../alu_conv.view
[05/30 11:46:20     8s] <CMD> set init_pwr_net VDD
[05/30 11:46:20     8s] <CMD> init_design
[05/30 11:46:20     8s] 
[05/30 11:46:20     8s] Loading LEF file /vol/ece303/encounter_tutorial/NangateOpenCellLibrary.lef ...
[05/30 11:46:20     8s] Set DBUPerIGU to M2 pitch 380.
[05/30 11:46:20     8s] 
[05/30 11:46:20     8s] viaInitial starts at Tue May 30 11:46:20 2017
viaInitial ends at Tue May 30 11:46:20 2017
*** Begin netlist parsing (mem=387.9M) ***
[05/30 11:46:20     8s] Reading netlist ...
[05/30 11:46:20     8s] Backslashed names will retain backslash and a trailing blank character.
[05/30 11:46:20     8s] Reading verilog netlist '../synthesis/r2g_output/r2g.v'
[05/30 11:46:20     8s] 
[05/30 11:46:20     8s] *** Memory Usage v#1 (Current mem = 387.945M, initial mem = 97.723M) ***
[05/30 11:46:20     8s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=387.9M) ***
[05/30 11:46:20     8s] Top level cell is alu_conv.
[05/30 11:46:20     8s] Reading lib timing library '/vol/ece303/encounter_tutorial/NangateOpenCellLibrary_typical.lib' ...
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
[05/30 11:46:20     8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
[05/30 11:46:20     8s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[05/30 11:46:20     8s] Read 134 cells in library 'NangateOpenCellLibrary' 
[05/30 11:46:21     9s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.15min, fe_real=1.68min, fe_mem=395.9M) ***
[05/30 11:46:21     9s] Starting recursive module instantiation check.
[05/30 11:46:21     9s] No recursion found.
[05/30 11:46:21     9s] Building hierarchical netlist for Cell alu_conv ...
[05/30 11:46:21     9s] *** Netlist is unique.
[05/30 11:46:21     9s] ** info: there are 137 modules.
[05/30 11:46:21     9s] ** info: there are 286 stdCell insts.
[05/30 11:46:21     9s] 
[05/30 11:46:21     9s] *** Memory Usage v#1 (Current mem = 405.445M, initial mem = 97.723M) ***
[05/30 11:46:21     9s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/30 11:46:21     9s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/30 11:46:21     9s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/30 11:46:21     9s] Set Using Default Delay Limit as 1000.
[05/30 11:46:21     9s] Set Default Net Delay as 1000 ps.
[05/30 11:46:21     9s] Set Default Net Load as 0.5 pF. 
[05/30 11:46:21     9s] Set Input Pin Transition Delay as 0.1 ps.
[05/30 11:46:21     9s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/30 11:46:21     9s] Type 'man ENCEXT-2773' for more detail.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.38 will be used.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.25 will be used.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.25 will be used.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.21 will be used.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.21 will be used.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.21 will be used.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.075 will be used.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.075 will be used.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.03 will be used.
[05/30 11:46:21     9s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in the cap table. LEF value 0.03 will be used.
[05/30 11:46:21     9s] Summary of Active RC-Corners : 
[05/30 11:46:21     9s]  
[05/30 11:46:21     9s]  Analysis View: an
[05/30 11:46:21     9s]     RC-Corner Name        : rc
[05/30 11:46:21     9s]     RC-Corner Index       : 0
[05/30 11:46:21     9s]     RC-Corner Temperature : 25 Celsius
[05/30 11:46:21     9s]     RC-Corner Cap Table   : ''
[05/30 11:46:21     9s]     RC-Corner PreRoute Res Factor         : 1
[05/30 11:46:21     9s]     RC-Corner PreRoute Cap Factor         : 1
[05/30 11:46:21     9s]     RC-Corner PostRoute Res Factor        : 1
[05/30 11:46:21     9s]     RC-Corner PostRoute Cap Factor        : 1
[05/30 11:46:21     9s]     RC-Corner PostRoute XCap Factor       : 1
[05/30 11:46:21     9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/30 11:46:21     9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/30 11:46:21     9s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[05/30 11:46:21     9s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[05/30 11:46:21     9s] *Info: initialize multi-corner CTS.
[05/30 11:46:21     9s] CTE reading timing constraint file '../synthesis/r2g_output/r2g.sdc' ...
[05/30 11:46:21     9s] Current (total cpu=0:00:09.3, real=0:01:41, peak res=384.4M, current mem=500.6M)
[05/30 11:46:21     9s] INFO (CTE): Constraints read successfully.
[05/30 11:46:21     9s] WARNING (CTE-25): Line: 9, 10 of File ../synthesis/r2g_output/r2g.sdc : Skipped unsupported command: set_units
[05/30 11:46:21     9s] 
[05/30 11:46:21     9s] 
[05/30 11:46:21     9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=399.4M, current mem=515.1M)
[05/30 11:46:21     9s] Current (total cpu=0:00:09.4, real=0:01:41, peak res=399.4M, current mem=515.1M)
[05/30 11:46:21     9s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/30 11:46:21     9s] Total number of combinational cells: 99
[05/30 11:46:21     9s] Total number of sequential cells: 29
[05/30 11:46:21     9s] Total number of tristate cells: 6
[05/30 11:46:21     9s] Total number of level shifter cells: 0
[05/30 11:46:21     9s] Total number of power gating cells: 0
[05/30 11:46:21     9s] Total number of isolation cells: 0
[05/30 11:46:21     9s] Total number of power switch cells: 0
[05/30 11:46:21     9s] Total number of pulse generator cells: 0
[05/30 11:46:21     9s] Total number of always on buffers: 0
[05/30 11:46:21     9s] Total number of retention cells: 0
[05/30 11:46:21     9s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[05/30 11:46:21     9s] Total number of usable buffers: 9
[05/30 11:46:21     9s] List of unusable buffers:
[05/30 11:46:21     9s] Total number of unusable buffers: 0
[05/30 11:46:21     9s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[05/30 11:46:21     9s] Total number of usable inverters: 6
[05/30 11:46:21     9s] List of unusable inverters:
[05/30 11:46:21     9s] Total number of unusable inverters: 0
[05/30 11:46:21     9s] List of identified usable delay cells:
[05/30 11:46:21     9s] Total number of identified usable delay cells: 0
[05/30 11:46:21     9s] List of identified unusable delay cells:
[05/30 11:46:21     9s] Total number of identified unusable delay cells: 0
[05/30 11:46:21     9s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/30 11:46:21     9s] 
[05/30 11:46:21     9s] *** Summary of all messages that are not suppressed in this session:
[05/30 11:46:21     9s] Severity  ID               Count  Summary                                  
[05/30 11:46:21     9s] WARNING   ENCEXT-2766         10  Sheet resistance for layer %s is not def...
[05/30 11:46:21     9s] WARNING   ENCEXT-2773         10  The via resistance between layers %s and...
[05/30 11:46:21     9s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[05/30 11:46:21     9s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/30 11:46:21     9s] *** Message Summary: 41 warning(s), 0 error(s)
[05/30 11:46:21     9s] 
[05/30 11:46:21     9s] <CMD> fit
[05/30 11:46:30     9s] <CMD> setDrawView fplan
[05/30 11:46:30     9s] <CMD> getIoFlowFlag
[05/30 11:46:31    10s] <CMD> floorPlan -r 1 0.4 0 0 0 0
[05/30 11:47:11    12s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/30 11:47:11    12s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/30 11:47:11    12s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/30 11:47:11    12s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/30 11:47:11    12s] <CMD> uiSetTool select
[05/30 11:47:22    13s] <CMD> getIoFlowFlag
[05/30 11:47:23    13s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[05/30 11:47:33    14s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[05/30 11:47:33    14s] <CMD> globalNetConnect VDD -type tiehi
[05/30 11:47:33    14s] <CMD> globalNetConnect VSS -type tielo
[05/30 11:47:34    14s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 11:48:42    17s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 0.5 -pin {{Y[0]} {Y[1]} {Y[2]} {Y[3]} {Y[4]} {Y[5]} {Y[6]} {Y[7]} {Y[8]} {Y[9]} {Y[10]} {Y[11]} {Y[12]} {Y[13]} {Y[14]} {Y[15]} {Y[16]} {Y[17]}}
[05/30 11:48:42    17s] Successfully spread [18] pins.
[05/30 11:48:42    17s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 527.0M).
[05/30 11:48:42    17s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 11:48:45    17s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 0.56 -pin {{Y[0]} {Y[1]} {Y[2]} {Y[3]} {Y[4]} {Y[5]} {Y[6]} {Y[7]} {Y[8]} {Y[9]} {Y[10]} {Y[11]} {Y[12]} {Y[13]} {Y[14]} {Y[15]} {Y[16]} {Y[17]}}
[05/30 11:48:45    17s] Successfully spread [18] pins.
[05/30 11:48:45    17s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 527.0M).
[05/30 11:48:45    17s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 11:49:39    20s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.4 -pin {{A[0]} {A[1]} {A[2]} {A[3]} {A[4]} {A[5]} {A[6]} {A[7]} {A[8]} {A[9]} {A[10]} {A[11]} {A[12]} {A[13]} {A[14]} {A[15]} clk {B[0]} {B[1]} {B[2]} {B[3]} {B[4]} {B[5]} {B[6]} {B[7]} {B[8]} {B[9]} {B[10]} {B[11]} {B[12]} {B[13]} {B[14]} {B[15]} reset}
[05/30 11:49:39    20s] Successfully spread [34] pins.
[05/30 11:49:39    20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 527.0M).
[05/30 11:49:39    20s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 11:49:45    20s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.42 -pin {{A[0]} {A[1]} {A[2]} {A[3]} {A[4]} {A[5]} {A[6]} {A[7]} {A[8]} {A[9]} {A[10]} {A[11]} {A[12]} {A[13]} {A[14]} {A[15]} clk {B[0]} {B[1]} {B[2]} {B[3]} {B[4]} {B[5]} {B[6]} {B[7]} {B[8]} {B[9]} {B[10]} {B[11]} {B[12]} {B[13]} {B[14]} {B[15]} reset}
[05/30 11:49:45    20s] Successfully spread [34] pins.
[05/30 11:49:45    20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 527.0M).
[05/30 11:49:45    20s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 11:49:46    20s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.42 -pin {{A[0]} {A[1]} {A[2]} {A[3]} {A[4]} {A[5]} {A[6]} {A[7]} {A[8]} {A[9]} {A[10]} {A[11]} {A[12]} {A[13]} {A[14]} {A[15]} clk {B[0]} {B[1]} {B[2]} {B[3]} {B[4]} {B[5]} {B[6]} {B[7]} {B[8]} {B[9]} {B[10]} {B[11]} {B[12]} {B[13]} {B[14]} {B[15]} reset}
[05/30 11:49:46    20s] Successfully spread [34] pins.
[05/30 11:49:46    20s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 527.0M).
[05/30 11:49:46    20s] **ERROR: (ENCSYT-16250):	Choose the pin list first.
[05/30 11:49:56    20s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 11:50:05    21s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.42 -pin {}
[05/30 11:50:05    21s] **ERROR: (ENCPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[05/30 11:50:05    21s] <CMD> setPinAssignMode -pinEditInBatch true
[05/30 11:50:27    22s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.42 -pin {{A[0]} {A[1]} {A[2]} {A[3]} {A[4]} {A[5]} {A[6]} {A[7]} {A[8]} {A[9]} {A[10]} {A[11]} {A[12]} {A[13]} {A[14]} {A[15]}}
[05/30 11:50:27    22s] Successfully spread [16] pins.
[05/30 11:50:27    22s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 527.0M).
[05/30 11:50:27    22s] <CMD> saveDesign alu_conv_fl.enc
[05/30 11:51:08    25s] Writing Netlist "alu_conv_fl.enc.dat/alu_conv.v.gz" ...
[05/30 11:51:08    25s] Saving AAE Data ...
[05/30 11:51:09    25s] Saving configuration ...
[05/30 11:51:09    25s] Saving preference file alu_conv_fl.enc.dat/enc.pref.tcl ...
[05/30 11:51:09    25s] Saving floorplan ...
[05/30 11:51:09    25s] Saving Drc markers ...
[05/30 11:51:09    25s] ... No Drc file written since there is no markers found.
[05/30 11:51:09    25s] Saving placement ...
[05/30 11:51:09    25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=535.2M) ***
[05/30 11:51:09    25s] Saving route ...
[05/30 11:51:09    25s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=535.2M) ***
[05/30 11:51:09    25s] Writing DEF file 'alu_conv_fl.enc.dat/alu_conv.def.gz', current time is Tue May 30 11:51:09 2017 ...
[05/30 11:51:09    25s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:51:09    25s] DEF file 'alu_conv_fl.enc.dat/alu_conv.def.gz' is written, current time is Tue May 30 11:51:09 2017 ...
[05/30 11:51:09    25s] Copying timing libraries...
[05/30 11:51:09    25s] .
[05/30 11:51:09    25s] Copying LEF files...
[05/30 11:51:09    25s] .
[05/30 11:51:09    25s] Copying Constraints file(s)...
[05/30 11:51:09    25s] Modifying View File...
[05/30 11:51:10    25s] Updating MMMC files...
[05/30 11:51:10    25s] Checking if file contains nested files: r2g.sdc
[05/30 11:51:10    25s] Modifying Globals File...
[05/30 11:51:10    25s] Modifying Power Constraints File...
[05/30 11:51:10    25s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:51:10    25s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:51:10    25s] 
[05/30 11:51:10    25s] <CMD> saveDesign alu_conv_fl.enc
[05/30 11:51:12    26s] Writing Netlist "alu_conv_fl.enc.dat.tmp/alu_conv.v.gz" ...
[05/30 11:51:12    26s] Saving AAE Data ...
[05/30 11:51:12    26s] Saving configuration ...
[05/30 11:51:12    26s] Saving preference file alu_conv_fl.enc.dat.tmp/enc.pref.tcl ...
[05/30 11:51:12    26s] Saving floorplan ...
[05/30 11:51:13    26s] Saving Drc markers ...
[05/30 11:51:13    26s] ... No Drc file written since there is no markers found.
[05/30 11:51:13    26s] Saving placement ...
[05/30 11:51:13    26s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=536.2M) ***
[05/30 11:51:13    26s] Saving route ...
[05/30 11:51:13    26s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=537.2M) ***
[05/30 11:51:13    26s] Writing DEF file 'alu_conv_fl.enc.dat.tmp/alu_conv.def.gz', current time is Tue May 30 11:51:13 2017 ...
[05/30 11:51:13    26s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:51:13    26s] DEF file 'alu_conv_fl.enc.dat.tmp/alu_conv.def.gz' is written, current time is Tue May 30 11:51:13 2017 ...
[05/30 11:51:13    26s] Copying timing libraries...
[05/30 11:51:13    26s] .
[05/30 11:51:13    26s] Copying LEF files...
[05/30 11:51:13    26s] .
[05/30 11:51:13    26s] Copying Constraints file(s)...
[05/30 11:51:13    26s] Modifying View File...
[05/30 11:51:13    26s] Updating MMMC files...
[05/30 11:51:13    26s] Checking if file contains nested files: r2g.sdc
[05/30 11:51:13    26s] Modifying Globals File...
[05/30 11:51:14    26s] Modifying Power Constraints File...
[05/30 11:51:14    26s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:51:14    26s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:51:14    26s] 
[05/30 11:51:14    26s] <CMD> addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer metal1
[05/30 11:51:47    29s] **WARN: (ENCPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[05/30 11:51:47    29s] **WARN: (ENCPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[05/30 11:51:47    29s] 
[05/30 11:51:47    29s] Starting stripe generation ...
[05/30 11:51:47    29s] Non-Default setAddStripeOption Settings :
[05/30 11:51:47    29s]   NONE
[05/30 11:51:47    29s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/30 11:51:47    29s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/30 11:51:47    29s] Stripe generation is complete; vias are now being generated.
[05/30 11:51:47    29s] The power planner created 17 wires.
[05/30 11:51:47    29s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 537.3M) ***
[05/30 11:51:47    29s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer 10 -targetViaBottomLayer 1 -nets { VSS VDD }
[05/30 11:51:57    29s] **WARN: (ENCSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[05/30 11:51:57    29s] **WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/30 11:51:57    29s] **WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/30 11:51:57    29s] **WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/30 11:51:57    29s] **WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/30 11:51:57    29s] *** Begin SPECIAL ROUTE on Tue May 30 11:51:57 2017 ***
[05/30 11:51:57    29s] SPECIAL ROUTE ran on directory: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:51:57    29s] SPECIAL ROUTE ran on machine: tlab-01.ece.northwestern.edu (Linux 2.6.32-696.1.1.el6.x86_64 Xeon 1.60Ghz)
[05/30 11:51:57    29s] 
[05/30 11:51:57    29s] Begin option processing ...
[05/30 11:51:57    29s] srouteConnectPowerBump set to false
[05/30 11:51:57    29s] routeSelectNet set to "VSS VDD"
[05/30 11:51:57    29s] routeSpecial set to true
[05/30 11:51:57    29s] srouteBlockPin set to "useLef"
[05/30 11:51:57    29s] srouteBottomLayerLimit set to 1
[05/30 11:51:57    29s] srouteBottomTargetLayerLimit set to 1
[05/30 11:51:57    29s] srouteConnectConverterPin set to false
[05/30 11:51:57    29s] srouteCrossoverViaBottomLayer set to 1
[05/30 11:51:57    29s] srouteCrossoverViaTopLayer set to 10
[05/30 11:51:57    29s] srouteFollowCorePinEnd set to 3
[05/30 11:51:57    29s] srouteJogControl set to "preferWithChanges differentLayer"
[05/30 11:51:57    29s] srouteLevelShifterMaxGap set to 1
[05/30 11:51:57    29s] sroutePadPinAllPorts set to true
[05/30 11:51:57    29s] sroutePreserveExistingRoutes set to true
[05/30 11:51:57    29s] srouteRoutePowerBarPortOnBothDir set to true
[05/30 11:51:57    29s] srouteStopBlockPin set to "nearestTarget"
[05/30 11:51:57    29s] srouteTopLayerLimit set to 10
[05/30 11:51:57    29s] srouteTopTargetLayerLimit set to 10
[05/30 11:51:57    29s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1086.00 megs.
[05/30 11:51:57    29s] 
[05/30 11:51:57    29s] Reading DB technology information...
[05/30 11:51:57    29s] Finished reading DB technology information.
[05/30 11:51:57    29s] Reading floorplan and netlist information...
[05/30 11:51:57    29s] Finished reading floorplan and netlist information.
[05/30 11:51:57    29s] Read in 22 layers, 10 routing layers, 1 overlap layer
[05/30 11:51:57    29s] Read in 134 macros, 20 used
[05/30 11:51:57    29s] Read in 20 components
[05/30 11:51:57    29s]   20 core components: 20 unplaced, 0 placed, 0 fixed
[05/30 11:51:57    29s] Read in 52 physical pins
[05/30 11:51:57    29s]   52 physical pins: 0 unplaced, 52 placed, 0 fixed
[05/30 11:51:57    29s] Read in 52 nets
[05/30 11:51:57    29s] Read in 2 special nets, 2 routed
[05/30 11:51:57    29s] Read in 92 terminals
[05/30 11:51:57    29s] 2 nets selected.
[05/30 11:51:57    29s] 
[05/30 11:51:57    29s] Begin power routing ...
[05/30 11:51:57    29s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/30 11:51:57    29s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[05/30 11:51:57    29s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[05/30 11:51:57    29s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/30 11:51:57    29s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[05/30 11:51:57    29s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[05/30 11:51:57    29s] CPU time for FollowPin 0 seconds
[05/30 11:51:57    29s] CPU time for FollowPin 0 seconds
[05/30 11:51:57    29s]   Number of IO ports routed: 0
[05/30 11:51:57    29s]   Number of Block ports routed: 0
[05/30 11:51:57    29s]   Number of Stripe ports routed: 0
[05/30 11:51:57    29s]   Number of Core ports routed: 0
[05/30 11:51:57    29s]   Number of Pad ports routed: 0
[05/30 11:51:57    29s]   Number of Power Bump ports routed: 0
[05/30 11:51:57    29s]   Number of Followpin connections: 30
[05/30 11:51:57    29s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1095.00 megs.
[05/30 11:51:57    29s] 
[05/30 11:51:57    29s] 
[05/30 11:51:57    29s] 
[05/30 11:51:57    29s]  Begin updating DB with routing results ...
[05/30 11:51:57    29s]  Updating DB with 52 io pins ...
[05/30 11:51:57    29s]  Updating DB with 30 via definition ...Extracting standard cell pins and blockage ...... 
[05/30 11:51:57    29s] Pin and blockage extraction finished
[05/30 11:51:57    29s] 
[05/30 11:51:57    29s] 
sroute post-processing starts at Tue May 30 11:51:57 2017
The viaGen is rebuilding shadow vias for net VSS.
[05/30 11:51:57    29s] sroute post-processing ends at Tue May 30 11:51:57 2017

sroute post-processing starts at Tue May 30 11:51:57 2017
The viaGen is rebuilding shadow vias for net VDD.
[05/30 11:51:57    29s] sroute post-processing ends at Tue May 30 11:51:57 2017
sroute: Total CPU time used = 0:0:0
[05/30 11:51:57    29s] sroute: Total Real time used = 0:0:0
[05/30 11:51:57    29s] sroute: Total Memory used = 6.30 megs
[05/30 11:51:57    29s] sroute: Total Peak Memory used = 543.55 megs
[05/30 11:51:57    29s] <CMD> saveDesign alu_conv_power.enc
[05/30 11:54:02    36s] Writing Netlist "alu_conv_power.enc.dat/alu_conv.v.gz" ...
[05/30 11:54:02    37s] Saving AAE Data ...
[05/30 11:54:02    37s] Saving configuration ...
[05/30 11:54:02    37s] Saving preference file alu_conv_power.enc.dat/enc.pref.tcl ...
[05/30 11:54:02    37s] Saving floorplan ...
[05/30 11:54:02    37s] Saving Drc markers ...
[05/30 11:54:02    37s] ... No Drc file written since there is no markers found.
[05/30 11:54:02    37s] Saving placement ...
[05/30 11:54:02    37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=543.6M) ***
[05/30 11:54:03    37s] Saving route ...
[05/30 11:54:03    37s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=543.6M) ***
[05/30 11:54:03    37s] Writing DEF file 'alu_conv_power.enc.dat/alu_conv.def.gz', current time is Tue May 30 11:54:03 2017 ...
[05/30 11:54:03    37s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:54:03    37s] DEF file 'alu_conv_power.enc.dat/alu_conv.def.gz' is written, current time is Tue May 30 11:54:03 2017 ...
[05/30 11:54:03    37s] Copying timing libraries...
[05/30 11:54:03    37s] .
[05/30 11:54:03    37s] Copying LEF files...
[05/30 11:54:03    37s] .
[05/30 11:54:03    37s] Copying Constraints file(s)...
[05/30 11:54:03    37s] Modifying View File...
[05/30 11:54:03    37s] Updating MMMC files...
[05/30 11:54:03    37s] Checking if file contains nested files: r2g.sdc
[05/30 11:54:03    37s] Modifying Globals File...
[05/30 11:54:03    37s] Modifying Power Constraints File...
[05/30 11:54:04    37s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:54:04    37s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:54:04    37s] 
[05/30 11:54:04    37s] <CMD> saveDesign alu_conv_power.enc
[05/30 11:54:05    37s] Writing Netlist "alu_conv_power.enc.dat.tmp/alu_conv.v.gz" ...
[05/30 11:54:05    37s] Saving AAE Data ...
[05/30 11:54:05    37s] Saving configuration ...
[05/30 11:54:05    37s] Saving preference file alu_conv_power.enc.dat.tmp/enc.pref.tcl ...
[05/30 11:54:05    37s] Saving floorplan ...
[05/30 11:54:05    38s] Saving Drc markers ...
[05/30 11:54:05    38s] ... No Drc file written since there is no markers found.
[05/30 11:54:05    38s] Saving placement ...
[05/30 11:54:05    38s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=543.6M) ***
[05/30 11:54:05    38s] Saving route ...
[05/30 11:54:05    38s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=543.6M) ***
[05/30 11:54:05    38s] Writing DEF file 'alu_conv_power.enc.dat.tmp/alu_conv.def.gz', current time is Tue May 30 11:54:05 2017 ...
[05/30 11:54:05    38s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:54:05    38s] DEF file 'alu_conv_power.enc.dat.tmp/alu_conv.def.gz' is written, current time is Tue May 30 11:54:05 2017 ...
[05/30 11:54:05    38s] Copying timing libraries...
[05/30 11:54:05    38s] .
[05/30 11:54:05    38s] Copying LEF files...
[05/30 11:54:05    38s] .
[05/30 11:54:05    38s] Copying Constraints file(s)...
[05/30 11:54:05    38s] Modifying View File...
[05/30 11:54:06    38s] Updating MMMC files...
[05/30 11:54:06    38s] Checking if file contains nested files: r2g.sdc
[05/30 11:54:06    38s] Modifying Globals File...
[05/30 11:54:06    38s] Modifying Power Constraints File...
[05/30 11:54:06    38s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:54:07    38s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:54:07    38s] 
[05/30 11:54:07    38s] <CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
[05/30 11:54:24    40s] 
[05/30 11:54:24    40s] The editPowerVia process is running on the entire design.
[05/30 11:54:24    40s] The editPowervia process started at Tue May 30 11:54:24 2017.
[05/30 11:54:24    40s] The editPowervia process ended at Tue May 30 11:54:24 2017.
[05/30 11:54:24    40s] <CMD> saveDesign alu_power.enc
[05/30 11:54:24    40s] Writing Netlist "alu_power.enc.dat/alu_conv.v.gz" ...
[05/30 11:54:24    40s] Saving AAE Data ...
[05/30 11:54:24    40s] Saving configuration ...
[05/30 11:54:24    40s] Saving preference file alu_power.enc.dat/enc.pref.tcl ...
[05/30 11:54:24    40s] Saving floorplan ...
[05/30 11:54:24    40s] Saving Drc markers ...
[05/30 11:54:24    40s] ... No Drc file written since there is no markers found.
[05/30 11:54:24    40s] Saving placement ...
[05/30 11:54:24    40s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=543.6M) ***
[05/30 11:54:24    40s] Saving route ...
[05/30 11:54:24    40s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=543.6M) ***
[05/30 11:54:24    40s] Writing DEF file 'alu_power.enc.dat/alu_conv.def.gz', current time is Tue May 30 11:54:24 2017 ...
[05/30 11:54:24    40s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:54:24    40s] DEF file 'alu_power.enc.dat/alu_conv.def.gz' is written, current time is Tue May 30 11:54:24 2017 ...
[05/30 11:54:24    40s] Copying timing libraries...
[05/30 11:54:24    40s] .
[05/30 11:54:24    40s] Copying LEF files...
[05/30 11:54:24    40s] .
[05/30 11:54:24    40s] Copying Constraints file(s)...
[05/30 11:54:24    40s] Modifying View File...
[05/30 11:54:24    40s] Updating MMMC files...
[05/30 11:54:24    40s] Checking if file contains nested files: r2g.sdc
[05/30 11:54:24    40s] Modifying Globals File...
[05/30 11:54:24    40s] Modifying Power Constraints File...
[05/30 11:54:24    40s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:54:25    40s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:54:25    40s] 
[05/30 11:54:25    40s] <CMD> setEndCapMode -reset
[05/30 11:54:25    40s] <CMD> setEndCapMode -boundary_tap false
[05/30 11:54:25    40s] <CMD> setPlaceMode -reset
[05/30 11:54:25    40s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/30 11:54:25    40s] <CMD> setPlaceMode -fp false
[05/30 11:54:25    40s] <CMD> placeDesign
[05/30 11:54:25    40s] *** Starting placeDesign default flow ***
[05/30 11:54:25    40s] **INFO: Enable pre-place timing setting for timing analysis
[05/30 11:54:25    40s] Set Using Default Delay Limit as 101.
[05/30 11:54:25    40s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/30 11:54:25    40s] Set Default Net Delay as 0 ps.
[05/30 11:54:25    40s] Set Default Net Load as 0 pF. 
[05/30 11:54:25    40s] **INFO: Analyzing IO path groups for slack adjustment
[05/30 11:54:25    40s] Effort level <high> specified for reg2reg_tmp.29750 path_group
[05/30 11:54:25    40s] #################################################################################
[05/30 11:54:25    40s] # Design Stage: PreRoute
[05/30 11:54:25    40s] # Design Mode: 90nm
[05/30 11:54:25    40s] # Analysis Mode: MMMC non-OCV
[05/30 11:54:25    40s] # Extraction Mode: default
[05/30 11:54:25    40s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/30 11:54:25    40s] # Switching Delay Calculation Engine to AAE
[05/30 11:54:25    40s] #################################################################################
[05/30 11:54:25    40s] Calculate delays in Single mode...
[05/30 11:54:25    40s] Topological Sorting (CPU = 0:00:00.0, MEM = 558.9M, InitMEM = 558.9M)
[05/30 11:54:25    40s] siFlow : Timing analysis mode is single, using late cdB files
[05/30 11:54:25    40s]  AAE_INFO: Swapping Delay calculation library interface data to disk.
[05/30 11:54:25    40s] *** Memory pool thread-safe mode activated.
[05/30 11:54:25    40s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:25    40s] AAE_THRD: End delay calculation. (MEM=607.215 CPU=0:00:00.0 REAL=0:00:00.0)
[05/30 11:54:25    40s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 607.2M) ***
[05/30 11:54:25    40s] *** Start deleteBufferTree ***
[05/30 11:54:25    40s] Info: Detect buffers to remove automatically.
[05/30 11:54:25    40s] Analyzing netlist ...
[05/30 11:54:25    40s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[05/30 11:54:25    40s] Updating netlist
[05/30 11:54:25    40s] 
[05/30 11:54:25    40s] *summary: 0 instances (buffers/inverters) removed
[05/30 11:54:25    40s] *** Finish deleteBufferTree (0:00:00.0) ***
[05/30 11:54:25    40s] **INFO: Disable pre-place timing setting for timing analysis
[05/30 11:54:25    40s] Set Using Default Delay Limit as 1000.
[05/30 11:54:25    40s] Set Default Net Delay as 1000 ps.
[05/30 11:54:25    40s] Set Default Net Load as 0.5 pF. 
[05/30 11:54:25    40s] *** Starting "NanoPlace(TM) placement v#3 (mem=599.2M)" ...
[05/30 11:54:25    40s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[05/30 11:54:25    40s] Type 'man ENCTS-403' for more detail.
[05/30 11:54:25    40s] *** Build Buffered Sizing Timing Model
[05/30 11:54:25    40s] (cpu=0:00:00.4 mem=599.2M) ***
[05/30 11:54:25    40s] *** Build Virtual Sizing Timing Model
[05/30 11:54:25    40s] (cpu=0:00:00.4 mem=600.2M) ***
[05/30 11:54:25    40s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/30 11:54:25    40s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[05/30 11:54:25    40s] Define the scan chains before using this option.
[05/30 11:54:25    40s] Type 'man ENCSP-9042' for more detail.
[05/30 11:54:25    40s] #std cell=286 (0 fixed + 286 movable) #block=0 (0 floating + 0 preplaced)
[05/30 11:54:25    40s] #ioInst=0 #net=325 #term=1148 #term/net=3.53, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
[05/30 11:54:25    40s] stdCell: 286 single + 0 double + 0 multi
[05/30 11:54:25    40s] Total standard cell length = 0.4959 (mm), area = 0.0007 (mm^2)
[05/30 11:54:25    40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:25    40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:25    40s] Average module density = 0.400.
[05/30 11:54:25    40s] Density for the design = 0.400.
[05/30 11:54:25    40s]        = stdcell_area 2610 sites (694 um^2) / alloc_area 6525 sites (1736 um^2).
[05/30 11:54:25    40s] Pin Density = 0.440.
[05/30 11:54:25    40s]             = total # of pins 1148 / total Instance area 2610.
[05/30 11:54:25    40s] Clock gating cells determined by native netlist tracing.
[05/30 11:54:25    41s] Iteration  1: Total net bbox = 1.447e+03 (1.28e+03 1.62e+02)
[05/30 11:54:25    41s]               Est.  stn bbox = 1.552e+03 (1.37e+03 1.78e+02)
[05/30 11:54:25    41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 609.0M
[05/30 11:54:25    41s] Iteration  2: Total net bbox = 1.447e+03 (1.28e+03 1.62e+02)
[05/30 11:54:25    41s]               Est.  stn bbox = 1.552e+03 (1.37e+03 1.78e+02)
[05/30 11:54:25    41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 609.0M
[05/30 11:54:25    41s] Iteration  3: Total net bbox = 1.403e+03 (1.24e+03 1.60e+02)
[05/30 11:54:26    41s]               Est.  stn bbox = 1.621e+03 (1.42e+03 2.05e+02)
[05/30 11:54:26    41s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 609.0M
[05/30 11:54:26    41s] Iteration  4: Total net bbox = 2.085e+03 (1.43e+03 6.59e+02)
[05/30 11:54:26    41s]               Est.  stn bbox = 2.469e+03 (1.66e+03 8.14e+02)
[05/30 11:54:26    41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 609.0M
[05/30 11:54:26    41s] Iteration  5: Total net bbox = 2.095e+03 (1.43e+03 6.67e+02)
[05/30 11:54:26    41s]               Est.  stn bbox = 2.526e+03 (1.68e+03 8.45e+02)
[05/30 11:54:26    41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 609.0M
[05/30 11:54:26    41s] Iteration  6: Total net bbox = 2.312e+03 (1.47e+03 8.40e+02)
[05/30 11:54:26    41s]               Est.  stn bbox = 2.772e+03 (1.72e+03 1.05e+03)
[05/30 11:54:26    41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 609.0M
[05/30 11:54:26    41s] Iteration  7: Total net bbox = 2.521e+03 (1.58e+03 9.40e+02)
[05/30 11:54:26    41s]               Est.  stn bbox = 2.994e+03 (1.83e+03 1.16e+03)
[05/30 11:54:26    41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 609.0M
[05/30 11:54:26    41s] Iteration  8: Total net bbox = 2.581e+03 (1.62e+03 9.65e+02)
[05/30 11:54:26    41s]               Est.  stn bbox = 3.052e+03 (1.87e+03 1.18e+03)
[05/30 11:54:26    41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 609.0M
[05/30 11:54:26    41s] Iteration  9: Total net bbox = 2.608e+03 (1.64e+03 9.69e+02)
[05/30 11:54:26    41s]               Est.  stn bbox = 3.105e+03 (1.91e+03 1.19e+03)
[05/30 11:54:26    41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 613.0M
[05/30 11:54:26    41s] Iteration 10: Total net bbox = 2.776e+03 (1.79e+03 9.88e+02)
[05/30 11:54:26    41s]               Est.  stn bbox = 3.282e+03 (2.07e+03 1.21e+03)
[05/30 11:54:26    41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 613.0M
[05/30 11:54:26    41s] *** cost = 2.776e+03 (1.79e+03 9.88e+02) (cpu for global=0:00:00.2) real=0:00:01.0***
[05/30 11:54:26    41s] Info: 0 clock gating cells identified, 0 (on average) moved
[05/30 11:54:26    41s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[05/30 11:54:26    41s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[05/30 11:54:26    41s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:26    41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:26    41s] *** Starting refinePlace (0:00:41.3 mem=586.1M) ***
[05/30 11:54:26    41s] Total net length = 2.776e+03 (1.788e+03 9.882e+02) (ext = 6.682e+02)
[05/30 11:54:26    41s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:26    41s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 586.1MB
[05/30 11:54:26    41s] Starting refinePlace ...
[05/30 11:54:26    41s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:26    41s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 11:54:26    41s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=586.1MB) @(0:00:41.3 - 0:00:41.3).
[05/30 11:54:26    41s] Move report: preRPlace moves 286 insts, mean move: 0.34 um, max move: 0.81 um
[05/30 11:54:26    41s] 	Max move on inst (add_33_48/g1204): (27.09, 28.73) --> (27.17, 28.00)
[05/30 11:54:26    41s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[05/30 11:54:26    41s] wireLenOptFixPriorityInst 0 inst fixed
[05/30 11:54:26    41s] Placement tweakage begins.
[05/30 11:54:26    41s] wire length = 2.798e+03 = 1.789e+03 H + 1.009e+03 V
[05/30 11:54:26    41s] wire length = 2.577e+03 = 1.581e+03 H + 9.967e+02 V
[05/30 11:54:26    41s] Placement tweakage ends.
[05/30 11:54:26    41s] Move report: tweak moves 52 insts, mean move: 2.54 um, max move: 7.93 um
[05/30 11:54:26    41s] 	Max move on inst (A_int_reg[7]): (5.51, 21.00) --> (0.38, 18.20)
[05/30 11:54:26    41s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:26    41s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=586.1MB) @(0:00:41.3 - 0:00:41.3).
[05/30 11:54:26    41s] Move report: Detail placement moves 286 insts, mean move: 0.75 um, max move: 7.34 um
[05/30 11:54:26    41s] 	Max move on inst (A_int_reg[7]): (5.55, 20.37) --> (0.38, 18.20)
[05/30 11:54:26    41s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 586.1MB
[05/30 11:54:26    41s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:26    41s]   maximum (X+Y) =         7.34 um
[05/30 11:54:26    41s]   inst (A_int_reg[7]) with max move: (5.5475, 20.369) -> (0.38, 18.2)
[05/30 11:54:26    41s]   mean    (X+Y) =         0.75 um
[05/30 11:54:26    41s] Summary Report:
[05/30 11:54:26    41s] Instances move: 286 (out of 286 movable)
[05/30 11:54:26    41s] Mean displacement: 0.75 um
[05/30 11:54:26    41s] Max displacement: 7.34 um (Instance: A_int_reg[7]) (5.5475, 20.369) -> (0.38, 18.2)
[05/30 11:54:26    41s] 	Length: 25 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: SDFFR_X1
[05/30 11:54:26    41s] Total instances moved : 286
[05/30 11:54:26    41s] Total net length = 2.577e+03 (1.581e+03 9.967e+02) (ext = 5.880e+02)
[05/30 11:54:26    41s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 586.1MB
[05/30 11:54:26    41s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=586.1MB) @(0:00:41.3 - 0:00:41.3).
[05/30 11:54:26    41s] *** Finished refinePlace (0:00:41.3 mem=586.1M) ***
[05/30 11:54:26    41s] Total net length = 2.583e+03 (1.581e+03 1.003e+03) (ext = 5.877e+02)
[05/30 11:54:26    41s] *** End of Placement (cpu=0:00:00.9, real=0:00:01.0, mem=586.1M) ***
[05/30 11:54:26    41s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:26    41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:26    41s] default core: bins with density >  0.75 =    0 % ( 0 / 12 )
[05/30 11:54:26    41s] Density distribution unevenness ratio = 15.310%
[05/30 11:54:26    41s] *** Free Virtual Timing Model ...(mem=586.1M)
[05/30 11:54:26    41s] Starting congestion repair ...
[05/30 11:54:26    41s] *** Starting trialRoute (mem=586.1M) ***
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:26    41s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:26    41s] Options:  -noPinGuide
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] routingBox: (-3200 -3200) (88700 84400)
[05/30 11:54:26    41s] coreBox:    (0 0) (85500 81200)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Phase 1a route (0:00:00.0 586.1M):
[05/30 11:54:26    41s] Est net length = 2.948e+03um = 1.732e+03H + 1.216e+03V
[05/30 11:54:26    41s] Usage: (10.8%H 18.2%V) = (2.268e+03um 2.687e+03um) = (1288 1563)
[05/30 11:54:26    41s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/30 11:54:26    41s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Phase 1b route (0:00:00.0 587.1M):
[05/30 11:54:26    41s] Usage: (10.7%H 18.2%V) = (2.259e+03um 2.681e+03um) = (1284 1562)
[05/30 11:54:26    41s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Phase 1c route (0:00:00.0 587.1M):
[05/30 11:54:26    41s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:26    41s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Phase 1d route (0:00:00.0 587.1M):
[05/30 11:54:26    41s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:26    41s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Phase 1a-1d Overflow: 0.00% H + 0.16% V (0:00:00.0 587.1M)

[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Phase 1e route (0:00:00.0 588.1M):
[05/30 11:54:26    41s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:26    41s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Overflow: 0.00% H + 0.16% V (0:00:00.0 588.1M)

[05/30 11:54:26    41s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:26    41s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Congestion distribution:
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Remain	cntH		cntV
[05/30 11:54:26    41s] --------------------------------------
[05/30 11:54:26    41s]  -1:	0	 0.00%	1	 0.16%
[05/30 11:54:26    41s] --------------------------------------
[05/30 11:54:26    41s]   0:	0	 0.00%	3	 0.48%
[05/30 11:54:26    41s]   1:	0	 0.00%	5	 0.80%
[05/30 11:54:26    41s]   2:	0	 0.00%	8	 1.28%
[05/30 11:54:26    41s]   3:	0	 0.00%	15	 2.40%
[05/30 11:54:26    41s]   4:	0	 0.00%	30	 4.80%
[05/30 11:54:26    41s]   5:	625	100.00%	563	90.08%
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Global route (cpu=0.0s real=0.0s 588.1M)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] *** After '-updateRemainTrks' operation: 
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Usage: (11.2%H 18.5%V) = (2.388e+03um 2.691e+03um) = (1337 1585)
[05/30 11:54:26    41s] Overflow: 3 = 0 (0.00% H) + 3 (0.55% V)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Phase 1l Overflow: 0.00% H + 0.55% V (0:00:00.0 596.1M)

[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Congestion distribution:
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Remain	cntH		cntV
[05/30 11:54:26    41s] --------------------------------------
[05/30 11:54:26    41s]  -2:	0	 0.00%	1	 0.16%
[05/30 11:54:26    41s]  -1:	0	 0.00%	2	 0.32%
[05/30 11:54:26    41s] --------------------------------------
[05/30 11:54:26    41s]   0:	0	 0.00%	2	 0.32%
[05/30 11:54:26    41s]   1:	0	 0.00%	8	 1.28%
[05/30 11:54:26    41s]   2:	0	 0.00%	14	 2.24%
[05/30 11:54:26    41s]   3:	0	 0.00%	15	 2.40%
[05/30 11:54:26    41s]   4:	0	 0.00%	23	 3.68%
[05/30 11:54:26    41s]   5:	625	100.00%	560	89.60%
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] *** Completed Phase 1 route (0:00:00.0 596.1M) ***
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Total length: 3.431e+03um, number of vias: 1997
[05/30 11:54:26    41s] M1(H) length: 2.000e+02um, number of vias: 1098
[05/30 11:54:26    41s] M2(V) length: 1.403e+03um, number of vias: 777
[05/30 11:54:26    41s] M3(H) length: 1.665e+03um, number of vias: 42
[05/30 11:54:26    41s] M4(V) length: 3.598e+01um, number of vias: 40
[05/30 11:54:26    41s] M5(H) length: 2.352e+01um, number of vias: 40
[05/30 11:54:26    41s] M6(V) length: 1.039e+02um, number of vias: 0
[05/30 11:54:26    41s] M7(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:26    41s] M8(V) length: 0.000e+00um, number of vias: 0
[05/30 11:54:26    41s] M9(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:26    41s] M10(V) length: 0.000e+00um
[05/30 11:54:26    41s] *** Completed Phase 2 route (0:00:00.0 596.1M) ***
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] *** Finished all Phases (cpu=0:00:00.0 mem=596.1M) ***
[05/30 11:54:26    41s] Peak Memory Usage was 596.1M 
[05/30 11:54:26    41s] *** Finished trialRoute (cpu=0:00:00.0 mem=596.1M) ***
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:26    41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:26    41s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] ** np local hotspot detection info verbose **
[05/30 11:54:26    41s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] describeCongestion: hCong = 0.00 vCong = 0.00
[05/30 11:54:26    41s] Trial Route Overflow 0.000000(H) 0.546274(V).
[05/30 11:54:26    41s] Start repairing congestion with level 1.
[05/30 11:54:26    41s] Skipped repairing congestion.
[05/30 11:54:26    41s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[05/30 11:54:26    41s] *** Finishing placeDesign default flow ***
[05/30 11:54:26    41s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 586.1M **
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] *** Summary of all messages that are not suppressed in this session:
[05/30 11:54:26    41s] Severity  ID               Count  Summary                                  
[05/30 11:54:26    41s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[05/30 11:54:26    41s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[05/30 11:54:26    41s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[05/30 11:54:26    41s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[05/30 11:54:26    41s] *** Message Summary: 4 warning(s), 0 error(s)
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] <CMD> timeDesign -preCTS -numPaths 200
[05/30 11:54:26    41s] *** Starting trialRoute (mem=586.1M) ***
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:26    41s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:26    41s] Start to check current routing status for nets...
[05/30 11:54:26    41s] All nets are already routed correctly.
[05/30 11:54:26    41s] *** Finishing trialRoute (mem=586.1M) ***
[05/30 11:54:26    41s] 
[05/30 11:54:26    41s] Extraction called for design 'alu_conv' of instances=286 and nets=402 using extraction engine 'preRoute' .
[05/30 11:54:26    41s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:26    41s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:26    41s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:26    41s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:26    41s] RCMode: PreRoute
[05/30 11:54:26    41s]       RC Corner Indexes            0   
[05/30 11:54:26    41s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:26    41s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:26    41s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:26    41s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:26    41s] Shrink Factor                : 1.00000
[05/30 11:54:26    41s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:26    41s] Initializing multi-corner resistance tables ...
[05/30 11:54:26    41s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 586.145M)
[05/30 11:54:26    41s] Effort level <high> specified for reg2reg path_group
[05/30 11:54:26    41s] Found active setup analysis view an
[05/30 11:54:26    41s] Found active hold analysis view an
[05/30 11:54:26    41s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via1_4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/30 11:54:26    41s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via3_2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/30 11:54:26    41s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via4_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/30 11:54:26    41s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via2_8' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/30 11:54:26    41s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via5_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/30 11:54:26    41s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:26    41s] AAE_THRD: End delay calculation. (MEM=620.785 CPU=0:00:00.0 REAL=0:00:00.0)
[05/30 11:54:26    41s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  | -0.004  |  0.868  |
|           TNS (ns):| -0.004  | -0.004  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.000%
Routing Overflow: 0.00% H and 0.55% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/30 11:54:27    41s] Total CPU time: 0.34 sec
[05/30 11:54:27    41s] Total Real time: 1.0 sec
[05/30 11:54:27    41s] Total Memory Usage: 611.238281 Mbytes
[05/30 11:54:27    41s] <CMD> optDesign -preCTS -numPaths 200
[05/30 11:54:27    41s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:27    41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:27    41s] GigaOpt running with 1 threads.
[05/30 11:54:27    41s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 617.3M, totSessionCpu=0:00:42 **
[05/30 11:54:27    41s] Added -handlePreroute to trialRouteMode
[05/30 11:54:27    41s] *** optDesign -preCTS ***
[05/30 11:54:27    41s] DRC Margin: user margin 0.0; extra margin 0.2
[05/30 11:54:27    41s] Setup Target Slack: user slack 0; extra slack 0.1
[05/30 11:54:27    41s] Hold Target Slack: user slack 0
[05/30 11:54:27    41s] Multi-VT timing optimization disabled based on library information.
[05/30 11:54:27    41s] *** Starting trialRoute (mem=617.3M) ***
[05/30 11:54:27    41s] 
[05/30 11:54:27    41s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:27    41s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:27    41s] Start to check current routing status for nets...
[05/30 11:54:27    41s] All nets are already routed correctly.
[05/30 11:54:27    41s] *** Finishing trialRoute (mem=617.3M) ***
[05/30 11:54:27    41s] 
[05/30 11:54:27    41s] Found active setup analysis view an
[05/30 11:54:27    41s] Found active hold analysis view an
[05/30 11:54:27    41s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.004  |
|           TNS (ns):| -0.004  |
|    Violating Paths:|    1    |
|          All Paths:|   240   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 615.2M, totSessionCpu=0:00:42 **
[05/30 11:54:27    41s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[05/30 11:54:27    41s] *** Starting optimizing excluded clock nets MEM= 615.2M) ***
[05/30 11:54:27    41s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 615.2M) ***
[05/30 11:54:27    41s] Info: 1 clock net  excluded from IPO operation.
[05/30 11:54:27    41s] *info: There are 9 candidate Buffer cells
[05/30 11:54:27    41s] *info: There are 6 candidate Inverter cells
[05/30 11:54:27    41s] 
[05/30 11:54:27    42s] Netlist preparation processing... 
[05/30 11:54:27    42s] Removed 0 instance
[05/30 11:54:27    42s] *info: Marking 0 isolation instances dont touch
[05/30 11:54:27    42s] *info: Marking 0 level shifter instances dont touch
[05/30 11:54:27    42s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 690.0M, totSessionCpu=0:00:42 **
[05/30 11:54:27    42s] Begin: GigaOpt Global Optimization
[05/30 11:54:27    42s] Info: 1 clock net  excluded from IPO operation.
[05/30 11:54:27    42s] *info: 1 clock net excluded
[05/30 11:54:27    42s] *info: 2 special nets excluded.
[05/30 11:54:27    42s] *info: 5 no-driver nets excluded.
[05/30 11:54:27    42s] ** GigaOpt Global Opt WNS Slack -0.004  TNS Slack -0.004 
[05/30 11:54:28    42s] +--------+--------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:28    42s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[05/30 11:54:28    42s] +--------+--------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:28    42s] |  -0.004|  -0.004|    40.00%|   0:00:00.0|  751.4M|        an|  default| C_int_reg[15]/D  |
[05/30 11:54:28    42s] +--------+--------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=751.4M) ***
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=751.4M) ***
[05/30 11:54:28    42s] ** GigaOpt Global Opt End WNS Slack -0.004  TNS Slack -0.004 
[05/30 11:54:28    42s] End: GigaOpt Global Optimization
[05/30 11:54:28    42s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 707.2M, totSessionCpu=0:00:43 **
[05/30 11:54:28    42s] *** Timing NOT met, worst failing slack is -0.004
[05/30 11:54:28    42s] *** Check timing (0:00:00.0)
[05/30 11:54:28    42s] Info: 1 clock net  excluded from IPO operation.
[05/30 11:54:28    42s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 705.2M, totSessionCpu=0:00:43 **
[05/30 11:54:28    42s] **INFO : Launching the early exit mechanism
[05/30 11:54:28    42s] *** Starting refinePlace (0:00:42.8 mem=705.2M) ***
[05/30 11:54:28    42s] Total net length = 2.750e+03 (1.680e+03 1.071e+03) (ext = 6.084e+02)
[05/30 11:54:28    42s] default core: bins with density >  0.75 =    0 % ( 0 / 12 )
[05/30 11:54:28    42s] Density distribution unevenness ratio = 15.310%
[05/30 11:54:28    42s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=705.2MB) @(0:00:42.8 - 0:00:42.8).
[05/30 11:54:28    42s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:28    42s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 705.2MB
[05/30 11:54:28    42s] Starting refinePlace ...
[05/30 11:54:28    42s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 11:54:28    42s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=705.2MB) @(0:00:42.8 - 0:00:42.8).
[05/30 11:54:28    42s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:28    42s] wireLenOptFixPriorityInst 0 inst fixed
[05/30 11:54:28    42s] Placement tweakage begins.
[05/30 11:54:28    42s] wire length = 2.583e+03 = 1.581e+03 H + 1.003e+03 V
[05/30 11:54:28    42s] wire length = 2.583e+03 = 1.581e+03 H + 1.003e+03 V
[05/30 11:54:28    42s] Placement tweakage ends.
[05/30 11:54:28    42s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:28    42s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:28    42s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=705.2MB) @(0:00:42.8 - 0:00:42.8).
[05/30 11:54:28    42s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:28    42s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 705.2MB
[05/30 11:54:28    42s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:28    42s]   maximum (X+Y) =         0.00 um
[05/30 11:54:28    42s]   mean    (X+Y) =         0.00 um
[05/30 11:54:28    42s] Summary Report:
[05/30 11:54:28    42s] Instances move: 0 (out of 286 movable)
[05/30 11:54:28    42s] Mean displacement: 0.00 um
[05/30 11:54:28    42s] Max displacement: 0.00 um 
[05/30 11:54:28    42s] Total instances moved : 0
[05/30 11:54:28    42s] Total net length = 2.583e+03 (1.581e+03 1.003e+03) (ext = 5.877e+02)
[05/30 11:54:28    42s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 705.2MB
[05/30 11:54:28    42s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=705.2MB) @(0:00:42.8 - 0:00:42.8).
[05/30 11:54:28    42s] *** Finished refinePlace (0:00:42.8 mem=705.2M) ***
[05/30 11:54:28    42s] Total net length = 2.583e+03 (1.581e+03 1.003e+03) (ext = 5.877e+02)
[05/30 11:54:28    42s] default core: bins with density >  0.75 =    0 % ( 0 / 12 )
[05/30 11:54:28    42s] Density distribution unevenness ratio = 15.310%
[05/30 11:54:28    42s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[05/30 11:54:28    42s] *** Starting trialRoute (mem=705.2M) ***
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:28    42s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:28    42s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Nr of prerouted/Fixed nets = 0
[05/30 11:54:28    42s] routingBox: (-3200 -3200) (88700 84400)
[05/30 11:54:28    42s] coreBox:    (0 0) (85500 81200)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1a route (0:00:00.0 705.2M):
[05/30 11:54:28    42s] Est net length = 2.948e+03um = 1.732e+03H + 1.216e+03V
[05/30 11:54:28    42s] Usage: (10.8%H 18.2%V) = (2.268e+03um 2.687e+03um) = (1288 1563)
[05/30 11:54:28    42s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1b route (0:00:00.0 707.2M):
[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.259e+03um 2.681e+03um) = (1284 1562)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1c route (0:00:00.0 707.2M):
[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1d route (0:00:00.0 707.2M):
[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1a-1d Overflow: 0.00% H + 0.16% V (0:00:00.0 707.2M)

[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1e route (0:00:00.0 707.2M):
[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Overflow: 0.00% H + 0.16% V (0:00:00.0 707.2M)

[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Congestion distribution:
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Remain	cntH		cntV
[05/30 11:54:28    42s] --------------------------------------
[05/30 11:54:28    42s]  -1:	0	 0.00%	1	 0.16%
[05/30 11:54:28    42s] --------------------------------------
[05/30 11:54:28    42s]   0:	0	 0.00%	3	 0.48%
[05/30 11:54:28    42s]   1:	0	 0.00%	5	 0.80%
[05/30 11:54:28    42s]   2:	0	 0.00%	8	 1.28%
[05/30 11:54:28    42s]   3:	0	 0.00%	15	 2.40%
[05/30 11:54:28    42s]   4:	0	 0.00%	30	 4.80%
[05/30 11:54:28    42s]   5:	625	100.00%	563	90.08%
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Global route (cpu=0.0s real=0.0s 707.2M)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] *** After '-updateRemainTrks' operation: 
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Usage: (11.2%H 18.5%V) = (2.388e+03um 2.691e+03um) = (1337 1585)
[05/30 11:54:28    42s] Overflow: 3 = 0 (0.00% H) + 3 (0.55% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1l Overflow: 0.00% H + 0.55% V (0:00:00.0 715.2M)

[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Congestion distribution:
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Remain	cntH		cntV
[05/30 11:54:28    42s] --------------------------------------
[05/30 11:54:28    42s]  -2:	0	 0.00%	1	 0.16%
[05/30 11:54:28    42s]  -1:	0	 0.00%	2	 0.32%
[05/30 11:54:28    42s] --------------------------------------
[05/30 11:54:28    42s]   0:	0	 0.00%	2	 0.32%
[05/30 11:54:28    42s]   1:	0	 0.00%	8	 1.28%
[05/30 11:54:28    42s]   2:	0	 0.00%	14	 2.24%
[05/30 11:54:28    42s]   3:	0	 0.00%	15	 2.40%
[05/30 11:54:28    42s]   4:	0	 0.00%	23	 3.68%
[05/30 11:54:28    42s]   5:	625	100.00%	560	89.60%
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] *** Completed Phase 1 route (0:00:00.0 715.2M) ***
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Total length: 3.431e+03um, number of vias: 1997
[05/30 11:54:28    42s] M1(H) length: 2.000e+02um, number of vias: 1098
[05/30 11:54:28    42s] M2(V) length: 1.403e+03um, number of vias: 777
[05/30 11:54:28    42s] M3(H) length: 1.665e+03um, number of vias: 42
[05/30 11:54:28    42s] M4(V) length: 3.598e+01um, number of vias: 40
[05/30 11:54:28    42s] M5(H) length: 2.352e+01um, number of vias: 40
[05/30 11:54:28    42s] M6(V) length: 1.039e+02um, number of vias: 0
[05/30 11:54:28    42s] M7(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:28    42s] M8(V) length: 0.000e+00um, number of vias: 0
[05/30 11:54:28    42s] M9(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:28    42s] M10(V) length: 0.000e+00um
[05/30 11:54:28    42s] *** Completed Phase 2 route (0:00:00.0 715.2M) ***
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] *** Finished all Phases (cpu=0:00:00.0 mem=715.2M) ***
[05/30 11:54:28    42s] Peak Memory Usage was 715.2M 
[05/30 11:54:28    42s] *** Finished trialRoute (cpu=0:00:00.0 mem=715.2M) ***
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Extraction called for design 'alu_conv' of instances=286 and nets=402 using extraction engine 'preRoute' .
[05/30 11:54:28    42s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:28    42s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:28    42s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:28    42s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:28    42s] RCMode: PreRoute
[05/30 11:54:28    42s]       RC Corner Indexes            0   
[05/30 11:54:28    42s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:28    42s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:28    42s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:28    42s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:28    42s] Shrink Factor                : 1.00000
[05/30 11:54:28    42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:28    42s] Initializing multi-corner resistance tables ...
[05/30 11:54:28    42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 715.242M)
[05/30 11:54:28    42s] Trial Route Overflow 0.0(H) 0.54627416998(V)
[05/30 11:54:28    42s] Starting congestion repair ...
[05/30 11:54:28    42s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:28    42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:28    42s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] ** np local hotspot detection info verbose **
[05/30 11:54:28    42s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] describeCongestion: hCong = 0.00 vCong = 0.00
[05/30 11:54:28    42s] Start repairing congestion with level 1.
[05/30 11:54:28    42s] Skipped repairing congestion.
[05/30 11:54:28    42s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[05/30 11:54:28    42s] *** Starting trialRoute (mem=707.2M) ***
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:28    42s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:28    42s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Nr of prerouted/Fixed nets = 0
[05/30 11:54:28    42s] routingBox: (-3200 -3200) (88700 84400)
[05/30 11:54:28    42s] coreBox:    (0 0) (85500 81200)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1a route (0:00:00.0 707.2M):
[05/30 11:54:28    42s] Est net length = 2.948e+03um = 1.732e+03H + 1.216e+03V
[05/30 11:54:28    42s] Usage: (10.8%H 18.2%V) = (2.268e+03um 2.687e+03um) = (1288 1563)
[05/30 11:54:28    42s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1b route (0:00:00.0 707.2M):
[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.259e+03um 2.681e+03um) = (1284 1562)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1c route (0:00:00.0 707.2M):
[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1d route (0:00:00.0 707.2M):
[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1a-1d Overflow: 0.00% H + 0.16% V (0:00:00.0 707.2M)

[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1e route (0:00:00.0 707.2M):
[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Overflow: 0.00% H + 0.16% V (0:00:00.0 707.2M)

[05/30 11:54:28    42s] Usage: (10.7%H 18.2%V) = (2.251e+03um 2.680e+03um) = (1280 1561)
[05/30 11:54:28    42s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Congestion distribution:
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Remain	cntH		cntV
[05/30 11:54:28    42s] --------------------------------------
[05/30 11:54:28    42s]  -1:	0	 0.00%	1	 0.16%
[05/30 11:54:28    42s] --------------------------------------
[05/30 11:54:28    42s]   0:	0	 0.00%	3	 0.48%
[05/30 11:54:28    42s]   1:	0	 0.00%	5	 0.80%
[05/30 11:54:28    42s]   2:	0	 0.00%	8	 1.28%
[05/30 11:54:28    42s]   3:	0	 0.00%	15	 2.40%
[05/30 11:54:28    42s]   4:	0	 0.00%	30	 4.80%
[05/30 11:54:28    42s]   5:	625	100.00%	563	90.08%
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Global route (cpu=0.0s real=0.0s 707.2M)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] *** After '-updateRemainTrks' operation: 
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Usage: (11.2%H 18.5%V) = (2.388e+03um 2.691e+03um) = (1337 1585)
[05/30 11:54:28    42s] Overflow: 3 = 0 (0.00% H) + 3 (0.55% V)
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Phase 1l Overflow: 0.00% H + 0.55% V (0:00:00.0 707.2M)

[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Congestion distribution:
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Remain	cntH		cntV
[05/30 11:54:28    42s] --------------------------------------
[05/30 11:54:28    42s]  -2:	0	 0.00%	1	 0.16%
[05/30 11:54:28    42s]  -1:	0	 0.00%	2	 0.32%
[05/30 11:54:28    42s] --------------------------------------
[05/30 11:54:28    42s]   0:	0	 0.00%	2	 0.32%
[05/30 11:54:28    42s]   1:	0	 0.00%	8	 1.28%
[05/30 11:54:28    42s]   2:	0	 0.00%	14	 2.24%
[05/30 11:54:28    42s]   3:	0	 0.00%	15	 2.40%
[05/30 11:54:28    42s]   4:	0	 0.00%	23	 3.68%
[05/30 11:54:28    42s]   5:	625	100.00%	560	89.60%
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] *** Completed Phase 1 route (0:00:00.0 707.2M) ***
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Total length: 3.431e+03um, number of vias: 1997
[05/30 11:54:28    42s] M1(H) length: 2.000e+02um, number of vias: 1098
[05/30 11:54:28    42s] M2(V) length: 1.403e+03um, number of vias: 777
[05/30 11:54:28    42s] M3(H) length: 1.665e+03um, number of vias: 42
[05/30 11:54:28    42s] M4(V) length: 3.598e+01um, number of vias: 40
[05/30 11:54:28    42s] M5(H) length: 2.352e+01um, number of vias: 40
[05/30 11:54:28    42s] M6(V) length: 1.039e+02um, number of vias: 0
[05/30 11:54:28    42s] M7(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:28    42s] M8(V) length: 0.000e+00um, number of vias: 0
[05/30 11:54:28    42s] M9(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:28    42s] M10(V) length: 0.000e+00um
[05/30 11:54:28    42s] *** Completed Phase 2 route (0:00:00.0 707.2M) ***
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] *** Finished all Phases (cpu=0:00:00.0 mem=707.2M) ***
[05/30 11:54:28    42s] Peak Memory Usage was 707.2M 
[05/30 11:54:28    42s] *** Finished trialRoute (cpu=0:00:00.0 mem=707.2M) ***
[05/30 11:54:28    42s] 
[05/30 11:54:28    42s] Extraction called for design 'alu_conv' of instances=286 and nets=402 using extraction engine 'preRoute' .
[05/30 11:54:28    42s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:28    42s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:28    42s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:28    42s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:28    42s] RCMode: PreRoute
[05/30 11:54:28    42s]       RC Corner Indexes            0   
[05/30 11:54:28    42s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:28    42s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:28    42s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:28    42s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:28    42s] Shrink Factor                : 1.00000
[05/30 11:54:28    42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:28    42s] Initializing multi-corner resistance tables ...
[05/30 11:54:28    42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 707.195M)
[05/30 11:54:28    42s] Extraction called for design 'alu_conv' of instances=286 and nets=402 using extraction engine 'preRoute' .
[05/30 11:54:28    42s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:28    42s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:28    42s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:28    42s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:28    42s] RCMode: PreRoute
[05/30 11:54:28    42s]       RC Corner Indexes            0   
[05/30 11:54:28    42s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:28    42s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:28    42s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:28    42s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:28    42s] Shrink Factor                : 1.00000
[05/30 11:54:28    42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:28    42s] Initializing multi-corner resistance tables ...
[05/30 11:54:28    42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 707.195M)
[05/30 11:54:28    42s] #################################################################################
[05/30 11:54:28    42s] # Design Stage: PreRoute
[05/30 11:54:28    42s] # Design Mode: 90nm
[05/30 11:54:28    42s] # Analysis Mode: MMMC non-OCV
[05/30 11:54:28    42s] # Extraction Mode: default
[05/30 11:54:28    42s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/30 11:54:28    42s] # Switching Delay Calculation Engine to AAE
[05/30 11:54:28    42s] #################################################################################
[05/30 11:54:28    42s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:54:28    42s] Calculate delays in Single mode...
[05/30 11:54:28    42s] Topological Sorting (CPU = 0:00:00.0, MEM = 705.2M, InitMEM = 705.2M)
[05/30 11:54:28    42s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:28    42s] AAE_THRD: End delay calculation. (MEM=697.52 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:54:28    42s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 697.5M) ***
[05/30 11:54:28    42s] *** Timing NOT met, worst failing slack is -0.004
[05/30 11:54:28    42s] *** Check timing (0:00:00.1)
[05/30 11:54:28    42s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:28    42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:28    42s] *** Starting refinePlace (0:00:43.0 mem=697.5M) ***
[05/30 11:54:28    42s] Total net length = 2.750e+03 (1.680e+03 1.071e+03) (ext = 6.084e+02)
[05/30 11:54:28    42s] Total net length = 2.583e+03 (1.581e+03 1.003e+03) (ext = 5.877e+02)
[05/30 11:54:28    42s] ....10....20....30....40....50
[05/30 11:54:28    42s] INFO: #iter = 50, old_wl=1.04216e+06, new_wl=393124, |g|=2.01941, maxD=33822.00, avgD=403.48
[05/30 11:54:28    42s] Total net length = 2.826e+03 (1.660e+03 1.166e+03) (ext = 5.981e+02)
[05/30 11:54:28    42s] [CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=697.5MB) @(0:00:43.0 - 0:00:43.0).
[05/30 11:54:28    42s] Move report: CPR moves 48 insts, mean move: 8.47 um, max move: 22.51 um
[05/30 11:54:28    42s] 	Max move on inst (C_int_reg[15]): (33.44, 22.40) --> (16.53, 28.00)
[05/30 11:54:28    42s] default core: bins with density >  0.75 =    0 % ( 0 / 12 )
[05/30 11:54:28    42s] Density distribution unevenness ratio = 14.352%
[05/30 11:54:28    42s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=697.5MB) @(0:00:43.0 - 0:00:43.0).
[05/30 11:54:28    42s] Move report: Timing Driven Placement moves 48 insts, mean move: 8.47 um, max move: 22.51 um
[05/30 11:54:28    42s] 	Max move on inst (C_int_reg[15]): (33.44, 22.40) --> (16.53, 28.00)
[05/30 11:54:28    42s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 697.5MB
[05/30 11:54:28    42s] Starting refinePlace ...
[05/30 11:54:28    42s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 11:54:28    43s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=697.5MB) @(0:00:43.0 - 0:00:43.0).
[05/30 11:54:28    43s] Move report: preRPlace moves 64 insts, mean move: 1.08 um, max move: 3.11 um
[05/30 11:54:28    43s] 	Max move on inst (add_28_48/g1209): (9.31, 12.60) --> (7.60, 14.00)
[05/30 11:54:28    43s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[05/30 11:54:28    43s] wireLenOptFixPriorityInst 48 inst fixed
[05/30 11:54:28    43s] Placement tweakage begins.
[05/30 11:54:28    43s] wire length = 2.910e+03 = 1.709e+03 H + 1.201e+03 V
[05/30 11:54:28    43s] wire length = 2.903e+03 = 1.702e+03 H + 1.201e+03 V
[05/30 11:54:28    43s] Placement tweakage ends.
[05/30 11:54:28    43s] Move report: tweak moves 9 insts, mean move: 3.02 um, max move: 3.99 um
[05/30 11:54:28    43s] 	Max move on inst (add_28_48/g1169): (6.08, 32.20) --> (10.07, 32.20)
[05/30 11:54:28    43s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:28    43s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=697.5MB) @(0:00:43.0 - 0:00:43.0).
[05/30 11:54:28    43s] Move report: Detail placement moves 71 insts, mean move: 1.33 um, max move: 3.99 um
[05/30 11:54:28    43s] 	Max move on inst (add_28_48/g1169): (6.08, 32.20) --> (10.07, 32.20)
[05/30 11:54:28    43s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 697.5MB
[05/30 11:54:28    43s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:28    43s]   maximum (X+Y) =        21.56 um
[05/30 11:54:28    43s]   inst (C_int_reg[15]) with max move: (33.44, 22.4) -> (17.48, 28)
[05/30 11:54:28    43s]   mean    (X+Y) =         6.42 um
[05/30 11:54:28    43s] Total instances flipped for WireLenOpt: 19
[05/30 11:54:28    43s] Total instances flipped, including legalization: 7
[05/30 11:54:28    43s] Summary Report:
[05/30 11:54:28    43s] Instances move: 73 (out of 286 movable)
[05/30 11:54:28    43s] Mean displacement: 6.42 um
[05/30 11:54:28    43s] Max displacement: 21.56 um (Instance: C_int_reg[15]) (33.44, 22.4) -> (17.48, 28)
[05/30 11:54:28    43s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[05/30 11:54:28    43s] Total instances moved : 73
[05/30 11:54:28    43s] Total net length = 2.903e+03 (1.702e+03 1.201e+03) (ext = 5.926e+02)
[05/30 11:54:28    43s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 697.5MB
[05/30 11:54:28    43s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=697.5MB) @(0:00:43.0 - 0:00:43.0).
[05/30 11:54:28    43s] *** Finished refinePlace (0:00:43.0 mem=697.5M) ***
[05/30 11:54:28    43s] Total net length = 2.886e+03 (1.690e+03 1.196e+03) (ext = 5.926e+02)
[05/30 11:54:28    43s] default core: bins with density >  0.75 =    0 % ( 0 / 12 )
[05/30 11:54:28    43s] Density distribution unevenness ratio = 15.042%
[05/30 11:54:28    43s] *** Starting trialRoute (mem=697.5M) ***
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:28    43s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:28    43s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Nr of prerouted/Fixed nets = 0
[05/30 11:54:28    43s] routingBox: (-3200 -3200) (88700 84400)
[05/30 11:54:28    43s] coreBox:    (0 0) (85500 81200)
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Phase 1a route (0:00:00.0 697.5M):
[05/30 11:54:28    43s] Est net length = 3.278e+03um = 1.827e+03H + 1.452e+03V
[05/30 11:54:28    43s] Usage: (11.3%H 20.3%V) = (2.388e+03um 2.944e+03um) = (1355 1743)
[05/30 11:54:28    43s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/30 11:54:28    43s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Phase 1b route (0:00:00.0 697.5M):
[05/30 11:54:28    43s] Usage: (11.3%H 20.3%V) = (2.374e+03um 2.940e+03um) = (1349 1742)
[05/30 11:54:28    43s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Phase 1c route (0:00:00.0 697.5M):
[05/30 11:54:28    43s] Usage: (11.2%H 20.3%V) = (2.364e+03um 2.937e+03um) = (1344 1740)
[05/30 11:54:28    43s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Phase 1d route (0:00:00.0 697.5M):
[05/30 11:54:28    43s] Usage: (11.2%H 20.3%V) = (2.364e+03um 2.937e+03um) = (1344 1740)
[05/30 11:54:28    43s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Phase 1a-1d Overflow: 0.00% H + 0.48% V (0:00:00.0 697.5M)

[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Phase 1e route (0:00:00.0 697.5M):
[05/30 11:54:28    43s] Usage: (11.2%H 20.3%V) = (2.367e+03um 2.937e+03um) = (1346 1740)
[05/30 11:54:28    43s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Phase 1f route (0:00:00.0 697.5M):
[05/30 11:54:28    43s] Usage: (11.3%H 20.3%V) = (2.370e+03um 2.937e+03um) = (1348 1740)
[05/30 11:54:28    43s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Congestion distribution:
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Remain	cntH		cntV
[05/30 11:54:28    43s] --------------------------------------
[05/30 11:54:28    43s] --------------------------------------
[05/30 11:54:28    43s]   0:	0	 0.00%	8	 1.28%
[05/30 11:54:28    43s]   1:	0	 0.00%	2	 0.32%
[05/30 11:54:28    43s]   2:	0	 0.00%	12	 1.92%
[05/30 11:54:28    43s]   3:	0	 0.00%	12	 1.92%
[05/30 11:54:28    43s]   4:	0	 0.00%	31	 4.96%
[05/30 11:54:28    43s]   5:	625	100.00%	560	89.60%
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 697.5M)

[05/30 11:54:28    43s] Global route (cpu=0.0s real=0.0s 697.5M)
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] *** After '-updateRemainTrks' operation: 
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Usage: (12.2%H 21.2%V) = (2.613e+03um 3.044e+03um) = (1460 1818)
[05/30 11:54:28    43s] Overflow: 2 = 0 (0.00% H) + 2 (0.39% V)
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Phase 1l Overflow: 0.00% H + 0.39% V (0:00:00.0 698.5M)

[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Congestion distribution:
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Remain	cntH		cntV
[05/30 11:54:28    43s] --------------------------------------
[05/30 11:54:28    43s]  -2:	0	 0.00%	1	 0.16%
[05/30 11:54:28    43s]  -1:	0	 0.00%	1	 0.16%
[05/30 11:54:28    43s] --------------------------------------
[05/30 11:54:28    43s]   0:	0	 0.00%	6	 0.96%
[05/30 11:54:28    43s]   1:	0	 0.00%	7	 1.12%
[05/30 11:54:28    43s]   2:	0	 0.00%	18	 2.88%
[05/30 11:54:28    43s]   3:	0	 0.00%	15	 2.40%
[05/30 11:54:28    43s]   4:	0	 0.00%	23	 3.68%
[05/30 11:54:28    43s]   5:	625	100.00%	554	88.64%
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] *** Completed Phase 1 route (0:00:00.0 698.5M) ***
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Total length: 3.784e+03um, number of vias: 2142
[05/30 11:54:28    43s] M1(H) length: 1.842e+02um, number of vias: 1098
[05/30 11:54:28    43s] M2(V) length: 1.519e+03um, number of vias: 804
[05/30 11:54:28    43s] M3(H) length: 1.729e+03um, number of vias: 87
[05/30 11:54:28    43s] M4(V) length: 6.328e+01um, number of vias: 77
[05/30 11:54:28    43s] M5(H) length: 1.025e+02um, number of vias: 76
[05/30 11:54:28    43s] M6(V) length: 1.862e+02um, number of vias: 0
[05/30 11:54:28    43s] M7(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:28    43s] M8(V) length: 0.000e+00um, number of vias: 0
[05/30 11:54:28    43s] M9(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:28    43s] M10(V) length: 0.000e+00um
[05/30 11:54:28    43s] *** Completed Phase 2 route (0:00:00.0 698.5M) ***
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] *** Finished all Phases (cpu=0:00:00.0 mem=698.5M) ***
[05/30 11:54:28    43s] Peak Memory Usage was 705.5M 
[05/30 11:54:28    43s] *** Finished trialRoute (cpu=0:00:00.0 mem=698.5M) ***
[05/30 11:54:28    43s] 
[05/30 11:54:28    43s] Extraction called for design 'alu_conv' of instances=286 and nets=402 using extraction engine 'preRoute' .
[05/30 11:54:28    43s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:28    43s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:28    43s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:28    43s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:28    43s] RCMode: PreRoute
[05/30 11:54:28    43s]       RC Corner Indexes            0   
[05/30 11:54:28    43s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:28    43s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:28    43s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:28    43s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:28    43s] Shrink Factor                : 1.00000
[05/30 11:54:28    43s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:28    43s] Initializing multi-corner resistance tables ...
[05/30 11:54:28    43s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 698.480M)
[05/30 11:54:28    43s] Found active setup analysis view an
[05/30 11:54:28    43s] Found active hold analysis view an
[05/30 11:54:28    43s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:28    43s] AAE_THRD: End delay calculation. (MEM=697.059 CPU=0:00:00.0 REAL=0:00:00.0)
[05/30 11:54:28    43s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=678.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.002  |
|           TNS (ns):| -0.002  |
|    Violating Paths:|    1    |
|          All Paths:|   240   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 689.5M, totSessionCpu=0:00:43 **
[05/30 11:54:28    43s] *** Timing NOT met, worst failing slack is -0.002
[05/30 11:54:28    43s] *** Check timing (0:00:00.0)
[05/30 11:54:28    43s] Begin: GigaOpt Optimization in WNS mode
[05/30 11:54:28    43s] Info: 1 clock net  excluded from IPO operation.
[05/30 11:54:28    43s] *info: 1 clock net excluded
[05/30 11:54:28    43s] *info: 2 special nets excluded.
[05/30 11:54:28    43s] *info: 5 no-driver nets excluded.
[05/30 11:54:28    43s] Effort level <high> specified for reg2reg path_group
[05/30 11:54:28    43s] ** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.002 Density 40.00
[05/30 11:54:28    43s] Optimizer WNS Pass 0
[05/30 11:54:28    43s] Active Path Group: reg2reg  
[05/30 11:54:28    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:28    43s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[05/30 11:54:28    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:28    43s] |  -0.002|   -0.002|  -0.002|   -0.002|    40.00%|   0:00:00.0|  748.0M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:28    43s] |   0.022|    0.022|   0.000|    0.000|    40.08%|   0:00:00.0|  755.5M|        an|  reg2reg| C_int_reg[15]/D  |
[05/30 11:54:28    43s] |   0.031|    0.031|   0.000|    0.000|    40.15%|   0:00:00.0|  755.5M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:28    43s] |   0.048|    0.048|   0.000|    0.000|    40.23%|   0:00:00.0|  755.5M|        an|  reg2reg| C_int_reg[15]/D  |
[05/30 11:54:28    43s] |   0.060|    0.060|   0.000|    0.000|    40.31%|   0:00:00.0|  756.7M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:28    43s] |   0.074|    0.074|   0.000|    0.000|    40.35%|   0:00:00.0|  756.7M|        an|  reg2reg| C_int_reg[15]/D  |
[05/30 11:54:28    43s] |   0.083|    0.083|   0.000|    0.000|    40.49%|   0:00:01.0|  756.7M|        an|  reg2reg| C_int_reg[15]/D  |
[05/30 11:54:29    43s] |   0.093|    0.093|   0.000|    0.000|    40.54%|   0:00:00.0|  756.7M|        an|  reg2reg| C_int_reg[15]/D  |
[05/30 11:54:29    43s] |   0.099|    0.099|   0.000|    0.000|    40.60%|   0:00:00.0|  756.7M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:29    43s] |   0.100|    0.102|   0.000|    0.000|    40.63%|   0:00:00.0|  756.7M|        NA|       NA| NA               |
[05/30 11:54:29    43s] |   0.100|    0.102|   0.000|    0.000|    40.63%|   0:00:00.0|  756.7M|        an|       NA| NA               |
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Finish Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=756.7M) ***
[05/30 11:54:29    43s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 40.63
[05/30 11:54:29    43s] *** Starting refinePlace (0:00:43.8 mem=756.7M) ***
[05/30 11:54:29    43s] *** Starting refinePlace (0:00:43.8 mem=756.7M) ***
[05/30 11:54:29    43s] Total net length = 3.070e+03 (1.799e+03 1.270e+03) (ext = 6.144e+02)
[05/30 11:54:29    43s] default core: bins with density >  0.75 =    0 % ( 0 / 12 )
[05/30 11:54:29    43s] Density distribution unevenness ratio = 15.144%
[05/30 11:54:29    43s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=756.7MB) @(0:00:43.8 - 0:00:43.8).
[05/30 11:54:29    43s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    43s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 756.7MB
[05/30 11:54:29    43s] Starting refinePlace ...
[05/30 11:54:29    43s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    43s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 11:54:29    43s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=756.7MB) @(0:00:43.8 - 0:00:43.8).
[05/30 11:54:29    43s] Move report: preRPlace moves 28 insts, mean move: 0.30 um, max move: 0.76 um
[05/30 11:54:29    43s] 	Max move on inst (add_28_48/FE_RC_8_0): (10.83, 19.60) --> (10.07, 19.60)
[05/30 11:54:29    43s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[05/30 11:54:29    43s] wireLenOptFixPriorityInst 0 inst fixed
[05/30 11:54:29    43s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    43s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=756.7MB) @(0:00:43.8 - 0:00:43.8).
[05/30 11:54:29    43s] Move report: Detail placement moves 28 insts, mean move: 0.30 um, max move: 0.76 um
[05/30 11:54:29    43s] 	Max move on inst (add_28_48/FE_RC_8_0): (10.83, 19.60) --> (10.07, 19.60)
[05/30 11:54:29    43s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 756.7MB
[05/30 11:54:29    43s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:29    43s]   maximum (X+Y) =         0.76 um
[05/30 11:54:29    43s]   inst (add_28_48/FE_RC_8_0) with max move: (10.83, 19.6) -> (10.07, 19.6)
[05/30 11:54:29    43s]   mean    (X+Y) =         0.30 um
[05/30 11:54:29    43s] Summary Report:
[05/30 11:54:29    43s] Instances move: 28 (out of 293 movable)
[05/30 11:54:29    43s] Mean displacement: 0.30 um
[05/30 11:54:29    43s] Max displacement: 0.76 um (Instance: add_28_48/FE_RC_8_0) (10.83, 19.6) -> (10.07, 19.6)
[05/30 11:54:29    43s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[05/30 11:54:29    43s] Total instances moved : 28
[05/30 11:54:29    43s] Total net length = 3.070e+03 (1.799e+03 1.270e+03) (ext = 6.144e+02)
[05/30 11:54:29    43s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 756.7MB
[05/30 11:54:29    43s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=756.7MB) @(0:00:43.8 - 0:00:43.8).
[05/30 11:54:29    43s] *** Finished refinePlace (0:00:43.8 mem=756.7M) ***
[05/30 11:54:29    43s] *** maximum move = 0.76 um ***
[05/30 11:54:29    43s] *** Finished refinePlace (0:00:43.8 mem=756.7M) ***
[05/30 11:54:29    43s] *** Finished re-routing un-routed nets (756.7M) ***
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=756.7M) ***
[05/30 11:54:29    43s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 40.63
[05/30 11:54:29    43s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 40.63
[05/30 11:54:29    43s] Active Path Group: reg2reg  
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] |   0.102|    0.102|   0.000|    0.000|    40.63%|   0:00:00.0|  756.7M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:29    43s] |   0.102|    0.102|   0.000|    0.000|    40.63%|   0:00:00.0|  756.7M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=756.7M) ***
[05/30 11:54:29    43s] Active Path Group: default 
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] |   0.295|    0.102|   0.000|    0.000|    40.63%|   0:00:00.0|  756.7M|        an|       NA| NA               |
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=756.7M) ***
[05/30 11:54:29    43s] *** Starting refinePlace (0:00:43.8 mem=756.7M) ***
[05/30 11:54:29    43s] *** Starting refinePlace (0:00:43.8 mem=756.7M) ***
[05/30 11:54:29    43s] Total net length = 3.075e+03 (1.805e+03 1.270e+03) (ext = 6.144e+02)
[05/30 11:54:29    43s] default core: bins with density >  0.75 =    0 % ( 0 / 12 )
[05/30 11:54:29    43s] Density distribution unevenness ratio = 15.144%
[05/30 11:54:29    43s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=756.7MB) @(0:00:43.8 - 0:00:43.8).
[05/30 11:54:29    43s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    43s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 756.7MB
[05/30 11:54:29    43s] Starting refinePlace ...
[05/30 11:54:29    43s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    43s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 11:54:29    43s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=756.7MB) @(0:00:43.8 - 0:00:43.8).
[05/30 11:54:29    43s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    43s] wireLenOptFixPriorityInst 0 inst fixed
[05/30 11:54:29    43s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    43s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=756.7MB) @(0:00:43.8 - 0:00:43.8).
[05/30 11:54:29    43s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    43s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 756.7MB
[05/30 11:54:29    43s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:29    43s]   maximum (X+Y) =         0.00 um
[05/30 11:54:29    43s]   mean    (X+Y) =         0.00 um
[05/30 11:54:29    43s] Summary Report:
[05/30 11:54:29    43s] Instances move: 0 (out of 293 movable)
[05/30 11:54:29    43s] Mean displacement: 0.00 um
[05/30 11:54:29    43s] Max displacement: 0.00 um 
[05/30 11:54:29    43s] Total instances moved : 0
[05/30 11:54:29    43s] Total net length = 3.075e+03 (1.805e+03 1.270e+03) (ext = 6.144e+02)
[05/30 11:54:29    43s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 756.7MB
[05/30 11:54:29    43s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=756.7MB) @(0:00:43.8 - 0:00:43.8).
[05/30 11:54:29    43s] *** Finished refinePlace (0:00:43.8 mem=756.7M) ***
[05/30 11:54:29    43s] *** maximum move = 0.00 um ***
[05/30 11:54:29    43s] *** Finished refinePlace (0:00:43.8 mem=756.7M) ***
[05/30 11:54:29    43s] *** Finished re-routing un-routed nets (756.7M) ***
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=756.7M) ***
[05/30 11:54:29    43s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 40.63
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=756.7M) ***
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] End: GigaOpt Optimization in WNS mode
[05/30 11:54:29    43s] Found active setup analysis view an
[05/30 11:54:29    43s] Found active hold analysis view an
[05/30 11:54:29    43s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=709.0M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  0.868  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.628%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 709.0M, totSessionCpu=0:00:44 **
[05/30 11:54:29    43s] Begin: GigaOpt harden opt
[05/30 11:54:29    43s] Info: 1 clock net  excluded from IPO operation.
[05/30 11:54:29    43s] *info: 1 clock net excluded
[05/30 11:54:29    43s] *info: 2 special nets excluded.
[05/30 11:54:29    43s] *info: 5 no-driver nets excluded.
[05/30 11:54:29    43s] Active Path Group: reg2reg  
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] |   0.102|    0.102|   0.000|    0.000|    40.63%|   0:00:00.0|  749.2M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:29    43s] |   0.102|    0.102|   0.000|    0.000|    40.63%|   0:00:00.0|  749.2M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=749.2M) ***
[05/30 11:54:29    43s] Active Path Group: default 
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] |   0.490|    0.102|   0.000|    0.000|    40.63%|   0:00:00.0|  749.2M|        an|       NA| NA               |
[05/30 11:54:29    43s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=749.2M) ***
[05/30 11:54:29    43s] End: GigaOpt harden opt
[05/30 11:54:29    43s] *** Starting trialRoute (mem=720.5M) ***
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:29    43s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:29    43s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Nr of prerouted/Fixed nets = 0
[05/30 11:54:29    43s] routingBox: (-3200 -3200) (88700 84400)
[05/30 11:54:29    43s] coreBox:    (0 0) (85500 81200)
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Phase 1a route (0:00:00.0 720.5M):
[05/30 11:54:29    43s] Est net length = 3.292e+03um = 1.840e+03H + 1.452e+03V
[05/30 11:54:29    43s] Usage: (11.4%H 20.5%V) = (2.407e+03um 2.962e+03um) = (1365 1755)
[05/30 11:54:29    43s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/30 11:54:29    43s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Phase 1b route (0:00:00.0 720.5M):
[05/30 11:54:29    43s] Usage: (11.3%H 20.4%V) = (2.393e+03um 2.958e+03um) = (1359 1754)
[05/30 11:54:29    43s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Phase 1c route (0:00:00.0 720.5M):
[05/30 11:54:29    43s] Usage: (11.3%H 20.4%V) = (2.383e+03um 2.958e+03um) = (1353 1753)
[05/30 11:54:29    43s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Phase 1d route (0:00:00.0 720.5M):
[05/30 11:54:29    43s] Usage: (11.3%H 20.4%V) = (2.383e+03um 2.958e+03um) = (1353 1753)
[05/30 11:54:29    43s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Phase 1a-1d Overflow: 0.00% H + 0.48% V (0:00:00.0 720.5M)

[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Phase 1e route (0:00:00.0 720.5M):
[05/30 11:54:29    43s] Usage: (11.3%H 20.4%V) = (2.385e+03um 2.958e+03um) = (1355 1753)
[05/30 11:54:29    43s] Overflow: 1 = 0 (0.00% H) + 1 (0.16% V)
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Phase 1f route (0:00:00.0 720.5M):
[05/30 11:54:29    43s] Usage: (11.3%H 20.4%V) = (2.388e+03um 2.958e+03um) = (1357 1753)
[05/30 11:54:29    43s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Congestion distribution:
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Remain	cntH		cntV
[05/30 11:54:29    43s] --------------------------------------
[05/30 11:54:29    43s] --------------------------------------
[05/30 11:54:29    43s]   0:	0	 0.00%	8	 1.28%
[05/30 11:54:29    43s]   1:	0	 0.00%	4	 0.64%
[05/30 11:54:29    43s]   2:	0	 0.00%	10	 1.60%
[05/30 11:54:29    43s]   3:	0	 0.00%	13	 2.08%
[05/30 11:54:29    43s]   4:	0	 0.00%	28	 4.48%
[05/30 11:54:29    43s]   5:	625	100.00%	562	89.92%
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 720.5M)

[05/30 11:54:29    43s] Global route (cpu=0.0s real=0.0s 720.5M)
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** After '-updateRemainTrks' operation: 
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Usage: (12.3%H 21.3%V) = (2.635e+03um 3.048e+03um) = (1472 1824)
[05/30 11:54:29    43s] Overflow: 2 = 0 (0.00% H) + 2 (0.39% V)
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Phase 1l Overflow: 0.00% H + 0.39% V (0:00:00.0 720.5M)

[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Congestion distribution:
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Remain	cntH		cntV
[05/30 11:54:29    43s] --------------------------------------
[05/30 11:54:29    43s]  -2:	0	 0.00%	1	 0.16%
[05/30 11:54:29    43s]  -1:	0	 0.00%	1	 0.16%
[05/30 11:54:29    43s] --------------------------------------
[05/30 11:54:29    43s]   0:	0	 0.00%	6	 0.96%
[05/30 11:54:29    43s]   1:	0	 0.00%	8	 1.28%
[05/30 11:54:29    43s]   2:	0	 0.00%	18	 2.88%
[05/30 11:54:29    43s]   3:	0	 0.00%	12	 1.92%
[05/30 11:54:29    43s]   4:	0	 0.00%	23	 3.68%
[05/30 11:54:29    43s]   5:	625	100.00%	556	88.96%
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Completed Phase 1 route (0:00:00.0 720.5M) ***
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Total length: 3.798e+03um, number of vias: 2162
[05/30 11:54:29    43s] M1(H) length: 1.822e+02um, number of vias: 1112
[05/30 11:54:29    43s] M2(V) length: 1.532e+03um, number of vias: 806
[05/30 11:54:29    43s] M3(H) length: 1.735e+03um, number of vias: 85
[05/30 11:54:29    43s] M4(V) length: 6.454e+01um, number of vias: 79
[05/30 11:54:29    43s] M5(H) length: 9.492e+01um, number of vias: 80
[05/30 11:54:29    43s] M6(V) length: 1.898e+02um, number of vias: 0
[05/30 11:54:29    43s] M7(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:29    43s] M8(V) length: 0.000e+00um, number of vias: 0
[05/30 11:54:29    43s] M9(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:29    43s] M10(V) length: 0.000e+00um
[05/30 11:54:29    43s] *** Completed Phase 2 route (0:00:00.0 720.5M) ***
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] *** Finished all Phases (cpu=0:00:00.0 mem=720.5M) ***
[05/30 11:54:29    43s] Peak Memory Usage was 720.5M 
[05/30 11:54:29    43s] *** Finished trialRoute (cpu=0:00:00.1 mem=720.5M) ***
[05/30 11:54:29    43s] 
[05/30 11:54:29    43s] Extraction called for design 'alu_conv' of instances=293 and nets=409 using extraction engine 'preRoute' .
[05/30 11:54:29    43s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:29    43s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:29    43s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:29    43s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:29    43s] RCMode: PreRoute
[05/30 11:54:29    43s]       RC Corner Indexes            0   
[05/30 11:54:29    43s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:29    43s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:29    43s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:29    43s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:29    43s] Shrink Factor                : 1.00000
[05/30 11:54:29    43s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:29    43s] Initializing multi-corner resistance tables ...
[05/30 11:54:29    43s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 720.539M)
[05/30 11:54:29    43s] #################################################################################
[05/30 11:54:29    43s] # Design Stage: PreRoute
[05/30 11:54:29    43s] # Design Mode: 90nm
[05/30 11:54:29    43s] # Analysis Mode: MMMC non-OCV
[05/30 11:54:29    43s] # Extraction Mode: default
[05/30 11:54:29    43s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/30 11:54:29    43s] # Switching Delay Calculation Engine to AAE
[05/30 11:54:29    43s] #################################################################################
[05/30 11:54:29    43s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:54:29    43s] Calculate delays in Single mode...
[05/30 11:54:29    43s] Topological Sorting (CPU = 0:00:00.0, MEM = 710.5M, InitMEM = 710.5M)
[05/30 11:54:29    43s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:29    44s] AAE_THRD: End delay calculation. (MEM=701.27 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:54:29    44s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 701.3M) ***
[05/30 11:54:29    44s] Begin: GigaOpt postEco DRV Optimization
[05/30 11:54:29    44s] Info: 1 clock net  excluded from IPO operation.
[05/30 11:54:29    44s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:29    44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:29    44s] +--------------------------------------------------------------------------------------------------------------------------+
[05/30 11:54:29    44s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
[05/30 11:54:29    44s] +--------------------------------------------------------------------------------------------------------------------------+
[05/30 11:54:29    44s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
[05/30 11:54:29    44s] +--------------------------------------------------------------------------------------------------------------------------+
[05/30 11:54:29    44s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.10 |  40.63  |            |           |
[05/30 11:54:29    44s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.10 |  40.63  |   0:00:00.0|     745.1M|
[05/30 11:54:29    44s] +--------------------------------------------------------------------------------------------------------------------------+
[05/30 11:54:29    44s] 
[05/30 11:54:29    44s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=745.1M) ***
[05/30 11:54:29    44s] 
[05/30 11:54:29    44s] End: GigaOpt postEco DRV Optimization
[05/30 11:54:29    44s] Found active setup analysis view an
[05/30 11:54:29    44s] Found active hold analysis view an
[05/30 11:54:29    44s] 
------------------------------------------------------------
         postEco DRV Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.100  |  0.100  |  0.868  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.628%
------------------------------------------------------------
GigaOpt: WNS changes after routing: 0.100 -> 0.100 (bump = 0.0)
[05/30 11:54:29    44s] Begin: GigaOpt postEco optimization
[05/30 11:54:29    44s] Info: 1 clock net  excluded from IPO operation.
[05/30 11:54:29    44s] *info: 1 clock net excluded
[05/30 11:54:29    44s] *info: 2 special nets excluded.
[05/30 11:54:29    44s] *info: 5 no-driver nets excluded.
[05/30 11:54:29    44s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 40.63
[05/30 11:54:29    44s] Optimizer WNS Pass 0
[05/30 11:54:29    44s] Active Path Group: reg2reg  
[05/30 11:54:29    44s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    44s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[05/30 11:54:29    44s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    44s] |   0.100|    0.100|   0.000|    0.000|    40.63%|   0:00:00.0|  749.2M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:29    44s] |   0.100|    0.100|   0.000|    0.000|    40.63%|   0:00:00.0|  749.2M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:29    44s] |   0.100|    0.102|   0.000|    0.000|    40.66%|   0:00:00.0|  752.6M|        NA|       NA| NA               |
[05/30 11:54:29    44s] |   0.100|    0.102|   0.000|    0.000|    40.66%|   0:00:00.0|  752.6M|        an|       NA| NA               |
[05/30 11:54:29    44s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:29    44s] 
[05/30 11:54:29    44s] *** Finish Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=752.6M) ***
[05/30 11:54:29    44s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 40.66
[05/30 11:54:29    44s] *** Starting refinePlace (0:00:44.2 mem=752.6M) ***
[05/30 11:54:29    44s] *** Starting refinePlace (0:00:44.2 mem=752.6M) ***
[05/30 11:54:29    44s] Total net length = 3.072e+03 (1.801e+03 1.271e+03) (ext = 6.136e+02)
[05/30 11:54:29    44s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    44s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 752.6MB
[05/30 11:54:29    44s] Starting refinePlace ...
[05/30 11:54:29    44s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    44s] wireLenOptFixPriorityInst 0 inst fixed
[05/30 11:54:29    44s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    44s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=752.6MB) @(0:00:44.2 - 0:00:44.2).
[05/30 11:54:29    44s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:29    44s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 752.6MB
[05/30 11:54:29    44s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:29    44s]   maximum (X+Y) =         0.00 um
[05/30 11:54:29    44s]   mean    (X+Y) =         0.00 um
[05/30 11:54:29    44s] Summary Report:
[05/30 11:54:29    44s] Instances move: 0 (out of 293 movable)
[05/30 11:54:29    44s] Mean displacement: 0.00 um
[05/30 11:54:29    44s] Max displacement: 0.00 um 
[05/30 11:54:29    44s] Total instances moved : 0
[05/30 11:54:29    44s] Total net length = 3.072e+03 (1.801e+03 1.271e+03) (ext = 6.136e+02)
[05/30 11:54:29    44s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 752.6MB
[05/30 11:54:29    44s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=752.6MB) @(0:00:44.2 - 0:00:44.2).
[05/30 11:54:29    44s] *** Finished refinePlace (0:00:44.2 mem=752.6M) ***
[05/30 11:54:29    44s] *** maximum move = 0.00 um ***
[05/30 11:54:29    44s] *** Finished refinePlace (0:00:44.2 mem=752.6M) ***
[05/30 11:54:29    44s] *** Finished re-routing un-routed nets (752.6M) ***
[05/30 11:54:29    44s] 
[05/30 11:54:29    44s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=752.6M) ***
[05/30 11:54:29    44s] ** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 40.66
[05/30 11:54:29    44s] 
[05/30 11:54:29    44s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=752.6M) ***
[05/30 11:54:29    44s] 
[05/30 11:54:29    44s] End: GigaOpt postEco optimization
[05/30 11:54:29    44s] GigaOpt: WNS changes after postEco optimization: 0.100 -> 0.100 (bump = 0.0)
[05/30 11:54:29    44s] GigaOpt: Skipping nonLegal postEco optimization
[05/30 11:54:29    44s] *** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
[05/30 11:54:29    44s] *** Starting trialRoute (mem=720.5M) ***
[05/30 11:54:29    44s] 
[05/30 11:54:29    44s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:29    44s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:29    44s] Start to check current routing status for nets...
[05/30 11:54:29    44s] All nets are already routed correctly.
[05/30 11:54:29    44s] *** Finishing trialRoute (mem=720.5M) ***
[05/30 11:54:29    44s] 
[05/30 11:54:29    44s] Extraction called for design 'alu_conv' of instances=293 and nets=409 using extraction engine 'preRoute' .
[05/30 11:54:29    44s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:29    44s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:29    44s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:29    44s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:29    44s] RCMode: PreRoute
[05/30 11:54:29    44s]       RC Corner Indexes            0   
[05/30 11:54:29    44s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:29    44s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:29    44s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:29    44s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:29    44s] Shrink Factor                : 1.00000
[05/30 11:54:29    44s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:29    44s] Initializing multi-corner resistance tables ...
[05/30 11:54:29    44s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 720.539M)
[05/30 11:54:29    44s] #################################################################################
[05/30 11:54:29    44s] # Design Stage: PreRoute
[05/30 11:54:29    44s] # Design Mode: 90nm
[05/30 11:54:29    44s] # Analysis Mode: MMMC non-OCV
[05/30 11:54:29    44s] # Extraction Mode: default
[05/30 11:54:29    44s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/30 11:54:29    44s] # Switching Delay Calculation Engine to AAE
[05/30 11:54:29    44s] #################################################################################
[05/30 11:54:29    44s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:54:29    44s] Calculate delays in Single mode...
[05/30 11:54:29    44s] Topological Sorting (CPU = 0:00:00.0, MEM = 710.5M, InitMEM = 710.5M)
[05/30 11:54:29    44s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:29    44s] AAE_THRD: End delay calculation. (MEM=702.004 CPU=0:00:00.0 REAL=0:00:00.0)
[05/30 11:54:29    44s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 702.0M) ***
[05/30 11:54:29    44s] Reported timing to dir ./timingReports
[05/30 11:54:29    44s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 692.5M, totSessionCpu=0:00:44 **
[05/30 11:54:29    44s] Found active setup analysis view an
[05/30 11:54:29    44s] Found active hold analysis view an
[05/30 11:54:29    44s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.102  |  0.868  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.659%
Routing Overflow: 0.00% H and 0.39% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 692.5M, totSessionCpu=0:00:45 **
[05/30 11:54:30    44s] *** Finished optDesign ***
[05/30 11:54:30    44s] <CMD> setDrawView place
[05/30 11:54:30    44s] <CMD> saveDesign alu_conv_pl.enc
[05/30 11:54:31    44s] Writing Netlist "alu_conv_pl.enc.dat/alu_conv.v.gz" ...
[05/30 11:54:31    44s] Saving AAE Data ...
[05/30 11:54:31    44s] Saving configuration ...
[05/30 11:54:31    44s] Saving preference file alu_conv_pl.enc.dat/enc.pref.tcl ...
[05/30 11:54:31    44s] Saving floorplan ...
[05/30 11:54:31    44s] Saving Drc markers ...
[05/30 11:54:32    44s] ... No Drc file written since there is no markers found.
[05/30 11:54:32    44s] Saving placement ...
[05/30 11:54:32    44s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=620.2M) ***
[05/30 11:54:32    44s] Saving route ...
[05/30 11:54:32    44s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=620.2M) ***
[05/30 11:54:32    44s] Writing DEF file 'alu_conv_pl.enc.dat/alu_conv.def.gz', current time is Tue May 30 11:54:32 2017 ...
[05/30 11:54:32    44s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:54:32    44s] DEF file 'alu_conv_pl.enc.dat/alu_conv.def.gz' is written, current time is Tue May 30 11:54:32 2017 ...
[05/30 11:54:32    44s] Saving rc congestion map alu_conv_pl.enc.dat/alu_conv.congmap.gz ...
[05/30 11:54:32    44s] Copying timing libraries...
[05/30 11:54:32    44s] .
[05/30 11:54:32    44s] Copying LEF files...
[05/30 11:54:32    44s] .
[05/30 11:54:32    44s] Copying Constraints file(s)...
[05/30 11:54:32    44s] Modifying View File...
[05/30 11:54:32    44s] Updating MMMC files...
[05/30 11:54:32    44s] Checking if file contains nested files: r2g.sdc
[05/30 11:54:32    44s] Modifying Globals File...
[05/30 11:54:32    44s] Modifying Power Constraints File...
[05/30 11:54:33    44s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:54:33    44s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:54:33    44s] 
[05/30 11:54:33    44s] <CMD> setCTSMode -engine ck
[05/30 11:54:46    45s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -unfixedInstBeforeCTS
[05/30 11:54:46    45s] -engine ck                              # enums={ck ccopt}, default=ck, user setting
[05/30 11:54:46    45s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 620.2M **
[05/30 11:54:46    45s] setCTSMode -engine ck -moveGateLimit 25
[05/30 11:54:46    45s] <clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] <clockDesign CMD> cleanupSpecifyClockTree
[05/30 11:54:46    45s] <clockDesign CMD> specifyClockTree -file Clock.ctstch
[05/30 11:54:46    45s] Checking spec file integrity...
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] Reading clock tree spec file 'Clock.ctstch' ...
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] RouteType               : FE_CTS_DEFAULT
[05/30 11:54:46    45s] PreferredExtraSpace     : 1
[05/30 11:54:46    45s] Shield                  : NONE
[05/30 11:54:46    45s] PreferLayer             : M3 M4 
[05/30 11:54:46    45s] RC Information for View an :
[05/30 11:54:46    45s] Est. Cap                : 0.138272(V=0.142029 H=0.134516) (ff/um) [6.91361e-05]
[05/30 11:54:46    45s] Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
[05/30 11:54:46    45s] Est. Via Res            : 4(ohm) [8]
[05/30 11:54:46    45s] Est. Via Cap            : 0.0387162(ff)
[05/30 11:54:46    45s] M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.132(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0377947(ff)
[05/30 11:54:46    45s] M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.135(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0376644(ff)
[05/30 11:54:46    45s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=4(ohm) viaCap=0.0387162(ff)
[05/30 11:54:46    45s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=4(ohm) viaCap=0.039768(ff)
[05/30 11:54:46    45s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=4(ohm) viaCap=0.039768(ff)
[05/30 11:54:46    45s] M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0.075(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0.075(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.247(ff/um) res=0.0375(ohm/um) viaRes=0.03(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.187(ff/um) res=0.0375(ohm/um) viaRes=0.03(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] RouteType               : FE_CTS_DEFAULT_LEAF
[05/30 11:54:46    45s] PreferredExtraSpace     : 1
[05/30 11:54:46    45s] Shield                  : NONE
[05/30 11:54:46    45s] PreferLayer             : M3 M4 
[05/30 11:54:46    45s] RC Information for View an :
[05/30 11:54:46    45s] Est. Cap                : 0.138272(V=0.142029 H=0.134516) (ff/um) [6.91361e-05]
[05/30 11:54:46    45s] Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
[05/30 11:54:46    45s] Est. Via Res            : 4(ohm) [8]
[05/30 11:54:46    45s] Est. Via Cap            : 0.0387162(ff)
[05/30 11:54:46    45s] M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.132(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0377947(ff)
[05/30 11:54:46    45s] M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.135(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0376644(ff)
[05/30 11:54:46    45s] M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=4(ohm) viaCap=0.0387162(ff)
[05/30 11:54:46    45s] M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=4(ohm) viaCap=0.039768(ff)
[05/30 11:54:46    45s] M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=4(ohm) viaCap=0.039768(ff)
[05/30 11:54:46    45s] M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0.075(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0.075(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.247(ff/um) res=0.0375(ohm/um) viaRes=0.03(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.187(ff/um) res=0.0375(ohm/um) viaRes=0.03(ohm) viaCap=0(ff)
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] Switching off Advanced RC Correlation modes in AAE mode.
[05/30 11:54:46    45s] Active Analysis Views for CTS are,
[05/30 11:54:46    45s] #1 an
[05/30 11:54:46    45s] Default Analysis Views is an
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] ****** AutoClockRootPin ******
[05/30 11:54:46    45s] AutoClockRootPin 1: clk
[05/30 11:54:46    45s] # NoGating         NO
[05/30 11:54:46    45s] # SetDPinAsSync    NO
[05/30 11:54:46    45s] # SetIoPinAsSync   NO
[05/30 11:54:46    45s] # SetAsyncSRPinAsSync   NO
[05/30 11:54:46    45s] # SetTriStEnPinAsSync   NO
[05/30 11:54:46    45s] # SetBBoxPinAsSync   NO
[05/30 11:54:46    45s] # RouteClkNet      YES
[05/30 11:54:46    45s] # PostOpt          YES
[05/30 11:54:46    45s] # RouteType        FE_CTS_DEFAULT
[05/30 11:54:46    45s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] ***** !! NOTE !! *****
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[05/30 11:54:46    45s] If you want to change the behavior, you need to use the SetDPinAsSync
[05/30 11:54:46    45s] or SetIoPinAsSync statement in the clock tree specification file,
[05/30 11:54:46    45s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[05/30 11:54:46    45s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[05/30 11:54:46    45s] before specifyClockTree command.
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=630.2M) ***
[05/30 11:54:46    45s] <clockDesign CMD> changeClockStatus -all -noFixedBuffers
[05/30 11:54:46    45s] Redoing specifyClockTree ...
[05/30 11:54:46    45s] Checking spec file integrity...
[05/30 11:54:46    45s] *** Changed status on (0) instances, and (0) nets in Clock clk.
[05/30 11:54:46    45s] *** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=630.2M) ***
[05/30 11:54:46    45s] <clockDesign CMD> deleteClockTree -all
[05/30 11:54:46    45s] Redoing specifyClockTree ...
[05/30 11:54:46    45s] Checking spec file integrity...
[05/30 11:54:46    45s] 
[05/30 11:54:46    45s] deleteClockTree Option :  -all 
[05/30 11:54:46    45s] List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
[05/30 11:54:46    45s] List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
[05/30 11:54:46    45s] List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
[05/30 11:54:46    45s] *** Removed (0) buffers and (0) inverters in Clock clk.
[05/30 11:54:46    45s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 630.180M)
[05/30 11:54:46    45s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=630.2M) ***
[05/30 11:54:46    45s] <clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
[05/30 11:54:46    45s] Redoing specifyClockTree ...
[05/30 11:54:46    45s] Checking spec file integrity...
[05/30 11:54:47    45s] List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
[05/30 11:54:47    45s] List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
[05/30 11:54:47    45s] List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
[05/30 11:54:47    45s] ***** Allocate Placement Memory Finished (MEM: 630.180M)
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Start to trace clock trees ...
[05/30 11:54:47    45s] *** Begin Tracer (mem=640.2M) ***
[05/30 11:54:47    45s] Tracing Clock clk ...
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Reconvergent mux Check for spec:clk 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] *** End Tracer (mem=640.2M) ***
[05/30 11:54:47    45s] ***** Allocate Obstruction Memory  Finished (MEM: 640.188M)
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] #############################################################################
[05/30 11:54:47    45s] #
[05/30 11:54:47    45s] # Pre-Synthesis Checks and Parameters
[05/30 11:54:47    45s] #
[05/30 11:54:47    45s] #############################################################################
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Types of Check                                    :          Enabled|Disabled
[05/30 11:54:47    45s] ----------------------------------------------------------------------------
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Check cell drive strength                         :          enabled
[05/30 11:54:47    45s] Check root input transition                       :          enabled
[05/30 11:54:47    45s] Check pin capacitance                             :          enabled
[05/30 11:54:47    45s] Check multiple path through MUX                   :          enabled
[05/30 11:54:47    45s] Check gating depth                                :          enabled
[05/30 11:54:47    45s] Check placement near clock pins                   :          enabled
[05/30 11:54:47    45s] Check route blockages over clock pins             :          enabled
[05/30 11:54:47    45s] Report FIXED, DontUse and DontTouch               :          enabled
[05/30 11:54:47    45s] clock gating checks                               :          enabled
[05/30 11:54:47    45s] MacroModel checks                                 :          enabled
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Parameters of checking :
[05/30 11:54:47    45s] CTS uses following values to determine if diagnostic checks are successful.
[05/30 11:54:47    45s] Use setCTSMode to change default values.
[05/30 11:54:47    45s] ----------------------------------------------------------------------------
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 1) Pin capacitance check
[05/30 11:54:47    45s]    Threshold for MaxCap check                     :          90% of constraint (default)
[05/30 11:54:47    45s] 2) Gating depth check
[05/30 11:54:47    45s]    Maximum gating depth                           :          10 levels (default)
[05/30 11:54:47    45s] 3) Placement near clock pin check
[05/30 11:54:47    45s]    Threshold distance for placeable location      :          4.2(um) (default)
[05/30 11:54:47    45s] 4) Clock gating location check
[05/30 11:54:47    45s]    Allowed clock gate detour                      :          275.5(um) (default)
[05/30 11:54:47    45s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[05/30 11:54:47    45s] 5) Macromodel check
[05/30 11:54:47    45s]    MacroModel max delay threshold                 :          0.9 (default)
[05/30 11:54:47    45s]    MacroModel max skew threshold                  :          0.9 (default)
[05/30 11:54:47    45s]    MacroModel variance step size                  :          100ps  (default)
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] ****** Clock (clk) Diagnostic check Parameters
[05/30 11:54:47    45s] Assumed driver input transition                   :          8.4(ps) (derived from CLKBUF_X3)
[05/30 11:54:47    45s] Threshold for MaxBufTran check                    :          45(ps) derived from 90% (default) MaxBufTran constraint
[05/30 11:54:47    45s] Threshold for MaxSinkTran check                   :          45(ps) derived from 90% (default) MaxSinkTran constraint
[05/30 11:54:47    45s] MaxCap constraint for cell CLKBUF_X3              :          0.006pF
[05/30 11:54:47    45s] MaxCap constraint for cell CLKBUF_X2              :          0.004pF
[05/30 11:54:47    45s] MaxCap constraint for cell CLKBUF_X1              :          0.002pF
[05/30 11:54:47    45s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Max Cap Limit Checks
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Deep Gating Level Checks
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] ** INFO Clock clk has a maximum of 0 levels of logic before synthesis.
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Max placement distance Checks
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Max placement distance Checks Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Root input tran Checks
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Root input tran Checks Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Attribute settings check 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Following standard cells instances have FIXED placement
[05/30 11:54:47    45s] ---------------------------------------------------------
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Following instances are marked as DontTouch
[05/30 11:54:47    45s] +------------------------------------------------------------------------------------------+---------------------------------------+
[05/30 11:54:47    45s] | Instance                                                                                 | Analysis Views                        |
[05/30 11:54:47    45s] +------------------------------------------------------------------------------------------+---------------------------------------+
[05/30 11:54:47    45s] +------------------------------------------------------------------------------------------+---------------------------------------+
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Following Cells are marked as DontUse in library 
[05/30 11:54:47    45s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[05/30 11:54:47    45s] | Cell                              | Analysis Views                                                                               |
[05/30 11:54:47    45s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Following Cells are marked as DontUse in SDC
[05/30 11:54:47    45s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[05/30 11:54:47    45s] | Cell                              | Analysis Views                                                                               |
[05/30 11:54:47    45s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Following Cells are marked as DontTouch in library 
[05/30 11:54:47    45s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[05/30 11:54:47    45s] | Cell                              | Analysis Views                                                                               |
[05/30 11:54:47    45s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Following Cells are marked as DontTouch in SDC
[05/30 11:54:47    45s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[05/30 11:54:47    45s] | Cell                              | Analysis Views                                                                               |
[05/30 11:54:47    45s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Attribute settings check Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Routing OBS checks
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Routing OBS Checks Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Weak Cell Checks
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Weak Cell Checks Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] MacroModel Debugging Check
[05/30 11:54:47    45s] ==========================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Clock gating checks
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Clock gating Checks Finished, CPU=0:00:00.0 
[05/30 11:54:47    45s] ============================================================
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] #############################################################################
[05/30 11:54:47    45s] #
[05/30 11:54:47    45s] # Summary of Pre-Synthesis Checks
[05/30 11:54:47    45s] #
[05/30 11:54:47    45s] #############################################################################
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Types of Check                                    :          Number of warnings
[05/30 11:54:47    45s] ----------------------------------------------------------------------------
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Check cell drive strength                         :          0
[05/30 11:54:47    45s] Check root input transition                       :          0
[05/30 11:54:47    45s] Check pin capacitance                             :          0
[05/30 11:54:47    45s] Check multiple path through MUX                   :          0
[05/30 11:54:47    45s] Check gating depth                                :          0
[05/30 11:54:47    45s] Check placement near clock pins                   :          0
[05/30 11:54:47    45s] Check route blockages over clock pins             :          0
[05/30 11:54:47    45s] Report FIXED, DontUse and DontTouch               :          0
[05/30 11:54:47    45s] clock gating checks                               :          0
[05/30 11:54:47    45s] MacroModel checks                                 :          0
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Switching off Advanced RC Correlation modes in AAE mode.
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] #############################################################################
[05/30 11:54:47    45s] #
[05/30 11:54:47    45s] # During-Synthesis Checks and Parameters
[05/30 11:54:47    45s] #
[05/30 11:54:47    45s] #############################################################################
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Types of Check                                    :          Enabled|Disabled
[05/30 11:54:47    45s] ----------------------------------------------------------------------------
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Check RefinePlacement move distance               :          enabled
[05/30 11:54:47    45s] Check route layer follows preference              :          enabled
[05/30 11:54:47    45s] Check route follows guide                         :          enabled
[05/30 11:54:47    45s] clock gating checks                               :          enabled
[05/30 11:54:47    45s] Wire resistance check                             :          enabled
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Parameters of checking :
[05/30 11:54:47    45s] CTS uses following values to determine if diagnostic checks are successful.
[05/30 11:54:47    45s] Use setCTSMode to change default values.
[05/30 11:54:47    45s] ----------------------------------------------------------------------------
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 1) Route layer follows preference check
[05/30 11:54:47    45s]    Minimum preferred layer utilization            :          80% (default)
[05/30 11:54:47    45s]    Minimum length to check threshold              :          38(um) (default)
[05/30 11:54:47    45s] 2) Route follows guide check
[05/30 11:54:47    45s]    Deviation in length from route guide           :          50% (user set)
[05/30 11:54:47    45s]    Minimum length to check threshold              :          38(um) (default)
[05/30 11:54:47    45s]    Delay threshold                                :          10(ps) (default)
[05/30 11:54:47    45s] 3) Saving intermediate database
[05/30 11:54:47    45s]    Save long-running subtrees time                :          0(min) (default)
[05/30 11:54:47    45s]    Maximum number of saved databases              :          1 (default)
[05/30 11:54:47    45s] 4) Clock gating location check
[05/30 11:54:47    45s]    Allowed clock gate detour                      :          275.5(um) (default)
[05/30 11:54:47    45s] 5) Wire resistance check
[05/30 11:54:47    45s]    Allowed resistance deviation                   :          0.2 (default)
[05/30 11:54:47    45s]    Resistance threshold                           :          80 Ohm (user set)
[05/30 11:54:47    45s]    Net length threshold for resistance checks     :          38 um (derived 200*M2 layer pitch)
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] ****** Clock (clk) Diagnostic check Parameters
[05/30 11:54:47    45s] Assumed driver input transition                   :          8.4(ps) (derived from CLKBUF_X3)
[05/30 11:54:47    45s] Threshold for MaxBufTran check                    :          45(ps) derived from 90% (default) MaxBufTran constraint
[05/30 11:54:47    45s] Threshold for MaxSinkTran check                   :          45(ps) derived from 90% (default) MaxSinkTran constraint
[05/30 11:54:47    45s] Movement threshold                                :          1.015000(um) (derived 5% of MaxBuf strength)
[05/30 11:54:47    45s] Root Input Transition                             :          [0.1(ps) 0.1(ps)]
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] ****** Clock Tree (clk) Structure
[05/30 11:54:47    45s] Max. Skew           : 50(ps)
[05/30 11:54:47    45s] Max. Sink Transition: 50(ps)
[05/30 11:54:47    45s] Max. Buf Transition : 50(ps)
[05/30 11:54:47    45s] Max. Delay          : 300(ps)
[05/30 11:54:47    45s] Min. Delay          : 30(ps)
[05/30 11:54:47    45s] LevelBalanced       : YES
[05/30 11:54:47    45s] Buffer              : (CLKBUF_X1) (CLKBUF_X2) (CLKBUF_X3) 
[05/30 11:54:47    45s] Nr. Subtrees                    : 1
[05/30 11:54:47    45s] Nr. Sinks                       : 70
[05/30 11:54:47    45s] Nr.          Rising  Sync Pins  : 70
[05/30 11:54:47    45s] Nr. Inverter Rising  Sync Pins  : 0
[05/30 11:54:47    45s] Nr.          Falling Sync Pins  : 0
[05/30 11:54:47    45s] Nr. Inverter Falling Sync Pins  : 0
[05/30 11:54:47    45s] Nr. Unsync Pins                 : 0
[05/30 11:54:47    45s] ***********************************************************
[05/30 11:54:47    45s] MaxFanout: CLKBUF_X1=12 CLKBUF_X2=12 CLKBUF_X3=12 
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] SubTree No: 0
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Input_Pin:  (NULL)
[05/30 11:54:47    45s] Output_Pin: (clk)
[05/30 11:54:47    45s] Output_Net: (clk)   
[05/30 11:54:47    45s] **** CK_START: TopDown Tree Construction for clk (70-leaf) (maxFan=12) (mem=648.2M)
[05/30 11:54:47    45s] 
[05/30 11:54:47    45s] Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
[05/30 11:54:47    45s]  1 channel(s).
[05/30 11:54:47    45s] Total 2 topdown clustering. 
[05/30 11:54:47    46s] Trig. Edge Skew=5[101,106*] *capVio=0.007(0.013) N70 B25 G1 A42(41.7) L[4,4] score=28262 cpu=0:00:00.0 mem=642M 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] **** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.3, real=0:00:00.0, mem=642.2M)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] **** CK_START: Update Database (mem=642.2M)
[05/30 11:54:47    46s] 25 Clock Buffers/Inverters inserted.
[05/30 11:54:47    46s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=642.2M)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Refine place movement check
[05/30 11:54:47    46s] ============================================================
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] **INFO: The distance threshold for maximum refine placement move is 1.015000 microns (5% of max driving distance).
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] ***** Start Refine Placement.....
[05/30 11:54:47    46s] *** Starting refinePlace (0:00:46.2 mem=634.1M) ***
[05/30 11:54:47    46s] Total net length = 3.136e+03 (1.832e+03 1.304e+03) (ext = 5.186e+02)
[05/30 11:54:47    46s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:47    46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 634.1MB
[05/30 11:54:47    46s] Starting refinePlace ...
[05/30 11:54:47    46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:47    46s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 11:54:47    46s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=634.1MB) @(0:00:46.2 - 0:00:46.2).
[05/30 11:54:47    46s] Move report: preRPlace moves 52 insts, mean move: 0.79 um, max move: 3.99 um
[05/30 11:54:47    46s] 	Max move on inst (clk__L2_I4): (6.46, 21.00) --> (10.45, 21.00)
[05/30 11:54:47    46s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
[05/30 11:54:47    46s] wireLenOptFixPriorityInst 95 inst fixed
[05/30 11:54:47    46s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:47    46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=634.1MB) @(0:00:46.2 - 0:00:46.2).
[05/30 11:54:47    46s] Move report: Detail placement moves 52 insts, mean move: 0.79 um, max move: 3.99 um
[05/30 11:54:47    46s] 	Max move on inst (clk__L2_I4): (6.46, 21.00) --> (10.45, 21.00)
[05/30 11:54:47    46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 634.1MB
[05/30 11:54:47    46s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:47    46s]   maximum (X+Y) =         3.99 um
[05/30 11:54:47    46s]   inst (clk__L2_I4) with max move: (6.46, 21) -> (10.45, 21)
[05/30 11:54:47    46s]   mean    (X+Y) =         0.79 um
[05/30 11:54:47    46s] Summary Report:
[05/30 11:54:47    46s] Instances move: 52 (out of 318 movable)
[05/30 11:54:47    46s] Mean displacement: 0.79 um
[05/30 11:54:47    46s] Max displacement: 3.99 um (Instance: clk__L2_I4) (6.46, 21) -> (10.45, 21)
[05/30 11:54:47    46s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
[05/30 11:54:47    46s] Total instances moved : 52
[05/30 11:54:47    46s] Total net length = 3.136e+03 (1.832e+03 1.304e+03) (ext = 5.186e+02)
[05/30 11:54:47    46s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 634.1MB
[05/30 11:54:47    46s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=634.1MB) @(0:00:46.2 - 0:00:46.2).
[05/30 11:54:47    46s] *** Finished refinePlace (0:00:46.2 mem=634.1M) ***
[05/30 11:54:47    46s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 634.141M)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L2_I4 was moved by 3.99 microns during refinePlace. Original location : (6.46, 21), Refined location : (10.45, 21)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L3_I4 was moved by 2.16 microns during refinePlace. Original location : (37.81, 18.2), Refined location : (37.05, 19.6)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L2_I5 was moved by 1.97 microns during refinePlace. Original location : (6.46, 21), Refined location : (7.03, 22.4)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L3_I11 was moved by 1.97 microns during refinePlace. Original location : (5.32, 14), Refined location : (4.75, 15.4)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L3_I13 was moved by 1.78 microns during refinePlace. Original location : (5.7, 21), Refined location : (5.32, 22.4)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L3_I8 was moved by 1.71 microns during refinePlace. Original location : (38.76, 22.4), Refined location : (37.05, 22.4)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L2_I3 was moved by 1.71 microns during refinePlace. Original location : (6.46, 21), Refined location : (4.75, 21)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L2_I2 was moved by 1.4 microns during refinePlace. Original location : (32.49, 18.2), Refined location : (32.49, 16.8)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L3_I3 was moved by 1.33 microns during refinePlace. Original location : (40.47, 18.2), Refined location : (41.8, 18.2)
[05/30 11:54:47    46s] **WARN: (ENCCK-6323):	The placement of clk__L3_I9 was moved by 1.14 microns during refinePlace. Original location : (3.61, 7), Refined location : (4.75, 7)
[05/30 11:54:47    46s] **WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 1.015 microns.
[05/30 11:54:47    46s] Refer to file "CTS_RP_MOVE.txt" for complete detail.
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] **INFO: Total instances moved beyond threshold limit during refinePlace are 16...
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Refine place movement check finished, CPU=0:00:00.0 
[05/30 11:54:47    46s] ============================================================
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] **** Clock Tree clk Stat ****
[05/30 11:54:47    46s] Total Clock Level	: 4
[05/30 11:54:47    46s] ***** Top Nodes *****
[05/30 11:54:47    46s] clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
[05/30 11:54:47    46s] Level 4 (Total=70	Sink=70)
[05/30 11:54:47    46s] Level 3 (Total=18	Sink=0	CLKBUF_X3=18)
[05/30 11:54:47    46s] Level 2 (Total=6	Sink=0	CLKBUF_X3=6)
[05/30 11:54:47    46s] Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
[05/30 11:54:47    46s] Total Sinks		: 70
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] # Analysis View: an
[05/30 11:54:47    46s] ********** Clock clk Pre-Route Timing Analysis **********
[05/30 11:54:47    46s] Nr. of Subtrees                : 1
[05/30 11:54:47    46s] Nr. of Sinks                   : 70
[05/30 11:54:47    46s] Nr. of Buffer                  : 25
[05/30 11:54:47    46s] Nr. of Level (including gates) : 3
[05/30 11:54:47    46s] Min.Nr.of Level (including gates) : 3
[05/30 11:54:47    46s] Root Rise Input Tran           : 0.1(ps)
[05/30 11:54:47    46s] Root Fall Input Tran           : 0.1(ps)
[05/30 11:54:47    46s] No Driving Cell Specified!
[05/30 11:54:47    46s] Max trig. edge delay at sink(R): C_int_reg[14]/CK 106.5(ps)
[05/30 11:54:47    46s] Min trig. edge delay at sink(R): B_int_reg[3]/CK 101.3(ps)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s]                                  (Actual)               (Required)          
[05/30 11:54:47    46s] Rise Phase Delay               : 101.3~106.5(ps)        30~300(ps)          
[05/30 11:54:47    46s] Fall Phase Delay               : 106.9~112.2(ps)        30~300(ps)          
[05/30 11:54:47    46s] Trig. Edge Skew                : 5.2(ps)                50(ps)              
[05/30 11:54:47    46s] Rise Skew                      : 5.2(ps)                
[05/30 11:54:47    46s] Fall Skew                      : 5.3(ps)                
[05/30 11:54:47    46s] Max. Rise Buffer Tran.         : 14.4(ps)               50(ps)              
[05/30 11:54:47    46s] Max. Fall Buffer Tran.         : 14(ps)                 50(ps)              
[05/30 11:54:47    46s] Max. Rise Sink Tran.           : 10(ps)                 50(ps)              
[05/30 11:54:47    46s] Max. Fall Sink Tran.           : 9.6(ps)                50(ps)              
[05/30 11:54:47    46s] Min. Rise Buffer Tran.         : 9.5(ps)                0(ps)               
[05/30 11:54:47    46s] Min. Fall Buffer Tran.         : 9.1(ps)                0(ps)               
[05/30 11:54:47    46s] Min. Rise Sink Tran.           : 7.6(ps)                0(ps)               
[05/30 11:54:47    46s] Min. Fall Sink Tran.           : 7.2(ps)                0(ps)               
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] view an : skew = 5.2ps (required = 50ps)
[05/30 11:54:47    46s] *** Look For Reconvergent Clock Component ***
[05/30 11:54:47    46s] The clock tree clk has no reconvergent cell.
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Total Max Cap Violation        : 0.013278(pf)           
[05/30 11:54:47    46s] Violation Net Count            : 11                     
[05/30 11:54:47    46s] Worst Max Cap Violation        : 0.00774378(pf)         
[05/30 11:54:47    46s] Net                            : clk__L1_N0             
[05/30 11:54:47    46s] Driver Term                    : clk__L1_I0/Z           
[05/30 11:54:47    46s] Output Cap                     : 0.0137438(pf)          
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Clock Analysis (CPU Time 0:00:00.0)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Switching to the default view 'an'...
[05/30 11:54:47    46s] Reducing the latency of clock tree 'clk' in 'an' view ...
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Calculating pre-route downstream delay for clock tree 'clk'...
[05/30 11:54:47    46s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[05/30 11:54:47    46s] MaxTriggerDelay: 106.5 (ps)
[05/30 11:54:47    46s] MinTriggerDelay: 101.3 (ps)
[05/30 11:54:47    46s] Skew: 5.2 (ps)
[05/30 11:54:47    46s] *** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=634.1M) ***
[05/30 11:54:47    46s] Reducing the skew of clock tree 'clk' in 'an' view ...
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] MaxTriggerDelay: 106.5 (ps)
[05/30 11:54:47    46s] MinTriggerDelay: 101.3 (ps)
[05/30 11:54:47    46s] Skew: 5.2 (ps)
[05/30 11:54:47    46s] *** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=634.1M) ***
[05/30 11:54:47    46s] resized 0 standard cell(s).
[05/30 11:54:47    46s] inserted 0 standard cell(s).
[05/30 11:54:47    46s] deleted 0 standard cell(s).
[05/30 11:54:47    46s] moved 0 standard cell(s).
[05/30 11:54:47    46s] *** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=634.1M) ***
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] **** Clock Tree clk Stat ****
[05/30 11:54:47    46s] Total Clock Level	: 4
[05/30 11:54:47    46s] ***** Top Nodes *****
[05/30 11:54:47    46s] clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
[05/30 11:54:47    46s] Level 4 (Total=70	Sink=70)
[05/30 11:54:47    46s] Level 3 (Total=18	Sink=0	CLKBUF_X3=18)
[05/30 11:54:47    46s] Level 2 (Total=6	Sink=0	CLKBUF_X3=6)
[05/30 11:54:47    46s] Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
[05/30 11:54:47    46s] Total Sinks		: 70
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] # Analysis View: an
[05/30 11:54:47    46s] ********** Clock clk Pre-Route Timing Analysis **********
[05/30 11:54:47    46s] Nr. of Subtrees                : 1
[05/30 11:54:47    46s] Nr. of Sinks                   : 70
[05/30 11:54:47    46s] Nr. of Buffer                  : 25
[05/30 11:54:47    46s] Nr. of Level (including gates) : 3
[05/30 11:54:47    46s] Min.Nr.of Level (including gates) : 3
[05/30 11:54:47    46s] Root Rise Input Tran           : 0.1(ps)
[05/30 11:54:47    46s] Root Fall Input Tran           : 0.1(ps)
[05/30 11:54:47    46s] No Driving Cell Specified!
[05/30 11:54:47    46s] Max trig. edge delay at sink(R): C_int_reg[14]/CK 106.5(ps)
[05/30 11:54:47    46s] Min trig. edge delay at sink(R): B_int_reg[3]/CK 101.3(ps)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s]                                  (Actual)               (Required)          
[05/30 11:54:47    46s] Rise Phase Delay               : 101.3~106.5(ps)        30~300(ps)          
[05/30 11:54:47    46s] Fall Phase Delay               : 106.9~112.2(ps)        30~300(ps)          
[05/30 11:54:47    46s] Trig. Edge Skew                : 5.2(ps)                50(ps)              
[05/30 11:54:47    46s] Rise Skew                      : 5.2(ps)                
[05/30 11:54:47    46s] Fall Skew                      : 5.3(ps)                
[05/30 11:54:47    46s] Max. Rise Buffer Tran.         : 14.4(ps)               50(ps)              
[05/30 11:54:47    46s] Max. Fall Buffer Tran.         : 14(ps)                 50(ps)              
[05/30 11:54:47    46s] Max. Rise Sink Tran.           : 10(ps)                 50(ps)              
[05/30 11:54:47    46s] Max. Fall Sink Tran.           : 9.6(ps)                50(ps)              
[05/30 11:54:47    46s] Min. Rise Buffer Tran.         : 9.5(ps)                0(ps)               
[05/30 11:54:47    46s] Min. Fall Buffer Tran.         : 9.1(ps)                0(ps)               
[05/30 11:54:47    46s] Min. Rise Sink Tran.           : 7.6(ps)                0(ps)               
[05/30 11:54:47    46s] Min. Fall Sink Tran.           : 7.2(ps)                0(ps)               
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] view an : skew = 5.2ps (required = 50ps)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Total Max Cap Violation        : 0.013278(pf)           
[05/30 11:54:47    46s] Violation Net Count            : 11                     
[05/30 11:54:47    46s] Worst Max Cap Violation        : 0.00774378(pf)         
[05/30 11:54:47    46s] Net                            : clk__L1_N0             
[05/30 11:54:47    46s] Driver Term                    : clk__L1_I0/Z           
[05/30 11:54:47    46s] Output Cap                     : 0.0137438(pf)          
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Generating Clock Analysis Report clock_report/clock.report ....
[05/30 11:54:47    46s] Clock Analysis (CPU Time 0:00:00.0)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] *** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=634.1M) ***
[05/30 11:54:47    46s] ***** Start Refine Placement.....
[05/30 11:54:47    46s] *** Starting refinePlace (0:00:46.3 mem=634.1M) ***
[05/30 11:54:47    46s] Total net length = 3.152e+03 (1.846e+03 1.307e+03) (ext = 5.186e+02)
[05/30 11:54:47    46s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:47    46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 634.1MB
[05/30 11:54:47    46s] Starting refinePlace ...
[05/30 11:54:47    46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:47    46s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 11:54:47    46s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=634.1MB) @(0:00:46.3 - 0:00:46.3).
[05/30 11:54:47    46s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:47    46s] wireLenOptFixPriorityInst 95 inst fixed
[05/30 11:54:47    46s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:47    46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=634.1MB) @(0:00:46.3 - 0:00:46.3).
[05/30 11:54:47    46s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:47    46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 634.1MB
[05/30 11:54:47    46s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:47    46s]   maximum (X+Y) =         0.00 um
[05/30 11:54:47    46s]   mean    (X+Y) =         0.00 um
[05/30 11:54:47    46s] Summary Report:
[05/30 11:54:47    46s] Instances move: 0 (out of 318 movable)
[05/30 11:54:47    46s] Mean displacement: 0.00 um
[05/30 11:54:47    46s] Max displacement: 0.00 um 
[05/30 11:54:47    46s] Total instances moved : 0
[05/30 11:54:47    46s] Total net length = 3.152e+03 (1.846e+03 1.307e+03) (ext = 5.186e+02)
[05/30 11:54:47    46s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 634.1MB
[05/30 11:54:47    46s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=634.1MB) @(0:00:46.3 - 0:00:46.3).
[05/30 11:54:47    46s] *** Finished refinePlace (0:00:46.3 mem=634.1M) ***
[05/30 11:54:47    46s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 634.141M)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] **** Clock Tree clk Stat ****
[05/30 11:54:47    46s] Total Clock Level	: 4
[05/30 11:54:47    46s] ***** Top Nodes *****
[05/30 11:54:47    46s] clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
[05/30 11:54:47    46s] Level 4 (Total=70	Sink=70)
[05/30 11:54:47    46s] Level 3 (Total=18	Sink=0	CLKBUF_X3=18)
[05/30 11:54:47    46s] Level 2 (Total=6	Sink=0	CLKBUF_X3=6)
[05/30 11:54:47    46s] Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
[05/30 11:54:47    46s] Total Sinks		: 70
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] # Analysis View: an
[05/30 11:54:47    46s] ********** Clock clk Pre-Route Timing Analysis **********
[05/30 11:54:47    46s] Nr. of Subtrees                : 1
[05/30 11:54:47    46s] Nr. of Sinks                   : 70
[05/30 11:54:47    46s] Nr. of Buffer                  : 25
[05/30 11:54:47    46s] Nr. of Level (including gates) : 3
[05/30 11:54:47    46s] Min.Nr.of Level (including gates) : 3
[05/30 11:54:47    46s] Root Rise Input Tran           : 0.1(ps)
[05/30 11:54:47    46s] Root Fall Input Tran           : 0.1(ps)
[05/30 11:54:47    46s] No Driving Cell Specified!
[05/30 11:54:47    46s] Max trig. edge delay at sink(R): C_int_reg[14]/CK 106.5(ps)
[05/30 11:54:47    46s] Min trig. edge delay at sink(R): B_int_reg[3]/CK 101.3(ps)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s]                                  (Actual)               (Required)          
[05/30 11:54:47    46s] Rise Phase Delay               : 101.3~106.5(ps)        30~300(ps)          
[05/30 11:54:47    46s] Fall Phase Delay               : 106.9~112.2(ps)        30~300(ps)          
[05/30 11:54:47    46s] Trig. Edge Skew                : 5.2(ps)                50(ps)              
[05/30 11:54:47    46s] Rise Skew                      : 5.2(ps)                
[05/30 11:54:47    46s] Fall Skew                      : 5.3(ps)                
[05/30 11:54:47    46s] Max. Rise Buffer Tran.         : 14.4(ps)               50(ps)              
[05/30 11:54:47    46s] Max. Fall Buffer Tran.         : 14(ps)                 50(ps)              
[05/30 11:54:47    46s] Max. Rise Sink Tran.           : 10(ps)                 50(ps)              
[05/30 11:54:47    46s] Max. Fall Sink Tran.           : 9.6(ps)                50(ps)              
[05/30 11:54:47    46s] Min. Rise Buffer Tran.         : 9.5(ps)                0(ps)               
[05/30 11:54:47    46s] Min. Fall Buffer Tran.         : 9.1(ps)                0(ps)               
[05/30 11:54:47    46s] Min. Rise Sink Tran.           : 7.6(ps)                0(ps)               
[05/30 11:54:47    46s] Min. Fall Sink Tran.           : 7.2(ps)                0(ps)               
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] view an : skew = 5.2ps (required = 50ps)
[05/30 11:54:47    46s] *** Look For Reconvergent Clock Component ***
[05/30 11:54:47    46s] The clock tree clk has no reconvergent cell.
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Total Max Cap Violation        : 0.013278(pf)           
[05/30 11:54:47    46s] Violation Net Count            : 11                     
[05/30 11:54:47    46s] Worst Max Cap Violation        : 0.00774378(pf)         
[05/30 11:54:47    46s] Net                            : clk__L1_N0             
[05/30 11:54:47    46s] Driver Term                    : clk__L1_I0/Z           
[05/30 11:54:47    46s] Output Cap                     : 0.0137438(pf)          
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] Clock Analysis (CPU Time 0:00:00.0)
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] globalDetailRoute
[05/30 11:54:47    46s] 
[05/30 11:54:47    46s] ### setNanoRouteMode -drouteAutoStop false
[05/30 11:54:47    46s] ### setNanoRouteMode -drouteEndIteration 5
[05/30 11:54:47    46s] ### setNanoRouteMode -drouteStartIteration 0
[05/30 11:54:47    46s] ### setNanoRouteMode -routeSelectedNetOnly true
[05/30 11:54:47    46s] ### setNanoRouteMode -routeWithEco true
[05/30 11:54:47    46s] ### setNanoRouteMode -routeWithTimingDriven false
[05/30 11:54:47    46s] #Start globalDetailRoute on Tue May 30 11:54:47 2017
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 602.19 (MB), peak = 671.10 (MB)
[05/30 11:54:47    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 598.78 (MB), peak = 671.10 (MB)
[05/30 11:54:47    46s] #NanoRoute Version v14.14-s012 NR140903-2301/14_14-UB
[05/30 11:54:47    46s] #Start routing data preparation.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
[05/30 11:54:47    46s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
[05/30 11:54:47    46s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
[05/30 11:54:47    46s] #Minimum voltage of a net in the design = 0.000.
[05/30 11:54:47    46s] #Maximum voltage of a net in the design = 1.100.
[05/30 11:54:47    46s] #Voltage range [0.000 - 0.000] has 1 net.
[05/30 11:54:47    46s] #Voltage range [1.100 - 1.100] has 1 net.
[05/30 11:54:47    46s] #Voltage range [0.000 - 1.100] has 432 nets.
[05/30 11:54:47    46s] # metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
[05/30 11:54:47    46s] # metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
[05/30 11:54:47    46s] # metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
[05/30 11:54:47    46s] # metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[05/30 11:54:47    46s] # metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[05/30 11:54:47    46s] # metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[05/30 11:54:47    46s] # metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[05/30 11:54:47    46s] # metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[05/30 11:54:47    46s] # metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
[05/30 11:54:47    46s] # metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
[05/30 11:54:47    46s] #Regenerating Ggrids automatically.
[05/30 11:54:47    46s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
[05/30 11:54:47    46s] #Using automatically generated G-grids.
[05/30 11:54:47    46s] #Done routing data preparation.
[05/30 11:54:47    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 634.46 (MB), peak = 671.10 (MB)
[05/30 11:54:47    46s] #Merging special wires...
[05/30 11:54:47    46s] #reading routing guides ......
[05/30 11:54:47    46s] #Number of eco nets is 0
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Start data preparation...
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Data preparation is done on Tue May 30 11:54:47 2017
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Analyzing routing resource...
[05/30 11:54:47    46s] #Routing resource analysis is done on Tue May 30 11:54:47 2017
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #  Resource Analysis:
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/30 11:54:47    46s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/30 11:54:47    46s] #  --------------------------------------------------------------
[05/30 11:54:47    46s] #  Metal 1        H         290           0         210    45.71%
[05/30 11:54:47    46s] #  Metal 2        V         225           0         210     0.00%
[05/30 11:54:47    46s] #  Metal 3        H         285           0         210     0.00%
[05/30 11:54:47    46s] #  Metal 4        V           2         147         210    86.67%
[05/30 11:54:47    46s] #  Metal 5        H         141           0         210     0.00%
[05/30 11:54:47    46s] #  Metal 6        V         149           0         210     0.00%
[05/30 11:54:47    46s] #  Metal 7        H          48           0         210     0.00%
[05/30 11:54:47    46s] #  Metal 8        V          50           0         210     0.00%
[05/30 11:54:47    46s] #  Metal 9        H          25           0         210     0.00%
[05/30 11:54:47    46s] #  Metal 10       V          25           0         210     0.00%
[05/30 11:54:47    46s] #  --------------------------------------------------------------
[05/30 11:54:47    46s] #  Total                   1240       9.87%  2100    13.24%
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #  26 nets (5.99%) with 1 preferred extra spacing.
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Routing guide is on.
[05/30 11:54:47    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 634.76 (MB), peak = 671.10 (MB)
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #start global routing iteration 1...
[05/30 11:54:47    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 635.70 (MB), peak = 671.10 (MB)
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #start global routing iteration 2...
[05/30 11:54:47    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.11 (MB), peak = 671.10 (MB)
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Total number of trivial nets (e.g. < 2 pins) = 77 (skipped).
[05/30 11:54:47    46s] #Total number of selected nets for routing = 26.
[05/30 11:54:47    46s] #Total number of unselected nets (but routable) for routing = 331 (skipped).
[05/30 11:54:47    46s] #Total number of nets in the design = 434.
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #331 skipped nets do not have any wires.
[05/30 11:54:47    46s] #26 routable nets have only global wires.
[05/30 11:54:47    46s] #26 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Routed net constraints summary:
[05/30 11:54:47    46s] #------------------------------------------------
[05/30 11:54:47    46s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 11:54:47    46s] #------------------------------------------------
[05/30 11:54:47    46s] #      Default                 26               0  
[05/30 11:54:47    46s] #------------------------------------------------
[05/30 11:54:47    46s] #        Total                 26               0  
[05/30 11:54:47    46s] #------------------------------------------------
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Routing constraints summary of the whole design:
[05/30 11:54:47    46s] #------------------------------------------------
[05/30 11:54:47    46s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 11:54:47    46s] #------------------------------------------------
[05/30 11:54:47    46s] #      Default                 26             331  
[05/30 11:54:47    46s] #------------------------------------------------
[05/30 11:54:47    46s] #        Total                 26             331  
[05/30 11:54:47    46s] #------------------------------------------------
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #                 OverCon          
[05/30 11:54:47    46s] #                  #Gcell    %Gcell
[05/30 11:54:47    46s] #     Layer           (1)   OverCon
[05/30 11:54:47    46s] #  --------------------------------
[05/30 11:54:47    46s] #   Metal 1      0(0.00%)   (0.00%)
[05/30 11:54:47    46s] #   Metal 2      1(0.48%)   (0.48%)
[05/30 11:54:47    46s] #   Metal 3      0(0.00%)   (0.00%)
[05/30 11:54:47    46s] #   Metal 4      0(0.00%)   (0.00%)
[05/30 11:54:47    46s] #   Metal 5      0(0.00%)   (0.00%)
[05/30 11:54:47    46s] #   Metal 6      0(0.00%)   (0.00%)
[05/30 11:54:47    46s] #   Metal 7      0(0.00%)   (0.00%)
[05/30 11:54:47    46s] #   Metal 8      0(0.00%)   (0.00%)
[05/30 11:54:47    46s] #   Metal 9      0(0.00%)   (0.00%)
[05/30 11:54:47    46s] #  Metal 10      0(0.00%)   (0.00%)
[05/30 11:54:47    46s] #  --------------------------------
[05/30 11:54:47    46s] #     Total      1(0.05%)   (0.05%)
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Complete Global Routing.
[05/30 11:54:47    46s] #Total number of nets with non-default rule or having extra spacing = 26
[05/30 11:54:47    46s] #Total wire length = 354 um.
[05/30 11:54:47    46s] #Total half perimeter of net bounding box = 343 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal1 = 0 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal2 = 137 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal3 = 217 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal4 = 0 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal5 = 0 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal6 = 0 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal7 = 0 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal8 = 0 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal9 = 0 um.
[05/30 11:54:47    46s] #Total wire length on LAYER metal10 = 0 um.
[05/30 11:54:47    46s] #Total number of vias = 201
[05/30 11:54:47    46s] #Up-Via Summary (total 201):
[05/30 11:54:47    46s] #           
[05/30 11:54:47    46s] #-----------------------
[05/30 11:54:47    46s] #  Metal 1          120
[05/30 11:54:47    46s] #  Metal 2           81
[05/30 11:54:47    46s] #-----------------------
[05/30 11:54:47    46s] #                   201 
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Max overcon = 1 tracks.
[05/30 11:54:47    46s] #Total overcon = 0.05%.
[05/30 11:54:47    46s] #Worst layer Gcell overcon rate = 0.00%.
[05/30 11:54:47    46s] #Cpu time = 00:00:00
[05/30 11:54:47    46s] #Elapsed time = 00:00:00
[05/30 11:54:47    46s] #Increased memory = 37.40 (MB)
[05/30 11:54:47    46s] #Total memory = 636.18 (MB)
[05/30 11:54:47    46s] #Peak memory = 671.10 (MB)
[05/30 11:54:47    46s] #
[05/30 11:54:47    46s] #Start Detail Routing..
[05/30 11:54:47    46s] #start initial detail routing ...
[05/30 11:54:47    46s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[05/30 11:54:48    46s] #    number of violations = 0
[05/30 11:54:48    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 649.84 (MB), peak = 671.10 (MB)
[05/30 11:54:48    46s] #start 1st optimization iteration ...
[05/30 11:54:48    46s] #    number of violations = 0
[05/30 11:54:48    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 649.84 (MB), peak = 671.10 (MB)
[05/30 11:54:48    46s] #Complete Detail Routing.
[05/30 11:54:48    46s] #Total number of nets with non-default rule or having extra spacing = 26
[05/30 11:54:48    46s] #Total wire length = 365 um.
[05/30 11:54:48    46s] #Total half perimeter of net bounding box = 343 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal1 = 4 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal2 = 158 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal3 = 204 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal4 = 0 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal5 = 0 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal6 = 0 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal7 = 0 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal8 = 0 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal9 = 0 um.
[05/30 11:54:48    46s] #Total wire length on LAYER metal10 = 0 um.
[05/30 11:54:48    46s] #Total number of vias = 258
[05/30 11:54:48    46s] #Up-Via Summary (total 258):
[05/30 11:54:48    46s] #           
[05/30 11:54:48    46s] #-----------------------
[05/30 11:54:48    46s] #  Metal 1          125
[05/30 11:54:48    46s] #  Metal 2          133
[05/30 11:54:48    46s] #-----------------------
[05/30 11:54:48    46s] #                   258 
[05/30 11:54:48    46s] #
[05/30 11:54:48    46s] #Total number of DRC violations = 0
[05/30 11:54:48    46s] #Cpu time = 00:00:00
[05/30 11:54:48    46s] #Elapsed time = 00:00:00
[05/30 11:54:48    46s] #Increased memory = 13.65 (MB)
[05/30 11:54:48    46s] #Total memory = 649.84 (MB)
[05/30 11:54:48    46s] #Peak memory = 671.10 (MB)
[05/30 11:54:48    46s] #detailRoute Statistics:
[05/30 11:54:48    46s] #Cpu time = 00:00:00
[05/30 11:54:48    46s] #Elapsed time = 00:00:00
[05/30 11:54:48    46s] #Increased memory = 13.67 (MB)
[05/30 11:54:48    46s] #Total memory = 649.85 (MB)
[05/30 11:54:48    46s] #Peak memory = 671.10 (MB)
[05/30 11:54:48    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 649.85 (MB), peak = 671.10 (MB)
[05/30 11:54:48    46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 649.93 (MB), peak = 671.10 (MB)
[05/30 11:54:48    46s] #
[05/30 11:54:48    46s] #globalDetailRoute statistics:
[05/30 11:54:48    46s] #Cpu time = 00:00:00
[05/30 11:54:48    46s] #Elapsed time = 00:00:00
[05/30 11:54:48    46s] #Increased memory = 47.76 (MB)
[05/30 11:54:48    46s] #Total memory = 649.93 (MB)
[05/30 11:54:48    46s] #Peak memory = 671.10 (MB)
[05/30 11:54:48    46s] #Number of warnings = 36
[05/30 11:54:48    46s] #Total number of warnings = 36
[05/30 11:54:48    46s] #Number of fails = 0
[05/30 11:54:48    46s] #Total number of fails = 0
[05/30 11:54:48    46s] #Complete globalDetailRoute on Tue May 30 11:54:48 2017
[05/30 11:54:48    46s] #
[05/30 11:54:48    46s] *** Look For Un-Routed Clock Tree Net ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Routing correlation check
[05/30 11:54:48    46s] ============================================================
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Min length threshold value is :: 38 microns
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Allowed deviation from route guide is 50%
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Routing correlation check finished, CPU=0:00:00.0 
[05/30 11:54:48    46s] ============================================================
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Wire resistance checks
[05/30 11:54:48    46s] ============================================================
[05/30 11:54:48    46s] Calculating clock delays in preRoute mode...
[05/30 11:54:48    46s] Calculating clock delays in clkRouteOnly mode...
[05/30 11:54:48    46s] Initializing multi-corner resistance tables ...
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Wire resistance checks Finished, CPU=0:00:00.0 
[05/30 11:54:48    46s] ============================================================
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] **** Clock Tree clk Stat ****
[05/30 11:54:48    46s] Total Clock Level	: 4
[05/30 11:54:48    46s] ***** Top Nodes *****
[05/30 11:54:48    46s] clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
[05/30 11:54:48    46s] Level 4 (Total=70	Sink=70)
[05/30 11:54:48    46s] Level 3 (Total=18	Sink=0	CLKBUF_X3=18)
[05/30 11:54:48    46s] Level 2 (Total=6	Sink=0	CLKBUF_X3=6)
[05/30 11:54:48    46s] Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
[05/30 11:54:48    46s] Total Sinks		: 70
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] # Analysis View: an
[05/30 11:54:48    46s] ********** Clock clk Clk-Route-Only Timing Analysis **********
[05/30 11:54:48    46s] Nr. of Subtrees                : 1
[05/30 11:54:48    46s] Nr. of Sinks                   : 70
[05/30 11:54:48    46s] Nr. of Buffer                  : 25
[05/30 11:54:48    46s] Nr. of Level (including gates) : 3
[05/30 11:54:48    46s] Min.Nr.of Level (including gates) : 3
[05/30 11:54:48    46s] Root Rise Input Tran           : 0.1(ps)
[05/30 11:54:48    46s] Root Fall Input Tran           : 0.1(ps)
[05/30 11:54:48    46s] No Driving Cell Specified!
[05/30 11:54:48    46s] Max trig. edge delay at sink(R): C_int_reg[14]/CK 106.1(ps)
[05/30 11:54:48    46s] Min trig. edge delay at sink(R): B_int_reg[2]/CK 101.3(ps)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s]                                  (Actual)               (Required)          
[05/30 11:54:48    46s] Rise Phase Delay               : 101.3~106.1(ps)        30~300(ps)          
[05/30 11:54:48    46s] Fall Phase Delay               : 106.7~111.8(ps)        30~300(ps)          
[05/30 11:54:48    46s] Trig. Edge Skew                : 4.8(ps)                50(ps)              
[05/30 11:54:48    46s] Rise Skew                      : 4.8(ps)                
[05/30 11:54:48    46s] Fall Skew                      : 5.1(ps)                
[05/30 11:54:48    46s] Max. Rise Buffer Tran.         : 14.3(ps)               50(ps)              
[05/30 11:54:48    46s] Max. Fall Buffer Tran.         : 13.9(ps)               50(ps)              
[05/30 11:54:48    46s] Max. Rise Sink Tran.           : 9.7(ps)                50(ps)              
[05/30 11:54:48    46s] Max. Fall Sink Tran.           : 9.3(ps)                50(ps)              
[05/30 11:54:48    46s] Min. Rise Buffer Tran.         : 9.3(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Fall Buffer Tran.         : 8.9(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Rise Sink Tran.           : 7.7(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Fall Sink Tran.           : 7.2(ps)                0(ps)               
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] view an : skew = 4.8ps (required = 50ps)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Total Max Cap Violation        : 0.0116636(pf)          
[05/30 11:54:48    46s] Violation Net Count            : 9                      
[05/30 11:54:48    46s] Worst Max Cap Violation        : 0.00759873(pf)         
[05/30 11:54:48    46s] Net                            : clk__L1_N0             
[05/30 11:54:48    46s] Driver Term                    : clk__L1_I0/Z           
[05/30 11:54:48    46s] Output Cap                     : 0.0135987(pf)          
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Clock Analysis (CPU Time 0:00:00.0)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] setting up for view 'an'...
[05/30 11:54:48    46s] Selecting the worst MMMC view of clock tree 'clk' ...
[05/30 11:54:48    46s] resized 0 standard cell(s).
[05/30 11:54:48    46s] inserted 0 standard cell(s).
[05/30 11:54:48    46s] *** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=688.0M) ***
[05/30 11:54:48    46s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=688.0M) ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] None of the clock tree buffers/gates are modified by the skew optimization.
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Switching to the default view 'an' ...
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** None of the buffer chains at roots are modified by the fine-tune process.
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] **** Clock Tree clk Stat ****
[05/30 11:54:48    46s] Total Clock Level	: 4
[05/30 11:54:48    46s] ***** Top Nodes *****
[05/30 11:54:48    46s] clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
[05/30 11:54:48    46s] Level 4 (Total=70	Sink=70)
[05/30 11:54:48    46s] Level 3 (Total=18	Sink=0	CLKBUF_X3=18)
[05/30 11:54:48    46s] Level 2 (Total=6	Sink=0	CLKBUF_X3=6)
[05/30 11:54:48    46s] Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
[05/30 11:54:48    46s] Total Sinks		: 70
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] # Analysis View: an
[05/30 11:54:48    46s] ********** Clock clk Clk-Route-Only Timing Analysis **********
[05/30 11:54:48    46s] Nr. of Subtrees                : 1
[05/30 11:54:48    46s] Nr. of Sinks                   : 70
[05/30 11:54:48    46s] Nr. of Buffer                  : 25
[05/30 11:54:48    46s] Nr. of Level (including gates) : 3
[05/30 11:54:48    46s] Min.Nr.of Level (including gates) : 3
[05/30 11:54:48    46s] Root Rise Input Tran           : 0.1(ps)
[05/30 11:54:48    46s] Root Fall Input Tran           : 0.1(ps)
[05/30 11:54:48    46s] No Driving Cell Specified!
[05/30 11:54:48    46s] Max trig. edge delay at sink(R): C_int_reg[14]/CK 106.1(ps)
[05/30 11:54:48    46s] Min trig. edge delay at sink(R): B_int_reg[2]/CK 101.3(ps)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s]                                  (Actual)               (Required)          
[05/30 11:54:48    46s] Rise Phase Delay               : 101.3~106.1(ps)        30~300(ps)          
[05/30 11:54:48    46s] Fall Phase Delay               : 106.7~111.8(ps)        30~300(ps)          
[05/30 11:54:48    46s] Trig. Edge Skew                : 4.8(ps)                50(ps)              
[05/30 11:54:48    46s] Rise Skew                      : 4.8(ps)                
[05/30 11:54:48    46s] Fall Skew                      : 5.1(ps)                
[05/30 11:54:48    46s] Max. Rise Buffer Tran.         : 14.3(ps)               50(ps)              
[05/30 11:54:48    46s] Max. Fall Buffer Tran.         : 13.9(ps)               50(ps)              
[05/30 11:54:48    46s] Max. Rise Sink Tran.           : 9.7(ps)                50(ps)              
[05/30 11:54:48    46s] Max. Fall Sink Tran.           : 9.3(ps)                50(ps)              
[05/30 11:54:48    46s] Min. Rise Buffer Tran.         : 9.3(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Fall Buffer Tran.         : 8.9(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Rise Sink Tran.           : 7.7(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Fall Sink Tran.           : 7.2(ps)                0(ps)               
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] view an : skew = 4.8ps (required = 50ps)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Total Max Cap Violation        : 0.0116636(pf)          
[05/30 11:54:48    46s] Violation Net Count            : 9                      
[05/30 11:54:48    46s] Worst Max Cap Violation        : 0.00759873(pf)         
[05/30 11:54:48    46s] Net                            : clk__L1_N0             
[05/30 11:54:48    46s] Driver Term                    : clk__L1_I0/Z           
[05/30 11:54:48    46s] Output Cap                     : 0.0135987(pf)          
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Clock clk has been routed. Routing guide will not be generated.
[05/30 11:54:48    46s] Generating Clock Analysis Report clock_report/clock.report ....
[05/30 11:54:48    46s] Generating Clock Routing Guide alu_conv.rguide ....
[05/30 11:54:48    46s] Clock Analysis (CPU Time 0:00:00.0)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Clock gating checks
[05/30 11:54:48    46s] ============================================================
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Clock gating Checks Finished, CPU=0:00:00.0 
[05/30 11:54:48    46s] ============================================================
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] #############################################################################
[05/30 11:54:48    46s] #
[05/30 11:54:48    46s] # Summary of During-Synthesis Checks
[05/30 11:54:48    46s] #
[05/30 11:54:48    46s] #############################################################################
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Types of Check                                    :          Number of warnings
[05/30 11:54:48    46s] ----------------------------------------------------------------------------
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Check RefinePlacement move distance               :          16
[05/30 11:54:48    46s] Check route layer follows preference              :          0
[05/30 11:54:48    46s] Check route follows guide                         :          0
[05/30 11:54:48    46s] clock gating checks                               :          0
[05/30 11:54:48    46s] Wire resistance checks                            :          0
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** End ckSynthesis (cpu=0:00:01.0, real=0:00:02.0, mem=688.0M) ***
[05/30 11:54:48    46s] <clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
[05/30 11:54:48    46s] <clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
[05/30 11:54:48    46s] Redoing specifyClockTree ...
[05/30 11:54:48    46s] Checking spec file integrity...
[05/30 11:54:48    46s] List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
[05/30 11:54:48    46s] List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
[05/30 11:54:48    46s] List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
[05/30 11:54:48    46s] ***** Doing trialRoute -handlePreroute.
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** Starting trialRoute (mem=688.0M) ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:48    46s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:48    46s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Nr of prerouted/Fixed nets = 26
[05/30 11:54:48    46s] There are 26 nets with 1 extra space.
[05/30 11:54:48    46s] routingBox: (-3200 -3200) (88700 84400)
[05/30 11:54:48    46s] coreBox:    (0 0) (85500 81200)
[05/30 11:54:48    46s] There are 26 prerouted nets with extraSpace.
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Phase 1a route (0:00:00.0 688.0M):
[05/30 11:54:48    46s] Est net length = 3.109e+03um = 1.778e+03H + 1.331e+03V
[05/30 11:54:48    46s] Usage: (15.3%H 26.3%V) = (3.274e+03um 3.802e+03um) = (1835 2252)
[05/30 11:54:48    46s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/30 11:54:48    46s] Overflow: 7 = 0 (0.00% H) + 7 (1.08% V)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Phase 1b route (0:00:00.0 688.0M):
[05/30 11:54:48    46s] Usage: (15.3%H 26.2%V) = (3.262e+03um 3.801e+03um) = (1830 2251)
[05/30 11:54:48    46s] Overflow: 7 = 0 (0.00% H) + 7 (1.08% V)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Phase 1c route (0:00:00.0 688.0M):
[05/30 11:54:48    46s] Usage: (15.2%H 26.2%V) = (3.253e+03um 3.802e+03um) = (1825 2251)
[05/30 11:54:48    46s] Overflow: 7 = 0 (0.00% H) + 7 (1.08% V)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Phase 1d route (0:00:00.0 688.0M):
[05/30 11:54:48    46s] Usage: (15.3%H 26.3%V) = (3.259e+03um 3.807e+03um) = (1828 2254)
[05/30 11:54:48    46s] Overflow: 5 = 0 (0.00% H) + 5 (0.80% V)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Phase 1a-1d Overflow: 0.00% H + 0.80% V (0:00:00.0 688.0M)

[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Phase 1e route (0:00:00.0 688.0M):
[05/30 11:54:48    46s] Usage: (15.3%H 26.3%V) = (3.262e+03um 3.807e+03um) = (1830 2254)
[05/30 11:54:48    46s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Phase 1f route (0:00:00.0 688.0M):
[05/30 11:54:48    46s] Usage: (15.3%H 26.3%V) = (3.264e+03um 3.807e+03um) = (1832 2254)
[05/30 11:54:48    46s] Overflow: 2 = 0 (0.00% H) + 2 (0.32% V)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Congestion distribution:
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Remain	cntH		cntV
[05/30 11:54:48    46s] --------------------------------------
[05/30 11:54:48    46s]  -1:	0	 0.00%	2	 0.32%
[05/30 11:54:48    46s] --------------------------------------
[05/30 11:54:48    46s]   0:	0	 0.00%	8	 1.28%
[05/30 11:54:48    46s]   1:	0	 0.00%	8	 1.28%
[05/30 11:54:48    46s]   2:	0	 0.00%	10	 1.60%
[05/30 11:54:48    46s]   3:	0	 0.00%	23	 3.68%
[05/30 11:54:48    46s]   4:	0	 0.00%	35	 5.60%
[05/30 11:54:48    46s]   5:	625	100.00%	539	86.24%
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Phase 1e-1f Overflow: 0.00% H + 0.32% V (0:00:00.0 688.0M)

[05/30 11:54:48    46s] Global route (cpu=0.0s real=0.0s 688.0M)
[05/30 11:54:48    46s] Initializing multi-corner resistance tables ...
[05/30 11:54:48    46s] There are 26 prerouted nets with extraSpace.
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** After '-updateRemainTrks' operation: 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Usage: (16.1%H 27.0%V) = (3.481e+03um 3.877e+03um) = (1931 2313)
[05/30 11:54:48    46s] Overflow: 5 = 0 (0.00% H) + 5 (0.77% V)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Phase 1l Overflow: 0.00% H + 0.77% V (0:00:00.0 688.0M)

[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Congestion distribution:
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Remain	cntH		cntV
[05/30 11:54:48    46s] --------------------------------------
[05/30 11:54:48    46s]  -2:	0	 0.00%	2	 0.32%
[05/30 11:54:48    46s]  -1:	0	 0.00%	2	 0.32%
[05/30 11:54:48    46s] --------------------------------------
[05/30 11:54:48    46s]   0:	0	 0.00%	7	 1.12%
[05/30 11:54:48    46s]   1:	0	 0.00%	9	 1.44%
[05/30 11:54:48    46s]   2:	0	 0.00%	18	 2.88%
[05/30 11:54:48    46s]   3:	0	 0.00%	21	 3.36%
[05/30 11:54:48    46s]   4:	0	 0.00%	33	 5.28%
[05/30 11:54:48    46s]   5:	625	100.00%	533	85.28%
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** Completed Phase 1 route (0:00:00.0 688.0M) ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Total length: 3.986e+03um, number of vias: 2297
[05/30 11:54:48    46s] M1(H) length: 2.128e+02um, number of vias: 1168
[05/30 11:54:48    46s] M2(V) length: 1.583e+03um, number of vias: 917
[05/30 11:54:48    46s] M3(H) length: 1.902e+03um, number of vias: 76
[05/30 11:54:48    46s] M4(V) length: 5.670e+01um, number of vias: 68
[05/30 11:54:48    46s] M5(H) length: 6.244e+01um, number of vias: 68
[05/30 11:54:48    46s] M6(V) length: 1.688e+02um, number of vias: 0
[05/30 11:54:48    46s] M7(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:48    46s] M8(V) length: 0.000e+00um, number of vias: 0
[05/30 11:54:48    46s] M9(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:48    46s] M10(V) length: 0.000e+00um
[05/30 11:54:48    46s] *** Completed Phase 2 route (0:00:00.0 688.0M) ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** Finished all Phases (cpu=0:00:00.0 mem=688.0M) ***
[05/30 11:54:48    46s] Peak Memory Usage was 688.0M 
[05/30 11:54:48    46s] *** Finished trialRoute (cpu=0:00:00.1 mem=688.0M) ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Extraction called for design 'alu_conv' of instances=318 and nets=434 using extraction engine 'preRoute' .
[05/30 11:54:48    46s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:48    46s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:48    46s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:48    46s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:48    46s] RCMode: PreRoute
[05/30 11:54:48    46s]       RC Corner Indexes            0   
[05/30 11:54:48    46s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:48    46s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:48    46s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:48    46s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:48    46s] Shrink Factor                : 1.00000
[05/30 11:54:48    46s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:48    46s] Initializing multi-corner resistance tables ...
[05/30 11:54:48    46s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 688.000M)
[05/30 11:54:48    46s] setting up for view 'an'...
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] **** Clock Tree clk Stat ****
[05/30 11:54:48    46s] Total Clock Level	: 4
[05/30 11:54:48    46s] ***** Top Nodes *****
[05/30 11:54:48    46s] clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
[05/30 11:54:48    46s] Level 4 (Total=70	Sink=70)
[05/30 11:54:48    46s] Level 3 (Total=18	Sink=0	CLKBUF_X3=18)
[05/30 11:54:48    46s] Level 2 (Total=6	Sink=0	CLKBUF_X3=6)
[05/30 11:54:48    46s] Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
[05/30 11:54:48    46s] Total Sinks		: 70
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] # Analysis View: an
[05/30 11:54:48    46s] ********** Clock clk Post-CTS Timing Analysis **********
[05/30 11:54:48    46s] Nr. of Subtrees                : 1
[05/30 11:54:48    46s] Nr. of Sinks                   : 70
[05/30 11:54:48    46s] Nr. of Buffer                  : 25
[05/30 11:54:48    46s] Nr. of Level (including gates) : 3
[05/30 11:54:48    46s] Min.Nr.of Level (including gates) : 3
[05/30 11:54:48    46s] Root Rise Input Tran           : 0.1(ps)
[05/30 11:54:48    46s] Root Fall Input Tran           : 0.1(ps)
[05/30 11:54:48    46s] No Driving Cell Specified!
[05/30 11:54:48    46s] Max trig. edge delay at sink(R): C_int_reg[12]/CK 101.6(ps)
[05/30 11:54:48    46s] Min trig. edge delay at sink(R): A_int_reg[2]/CK 97.8(ps)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s]                                  (Actual)               (Required)          
[05/30 11:54:48    46s] Rise Phase Delay               : 97.8~101.6(ps)         30~300(ps)          
[05/30 11:54:48    46s] Fall Phase Delay               : 100.4~104.2(ps)        30~300(ps)          
[05/30 11:54:48    46s] Trig. Edge Skew                : 3.8(ps)                50(ps)              
[05/30 11:54:48    46s] Rise Skew                      : 3.8(ps)                
[05/30 11:54:48    46s] Fall Skew                      : 3.8(ps)                
[05/30 11:54:48    46s] Max. Rise Buffer Tran.         : 13.5(ps)               50(ps)              
[05/30 11:54:48    46s] Max. Fall Buffer Tran.         : 12.5(ps)               50(ps)              
[05/30 11:54:48    46s] Max. Rise Sink Tran.           : 9.2(ps)                50(ps)              
[05/30 11:54:48    46s] Max. Fall Sink Tran.           : 8.5(ps)                50(ps)              
[05/30 11:54:48    46s] Min. Rise Buffer Tran.         : 9.1(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Fall Buffer Tran.         : 8.3(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Rise Sink Tran.           : 7.6(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Fall Sink Tran.           : 6.9(ps)                0(ps)               
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] view an : skew = 3.8ps (required = 50ps)
[05/30 11:54:48    46s] *** Look For Reconvergent Clock Component ***
[05/30 11:54:48    46s] The clock tree clk has no reconvergent cell.
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Total Max Cap Violation        : 0.0059681(pf)          
[05/30 11:54:48    46s] Violation Net Count            : 1                      
[05/30 11:54:48    46s] Worst Max Cap Violation        : 0.0059681(pf)          
[05/30 11:54:48    46s] Net                            : clk__L1_N0             
[05/30 11:54:48    46s] Driver Term                    : clk__L1_I0/Z           
[05/30 11:54:48    46s] Output Cap                     : 0.0119681(pf)          
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Clock Analysis (CPU Time 0:00:00.0)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Switching to the default view 'an' ...
[05/30 11:54:48    46s] *** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=688.0M) ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** None of the buffer chains at roots are modified by the re-build process.
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Selecting the worst MMMC view of clock tree 'clk' ...
[05/30 11:54:48    46s] resized 0 standard cell(s).
[05/30 11:54:48    46s] inserted 0 standard cell(s).
[05/30 11:54:48    46s] *** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=688.0M) ***
[05/30 11:54:48    46s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=688.0M) ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** None of the clock tree buffers/gates are modified by the skew optimization.
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Switching to the default view 'an' ...
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** None of the buffer chains at roots are modified by the fine-tune process.
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] **** Clock Tree clk Stat ****
[05/30 11:54:48    46s] Total Clock Level	: 4
[05/30 11:54:48    46s] ***** Top Nodes *****
[05/30 11:54:48    46s] clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
[05/30 11:54:48    46s] Level 4 (Total=70	Sink=70)
[05/30 11:54:48    46s] Level 3 (Total=18	Sink=0	CLKBUF_X3=18)
[05/30 11:54:48    46s] Level 2 (Total=6	Sink=0	CLKBUF_X3=6)
[05/30 11:54:48    46s] Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
[05/30 11:54:48    46s] Total Sinks		: 70
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] # Analysis View: an
[05/30 11:54:48    46s] ********** Clock clk Post-CTS Timing Analysis **********
[05/30 11:54:48    46s] Nr. of Subtrees                : 1
[05/30 11:54:48    46s] Nr. of Sinks                   : 70
[05/30 11:54:48    46s] Nr. of Buffer                  : 25
[05/30 11:54:48    46s] Nr. of Level (including gates) : 3
[05/30 11:54:48    46s] Min.Nr.of Level (including gates) : 3
[05/30 11:54:48    46s] Root Rise Input Tran           : 0.1(ps)
[05/30 11:54:48    46s] Root Fall Input Tran           : 0.1(ps)
[05/30 11:54:48    46s] No Driving Cell Specified!
[05/30 11:54:48    46s] Max trig. edge delay at sink(R): C_int_reg[12]/CK 101.6(ps)
[05/30 11:54:48    46s] Min trig. edge delay at sink(R): A_int_reg[2]/CK 97.8(ps)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s]                                  (Actual)               (Required)          
[05/30 11:54:48    46s] Rise Phase Delay               : 97.8~101.6(ps)         30~300(ps)          
[05/30 11:54:48    46s] Fall Phase Delay               : 100.4~104.2(ps)        30~300(ps)          
[05/30 11:54:48    46s] Trig. Edge Skew                : 3.8(ps)                50(ps)              
[05/30 11:54:48    46s] Rise Skew                      : 3.8(ps)                
[05/30 11:54:48    46s] Fall Skew                      : 3.8(ps)                
[05/30 11:54:48    46s] Max. Rise Buffer Tran.         : 13.5(ps)               50(ps)              
[05/30 11:54:48    46s] Max. Fall Buffer Tran.         : 12.5(ps)               50(ps)              
[05/30 11:54:48    46s] Max. Rise Sink Tran.           : 9.2(ps)                50(ps)              
[05/30 11:54:48    46s] Max. Fall Sink Tran.           : 8.5(ps)                50(ps)              
[05/30 11:54:48    46s] Min. Rise Buffer Tran.         : 9.1(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Fall Buffer Tran.         : 8.3(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Rise Sink Tran.           : 7.6(ps)                0(ps)               
[05/30 11:54:48    46s] Min. Fall Sink Tran.           : 6.9(ps)                0(ps)               
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] view an : skew = 3.8ps (required = 50ps)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Total Max Cap Violation        : 0.0059681(pf)          
[05/30 11:54:48    46s] Violation Net Count            : 1                      
[05/30 11:54:48    46s] Worst Max Cap Violation        : 0.0059681(pf)          
[05/30 11:54:48    46s] Net                            : clk__L1_N0             
[05/30 11:54:48    46s] Driver Term                    : clk__L1_I0/Z           
[05/30 11:54:48    46s] Output Cap                     : 0.0119681(pf)          
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Generating Clock Analysis Report clock_report/clock.postCTS.report ....
[05/30 11:54:48    46s] Clock Analysis (CPU Time 0:00:00.0)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** End ckECO (cpu=0:00:00.1, real=0:00:00.0, mem=688.0M) ***
[05/30 11:54:48    46s] **clockDesign ... cpu = 0:00:01, real = 0:00:02, mem = 647.8M **
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] *** Summary of all messages that are not suppressed in this session:
[05/30 11:54:48    46s] Severity  ID               Count  Summary                                  
[05/30 11:54:48    46s] WARNING   ENCEXT-3530          1  Use of command 'setDesignMode -process <...
[05/30 11:54:48    46s] WARNING   ENCEXT-6197          1  Capacitance table file not specified. Th...
[05/30 11:54:48    46s] WARNING   ENCCK-6323          10  The placement of %s was moved by %g micr...
[05/30 11:54:48    46s] WARNING   ENCCK-6324           1  More than %d instances moved during refi...
[05/30 11:54:48    46s] *** Message Summary: 13 warning(s), 0 error(s)
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] <CMD> checkPlace alu.checkPlace
[05/30 11:54:48    46s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:48    46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:48    46s] Begin checking placement ... (start mem=647.8M, init mem=647.8M)
[05/30 11:54:48    46s] *info: Placed = 318            (Fixed = 95)
[05/30 11:54:48    46s] *info: Unplaced = 0           
[05/30 11:54:48    46s] Placement Density:42.57%(739/1736)
[05/30 11:54:48    46s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=647.8M)
[05/30 11:54:48    46s] <CMD> timeDesign -postCTS -numPaths 200
[05/30 11:54:48    46s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/30 11:54:48    46s] Type 'man ENCEXT-3493' for more detail.
[05/30 11:54:48    46s] *** Starting trialRoute (mem=647.8M) ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:48    46s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:48    46s] Start to check current routing status for nets...
[05/30 11:54:48    46s] All nets are already routed correctly.
[05/30 11:54:48    46s] *** Finishing trialRoute (mem=647.8M) ***
[05/30 11:54:48    46s] 
[05/30 11:54:48    46s] Extraction called for design 'alu_conv' of instances=318 and nets=434 using extraction engine 'preRoute' .
[05/30 11:54:48    46s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:48    46s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:48    46s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:48    46s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:48    46s] RCMode: PreRoute
[05/30 11:54:48    46s]       RC Corner Indexes            0   
[05/30 11:54:48    46s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:48    46s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:48    46s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:48    46s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:48    46s] Shrink Factor                : 1.00000
[05/30 11:54:48    46s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:48    46s] Initializing multi-corner resistance tables ...
[05/30 11:54:48    46s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 647.828M)
[05/30 11:54:48    46s] Effort level <high> specified for reg2reg path_group
[05/30 11:54:48    46s] Found active setup analysis view an
[05/30 11:54:48    46s] Found active hold analysis view an
[05/30 11:54:48    46s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:48    47s] AAE_THRD: End delay calculation. (MEM=656.418 CPU=0:00:00.0 REAL=0:00:00.0)
[05/30 11:54:48    47s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.103  |  0.103  |  0.967  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.575%
Routing Overflow: 0.00% H and 0.77% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/30 11:54:48    47s] Total CPU time: 0.37 sec
[05/30 11:54:48    47s] Total Real time: 0.0 sec
[05/30 11:54:48    47s] Total Memory Usage: 646.871094 Mbytes
[05/30 11:54:48    47s] <CMD> timeDesign -postCTS -hold -numPaths 200
[05/30 11:54:48    47s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/30 11:54:48    47s] Type 'man ENCEXT-3493' for more detail.
[05/30 11:54:48    47s] *** Starting trialRoute (mem=632.3M) ***
[05/30 11:54:48    47s] 
[05/30 11:54:48    47s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:48    47s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:48    47s] Start to check current routing status for nets...
[05/30 11:54:48    47s] All nets are already routed correctly.
[05/30 11:54:48    47s] *** Finishing trialRoute (mem=632.3M) ***
[05/30 11:54:48    47s] 
[05/30 11:54:48    47s] Extraction called for design 'alu_conv' of instances=318 and nets=434 using extraction engine 'preRoute' .
[05/30 11:54:48    47s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:48    47s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:48    47s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:48    47s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:48    47s] RCMode: PreRoute
[05/30 11:54:48    47s]       RC Corner Indexes            0   
[05/30 11:54:48    47s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:48    47s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:48    47s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:48    47s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:48    47s] Shrink Factor                : 1.00000
[05/30 11:54:48    47s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:48    47s] Initializing multi-corner resistance tables ...
[05/30 11:54:48    47s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 632.293M)
[05/30 11:54:48    47s] Effort level <high> specified for reg2reg path_group
[05/30 11:54:48    47s] Found active setup analysis view an
[05/30 11:54:48    47s] Found active hold analysis view an
[05/30 11:54:48    47s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:49    47s] AAE_THRD: End delay calculation. (MEM=656.668 CPU=0:00:00.0 REAL=0:00:00.0)
[05/30 11:54:49    47s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.343  |  0.033  | -0.343  |
|           TNS (ns):| -23.855 |  0.000  | -23.855 |
|    Violating Paths:|   102   |    0    |   102   |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

Density: 42.575%
Routing Overflow: 0.00% H and 0.77% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/30 11:54:49    47s] Total CPU time: 0.33 sec
[05/30 11:54:49    47s] Total Real time: 1.0 sec
[05/30 11:54:49    47s] Total Memory Usage: 630.292969 Mbytes
[05/30 11:54:49    47s] <CMD> optDesign -postCTS -numPaths 200
[05/30 11:54:49    47s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:49    47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:49    47s] GigaOpt running with 1 threads.
[05/30 11:54:49    47s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 642.6M, totSessionCpu=0:00:48 **
[05/30 11:54:49    47s] *** optDesign -postCTS ***
[05/30 11:54:49    47s] DRC Margin: user margin 0.0; extra margin 0.2
[05/30 11:54:49    47s] Hold Target Slack: user slack 0
[05/30 11:54:49    47s] Setup Target Slack: user slack 0; extra slack 0.1
[05/30 11:54:49    47s] Multi-VT timing optimization disabled based on library information.
[05/30 11:54:49    47s] *** Starting trialRoute (mem=642.6M) ***
[05/30 11:54:49    47s] 
[05/30 11:54:49    47s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:49    47s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:49    47s] Start to check current routing status for nets...
[05/30 11:54:49    47s] All nets are already routed correctly.
[05/30 11:54:49    47s] *** Finishing trialRoute (mem=642.6M) ***
[05/30 11:54:49    47s] 
[05/30 11:54:49    47s] Found active setup analysis view an
[05/30 11:54:49    47s] Found active hold analysis view an
[05/30 11:54:49    47s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:49    47s] AAE_THRD: End delay calculation. (MEM=728.371 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:54:49    47s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.103  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   240   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.575%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 720.8M, totSessionCpu=0:00:48 **
[05/30 11:54:49    47s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[05/30 11:54:49    47s] *** Starting optimizing excluded clock nets MEM= 722.8M) ***
[05/30 11:54:49    47s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 722.8M) ***
[05/30 11:54:49    47s] *** Starting optimizing excluded clock nets MEM= 722.8M) ***
[05/30 11:54:49    47s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 722.8M) ***
[05/30 11:54:49    47s] Info: 26 nets with fixed/cover wires excluded.
[05/30 11:54:49    48s] Info: 26 clock nets excluded from IPO operation.
[05/30 11:54:49    48s] Begin: Area Reclaim Optimization
[05/30 11:54:49    48s] Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 42.57
[05/30 11:54:49    48s] +----------+---------+--------+--------+------------+--------+
[05/30 11:54:49    48s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/30 11:54:49    48s] +----------+---------+--------+--------+------------+--------+
[05/30 11:54:49    48s] |    42.57%|        -|   0.023|   0.000|   0:00:00.0|  784.2M|
[05/30 11:54:49    48s] |    42.57%|        0|   0.023|   0.000|   0:00:00.0|  784.2M|
[05/30 11:54:49    48s] |    42.57%|        0|   0.023|   0.000|   0:00:00.0|  784.2M|
[05/30 11:54:49    48s] |    42.33%|        1|   0.023|   0.000|   0:00:01.0|  784.2M|
[05/30 11:54:50    48s] |    41.99%|       10|   0.023|   0.000|   0:00:00.0|  784.2M|
[05/30 11:54:50    48s] |    41.99%|        0|   0.023|   0.000|   0:00:00.0|  784.2M|
[05/30 11:54:50    48s] +----------+---------+--------+--------+------------+--------+
[05/30 11:54:50    48s] Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 41.99
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 10 **
[05/30 11:54:50    48s] --------------------------------------------------------------
[05/30 11:54:50    48s] |                                   | Total     | Sequential |
[05/30 11:54:50    48s] --------------------------------------------------------------
[05/30 11:54:50    48s] | Num insts resized                 |      10  |       0    |
[05/30 11:54:50    48s] | Num insts undone                  |       0  |       0    |
[05/30 11:54:50    48s] | Num insts Downsized               |      10  |       0    |
[05/30 11:54:50    48s] | Num insts Samesized               |       0  |       0    |
[05/30 11:54:50    48s] | Num insts Upsized                 |       0  |       0    |
[05/30 11:54:50    48s] | Num multiple commits+uncommits    |       0  |       -    |
[05/30 11:54:50    48s] --------------------------------------------------------------
[05/30 11:54:50    48s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
[05/30 11:54:50    48s] Executing incremental physical updates
[05/30 11:54:50    48s] Executing incremental physical updates
[05/30 11:54:50    48s] *** Starting refinePlace (0:00:48.3 mem=751.6M) ***
[05/30 11:54:50    48s] Total net length = 3.346e+03 (1.960e+03 1.386e+03) (ext = 5.388e+02)
[05/30 11:54:50    48s] default core: bins with density >  0.75 = 8.33 % ( 1 / 12 )
[05/30 11:54:50    48s] Density distribution unevenness ratio = 16.038%
[05/30 11:54:50    48s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=751.6MB) @(0:00:48.3 - 0:00:48.3).
[05/30 11:54:50    48s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:50    48s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 751.6MB
[05/30 11:54:50    48s] Starting refinePlace ...
[05/30 11:54:50    48s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:50    48s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 11:54:50    48s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=751.6MB) @(0:00:48.3 - 0:00:48.3).
[05/30 11:54:50    48s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:50    48s] wireLenOptFixPriorityInst 70 inst fixed
[05/30 11:54:50    48s] Placement tweakage begins.
[05/30 11:54:50    48s] wire length = 3.149e+03 = 1.845e+03 H + 1.304e+03 V
[05/30 11:54:50    48s] wire length = 3.078e+03 = 1.774e+03 H + 1.304e+03 V
[05/30 11:54:50    48s] Placement tweakage ends.
[05/30 11:54:50    48s] Move report: tweak moves 56 insts, mean move: 1.71 um, max move: 3.99 um
[05/30 11:54:50    48s] 	Max move on inst (add_28_48/g1170): (14.44, 15.40) --> (10.45, 15.40)
[05/30 11:54:50    48s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:50    48s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=751.6MB) @(0:00:48.3 - 0:00:48.3).
[05/30 11:54:50    48s] Move report: Detail placement moves 56 insts, mean move: 1.71 um, max move: 3.99 um
[05/30 11:54:50    48s] 	Max move on inst (add_28_48/g1170): (14.44, 15.40) --> (10.45, 15.40)
[05/30 11:54:50    48s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 751.6MB
[05/30 11:54:50    48s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:50    48s]   maximum (X+Y) =         3.99 um
[05/30 11:54:50    48s]   inst (add_28_48/g1170) with max move: (14.44, 15.4) -> (10.45, 15.4)
[05/30 11:54:50    48s]   mean    (X+Y) =         1.71 um
[05/30 11:54:50    48s] Total instances flipped for WireLenOpt: 1
[05/30 11:54:50    48s] Total instances flipped, including legalization: 9
[05/30 11:54:50    48s] Summary Report:
[05/30 11:54:50    48s] Instances move: 56 (out of 292 movable)
[05/30 11:54:50    48s] Mean displacement: 1.71 um
[05/30 11:54:50    48s] Max displacement: 3.99 um (Instance: add_28_48/g1170) (14.44, 15.4) -> (10.45, 15.4)
[05/30 11:54:50    48s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
[05/30 11:54:50    48s] Total instances moved : 56
[05/30 11:54:50    48s] Total net length = 3.078e+03 (1.774e+03 1.304e+03) (ext = 5.186e+02)
[05/30 11:54:50    48s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 751.6MB
[05/30 11:54:50    48s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=751.6MB) @(0:00:48.3 - 0:00:48.3).
[05/30 11:54:50    48s] *** Finished refinePlace (0:00:48.3 mem=751.6M) ***
[05/30 11:54:50    48s] Ripped up 0 affected routes.
[05/30 11:54:50    48s] ** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=742.10M, totSessionCpu=0:00:48).
[05/30 11:54:50    48s] *** Starting trialRoute (mem=742.1M) ***
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:50    48s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:50    48s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Nr of prerouted/Fixed nets = 26
[05/30 11:54:50    48s] There are 26 nets with 1 extra space.
[05/30 11:54:50    48s] routingBox: (-3200 -3200) (88700 84400)
[05/30 11:54:50    48s] coreBox:    (0 0) (85500 81200)
[05/30 11:54:50    48s] There are 26 prerouted nets with extraSpace.
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Phase 1a route (0:00:00.0 742.1M):
[05/30 11:54:50    48s] Est net length = 3.027e+03um = 1.696e+03H + 1.331e+03V
[05/30 11:54:50    48s] Usage: (14.8%H 26.1%V) = (3.168e+03um 3.786e+03um) = (1777 2241)
[05/30 11:54:50    48s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/30 11:54:50    48s] Overflow: 8 = 0 (0.00% H) + 8 (1.30% V)
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Phase 1b route (0:00:00.0 742.1M):
[05/30 11:54:50    48s] Usage: (14.8%H 26.1%V) = (3.156e+03um 3.784e+03um) = (1772 2240)
[05/30 11:54:50    48s] Overflow: 8 = 0 (0.00% H) + 8 (1.30% V)
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Phase 1c route (0:00:00.0 742.1M):
[05/30 11:54:50    48s] Usage: (14.8%H 26.1%V) = (3.148e+03um 3.786e+03um) = (1767 2240)
[05/30 11:54:50    48s] Overflow: 7 = 0 (0.00% H) + 7 (1.08% V)
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Phase 1d route (0:00:00.0 742.1M):
[05/30 11:54:50    48s] Usage: (14.8%H 26.2%V) = (3.153e+03um 3.790e+03um) = (1770 2243)
[05/30 11:54:50    48s] Overflow: 5 = 0 (0.00% H) + 5 (0.80% V)
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Phase 1a-1d Overflow: 0.00% H + 0.80% V (0:00:00.0 742.1M)

[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Phase 1e route (0:00:00.0 742.1M):
[05/30 11:54:50    48s] Usage: (14.8%H 26.2%V) = (3.156e+03um 3.790e+03um) = (1772 2243)
[05/30 11:54:50    48s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Phase 1f route (0:00:00.0 742.1M):
[05/30 11:54:50    48s] Usage: (14.8%H 26.2%V) = (3.156e+03um 3.790e+03um) = (1772 2243)
[05/30 11:54:50    48s] Overflow: 3 = 0 (0.00% H) + 3 (0.48% V)
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Congestion distribution:
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Remain	cntH		cntV
[05/30 11:54:50    48s] --------------------------------------
[05/30 11:54:50    48s]  -1:	0	 0.00%	3	 0.48%
[05/30 11:54:50    48s] --------------------------------------
[05/30 11:54:50    48s]   0:	0	 0.00%	7	 1.12%
[05/30 11:54:50    48s]   1:	0	 0.00%	7	 1.12%
[05/30 11:54:50    48s]   2:	0	 0.00%	12	 1.92%
[05/30 11:54:50    48s]   3:	0	 0.00%	23	 3.68%
[05/30 11:54:50    48s]   4:	0	 0.00%	33	 5.28%
[05/30 11:54:50    48s]   5:	625	100.00%	540	86.40%
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Phase 1e-1f Overflow: 0.00% H + 0.48% V (0:00:00.0 742.1M)

[05/30 11:54:50    48s] Global route (cpu=0.0s real=0.0s 742.1M)
[05/30 11:54:50    48s] There are 26 prerouted nets with extraSpace.
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] *** After '-updateRemainTrks' operation: 
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Usage: (15.6%H 26.8%V) = (3.372e+03um 3.842e+03um) = (1870 2296)
[05/30 11:54:50    48s] Overflow: 4 = 0 (0.00% H) + 4 (0.71% V)
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Phase 1l Overflow: 0.00% H + 0.71% V (0:00:00.0 750.1M)

[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Congestion distribution:
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Remain	cntH		cntV
[05/30 11:54:50    48s] --------------------------------------
[05/30 11:54:50    48s]  -2:	0	 0.00%	1	 0.16%
[05/30 11:54:50    48s]  -1:	0	 0.00%	3	 0.48%
[05/30 11:54:50    48s] --------------------------------------
[05/30 11:54:50    48s]   0:	0	 0.00%	6	 0.96%
[05/30 11:54:50    48s]   1:	0	 0.00%	11	 1.76%
[05/30 11:54:50    48s]   2:	0	 0.00%	18	 2.88%
[05/30 11:54:50    48s]   3:	0	 0.00%	21	 3.36%
[05/30 11:54:50    48s]   4:	0	 0.00%	26	 4.16%
[05/30 11:54:50    48s]   5:	625	100.00%	539	86.24%
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] *** Completed Phase 1 route (0:00:00.0 750.1M) ***
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Total length: 3.904e+03um, number of vias: 2261
[05/30 11:54:50    48s] M1(H) length: 2.100e+02um, number of vias: 1165
[05/30 11:54:50    48s] M2(V) length: 1.597e+03um, number of vias: 896
[05/30 11:54:50    48s] M3(H) length: 1.823e+03um, number of vias: 75
[05/30 11:54:50    48s] M4(V) length: 5.432e+01um, number of vias: 62
[05/30 11:54:50    48s] M5(H) length: 6.244e+01um, number of vias: 63
[05/30 11:54:50    48s] M6(V) length: 1.565e+02um, number of vias: 0
[05/30 11:54:50    48s] M7(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:50    48s] M8(V) length: 0.000e+00um, number of vias: 0
[05/30 11:54:50    48s] M9(H) length: 0.000e+00um, number of vias: 0
[05/30 11:54:50    48s] M10(V) length: 0.000e+00um
[05/30 11:54:50    48s] *** Completed Phase 2 route (0:00:00.0 750.1M) ***
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] *** Finished all Phases (cpu=0:00:00.0 mem=750.1M) ***
[05/30 11:54:50    48s] Peak Memory Usage was 750.1M 
[05/30 11:54:50    48s] *** Finished trialRoute (cpu=0:00:00.0 mem=750.1M) ***
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] Extraction called for design 'alu_conv' of instances=317 and nets=434 using extraction engine 'preRoute' .
[05/30 11:54:50    48s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:50    48s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:50    48s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:50    48s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:50    48s] RCMode: PreRoute
[05/30 11:54:50    48s]       RC Corner Indexes            0   
[05/30 11:54:50    48s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:50    48s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:50    48s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:50    48s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:50    48s] Shrink Factor                : 1.00000
[05/30 11:54:50    48s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:50    48s] Initializing multi-corner resistance tables ...
[05/30 11:54:50    48s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 750.102M)
[05/30 11:54:50    48s] #################################################################################
[05/30 11:54:50    48s] # Design Stage: PreRoute
[05/30 11:54:50    48s] # Design Mode: 90nm
[05/30 11:54:50    48s] # Analysis Mode: MMMC non-OCV
[05/30 11:54:50    48s] # Extraction Mode: default
[05/30 11:54:50    48s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/30 11:54:50    48s] # Switching Delay Calculation Engine to AAE
[05/30 11:54:50    48s] #################################################################################
[05/30 11:54:50    48s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:54:50    48s] Calculate delays in Single mode...
[05/30 11:54:50    48s] Topological Sorting (CPU = 0:00:00.0, MEM = 740.1M, InitMEM = 740.1M)
[05/30 11:54:50    48s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:50    48s] AAE_THRD: End delay calculation. (MEM=731.566 CPU=0:00:00.0 REAL=0:00:00.0)
[05/30 11:54:50    48s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 731.6M) ***
[05/30 11:54:50    48s] Found active setup analysis view an
[05/30 11:54:50    48s] Found active hold analysis view an
[05/30 11:54:50    48s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=722.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.074  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   240   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.992%
Routing Overflow: 0.00% H and 0.71% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 724.0M, totSessionCpu=0:00:48 **
[05/30 11:54:50    48s] Begin: GigaOpt Optimization in WNS mode
[05/30 11:54:50    48s] Info: 26 nets with fixed/cover wires excluded.
[05/30 11:54:50    48s] Info: 26 clock nets excluded from IPO operation.
[05/30 11:54:50    48s] *info: 26 clock nets excluded
[05/30 11:54:50    48s] *info: 2 special nets excluded.
[05/30 11:54:50    48s] *info: 7 no-driver nets excluded.
[05/30 11:54:50    48s] *info: 26 nets with fixed/cover wires excluded.
[05/30 11:54:50    48s] Effort level <high> specified for reg2reg path_group
[05/30 11:54:50    48s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 41.99
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=778.4M) ***
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] End: GigaOpt Optimization in WNS mode
[05/30 11:54:50    48s] Found active setup analysis view an
[05/30 11:54:50    48s] Found active hold analysis view an
[05/30 11:54:50    48s] 
------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=738.3M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  0.967  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.992%
Routing Overflow: 0.00% H and 0.71% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 738.3M, totSessionCpu=0:00:49 **
[05/30 11:54:50    48s] Begin: GigaOpt harden opt
[05/30 11:54:50    48s] Info: 26 nets with fixed/cover wires excluded.
[05/30 11:54:50    48s] Info: 26 clock nets excluded from IPO operation.
[05/30 11:54:50    48s] *info: 26 clock nets excluded
[05/30 11:54:50    48s] *info: 2 special nets excluded.
[05/30 11:54:50    48s] *info: 7 no-driver nets excluded.
[05/30 11:54:50    48s] *info: 26 nets with fixed/cover wires excluded.
[05/30 11:54:50    48s] Active Path Group: reg2reg  
[05/30 11:54:50    48s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:50    48s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[05/30 11:54:50    48s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:50    48s] |   0.074|    0.074|   0.000|    0.000|    41.99%|   0:00:00.0|  778.4M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:50    48s] |   0.074|    0.074|   0.000|    0.000|    41.99%|   0:00:00.0|  778.4M|        an|  reg2reg| C_int_reg[16]/D  |
[05/30 11:54:50    48s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=778.4M) ***
[05/30 11:54:50    48s] Active Path Group: default 
[05/30 11:54:50    48s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:50    48s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[05/30 11:54:50    48s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:50    48s] |   0.402|    0.074|   0.000|    0.000|    41.99%|   0:00:00.0|  778.4M|        an|       NA| NA               |
[05/30 11:54:50    48s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+------------------+
[05/30 11:54:50    48s] 
[05/30 11:54:50    48s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=778.4M) ***
[05/30 11:54:50    48s] End: GigaOpt harden opt
[05/30 11:54:50    48s] Reported timing to dir ./timingReports
[05/30 11:54:50    48s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 738.3M, totSessionCpu=0:00:49 **
[05/30 11:54:50    48s] Found active setup analysis view an
[05/30 11:54:50    48s] Found active hold analysis view an
[05/30 11:54:50    48s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  0.967  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.992%
Routing Overflow: 0.00% H and 0.71% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 736.3M, totSessionCpu=0:00:49 **
[05/30 11:54:51    48s] *** Finished optDesign ***
[05/30 11:54:51    48s] <CMD> optDesign -postCTS -hold -numPaths 200
[05/30 11:54:51    48s] GigaOpt running with 1 threads.
[05/30 11:54:51    48s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:51    48s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:51    48s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 672.7M, totSessionCpu=0:00:49 **
[05/30 11:54:51    49s] *** optDesign -postCTS ***
[05/30 11:54:51    49s] DRC Margin: user margin 0.0; extra margin 0.2
[05/30 11:54:51    49s] Hold Target Slack: user slack 0
[05/30 11:54:51    49s] Setup Target Slack: user slack 0;
[05/30 11:54:51    49s] *** Starting trialRoute (mem=672.7M) ***
[05/30 11:54:51    49s] 
[05/30 11:54:51    49s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:51    49s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:51    49s] Start to check current routing status for nets...
[05/30 11:54:51    49s] All nets are already routed correctly.
[05/30 11:54:51    49s] *** Finishing trialRoute (mem=672.7M) ***
[05/30 11:54:51    49s] 
[05/30 11:54:51    49s] *info: All cells identified as Buffer and Delay cells:
[05/30 11:54:51    49s] *info: --------------------------------------------------
[05/30 11:54:51    49s] *info:         CLKBUF_X1         -   NangateOpenCellLibrary
[05/30 11:54:51    49s] *info:            BUF_X1         -   NangateOpenCellLibrary
[05/30 11:54:51    49s] *info:         CLKBUF_X2         -   NangateOpenCellLibrary
[05/30 11:54:51    49s] *info:            BUF_X2         -   NangateOpenCellLibrary
[05/30 11:54:51    49s] *info:         CLKBUF_X3         -   NangateOpenCellLibrary
[05/30 11:54:51    49s] *info:            BUF_X4         -   NangateOpenCellLibrary
[05/30 11:54:51    49s] *info:            BUF_X8         -   NangateOpenCellLibrary
[05/30 11:54:51    49s] *info:           BUF_X16         -   NangateOpenCellLibrary
[05/30 11:54:51    49s] *info:           BUF_X32         -   NangateOpenCellLibrary
[05/30 11:54:51    49s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:54:51    49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:54:51    49s] GigaOpt Hold Optimizer is used
[05/30 11:54:51    49s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[05/30 11:54:51    49s] *info: Run optDesign holdfix with 1 thread.
[05/30 11:54:51    49s] Starting initialization (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:49.3 mem=824.3M ***
[05/30 11:54:51    49s] #################################################################################
[05/30 11:54:51    49s] # Design Stage: PreRoute
[05/30 11:54:51    49s] # Design Mode: 90nm
[05/30 11:54:51    49s] # Analysis Mode: MMMC non-OCV
[05/30 11:54:51    49s] # Extraction Mode: default
[05/30 11:54:51    49s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/30 11:54:51    49s] # Switching Delay Calculation Engine to AAE
[05/30 11:54:51    49s] #################################################################################
[05/30 11:54:51    49s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:54:51    49s] Calculate delays in Single mode...
[05/30 11:54:51    49s] Topological Sorting (CPU = 0:00:00.0, MEM = 822.3M, InitMEM = 822.3M)
[05/30 11:54:51    49s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:51    49s] AAE_THRD: End delay calculation. (MEM=784.867 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:54:51    49s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 784.9M) ***
[05/30 11:54:51    49s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:49.4 mem=784.9M ***
[05/30 11:54:51    49s] Done building hold timer [1001 node(s), 2978 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:49.5 mem=777.3M ***
[05/30 11:54:51    49s] #################################################################################
[05/30 11:54:51    49s] # Design Stage: PreRoute
[05/30 11:54:51    49s] # Design Mode: 90nm
[05/30 11:54:51    49s] # Analysis Mode: MMMC non-OCV
[05/30 11:54:51    49s] # Extraction Mode: default
[05/30 11:54:51    49s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/30 11:54:51    49s] # Switching Delay Calculation Engine to AAE
[05/30 11:54:51    49s] #################################################################################
[05/30 11:54:51    49s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:54:51    49s] Calculate delays in Single mode...
[05/30 11:54:51    49s] Topological Sorting (CPU = 0:00:00.0, MEM = 767.3M, InitMEM = 767.3M)
[05/30 11:54:51    49s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:51    49s] AAE_THRD: End delay calculation. (MEM=786.867 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:54:51    49s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 786.9M) ***
[05/30 11:54:51    49s] Effort level <high> specified for reg2reg path_group
[05/30 11:54:51    49s] Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:49.6 mem=786.9M ***
[05/30 11:54:51    49s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.074  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   240   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.342  |
|           TNS (ns):| -23.852 |
|    Violating Paths:|   102   |
|          All Paths:|   240   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.992%
------------------------------------------------------------

[05/30 11:54:51    49s] *Info: minBufDelay = 0.021900 ns ;  LibStdDelay = 0.007800 ns;  minBufSize = 3192000 (3); worstDelayView: an 
[05/30 11:54:51    49s] Footprint list for hold buffering 
[05/30 11:54:51    49s] =================================================================
[05/30 11:54:51    49s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/30 11:54:51    49s] ------------------------------------------------------------------
[05/30 11:54:51    49s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[05/30 11:54:51    49s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[05/30 11:54:51    49s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[05/30 11:54:51    49s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[05/30 11:54:51    49s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[05/30 11:54:51    49s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[05/30 11:54:51    49s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[05/30 11:54:51    49s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[05/30 11:54:51    49s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[05/30 11:54:51    49s] =================================================================
[05/30 11:54:51    49s] --------------------------------------------------- 
[05/30 11:54:51    49s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/30 11:54:51    49s] --------------------------------------------------- 
[05/30 11:54:51    49s]          WNS    reg2regWNS   view
[05/30 11:54:51    49s]     0.074 ns      0.074 ns   an
[05/30 11:54:51    49s] --------------------------------------------------- 
[05/30 11:54:51    49s]     0.074 ns      0.074 ns
[05/30 11:54:51    49s] --------------------------------------------------- 
[05/30 11:54:51    49s] Info: 26 nets with fixed/cover wires excluded.
[05/30 11:54:51    49s] Info: 26 clock nets excluded from IPO operation.
[05/30 11:54:51    49s] --------------------------------------------------- 
[05/30 11:54:51    49s]    Hold Timing Summary  - Initial 
[05/30 11:54:51    49s] --------------------------------------------------- 
[05/30 11:54:51    49s]  Target slack: 0.000 ns
[05/30 11:54:51    49s] View: an 
[05/30 11:54:51    49s] 	WNS: -0.342 
[05/30 11:54:51    49s] 	TNS: -23.852 
[05/30 11:54:51    49s] 	VP: 102 
[05/30 11:54:51    49s] 	Worst hold path end point: C_int_reg[8]/RN 
[05/30 11:54:51    49s] --------------------------------------------------- 
[05/30 11:54:51    49s]    Setup Timing Summary  - Initial 
[05/30 11:54:51    49s] --------------------------------------------------- 
[05/30 11:54:51    49s]  Target slack: 0.000 ns
[05/30 11:54:51    49s] View: an 
[05/30 11:54:51    49s] 	WNS: 0.074 
[05/30 11:54:51    49s] 	TNS: 0.000 
[05/30 11:54:51    49s] 	VP: 0 
[05/30 11:54:51    49s] 	Worst setup path end point:C_int_reg[16]/D 
[05/30 11:54:51    49s] --------------------------------------------------- 
[05/30 11:54:51    49s] 
[05/30 11:54:51    49s] *** Starting Core Fixing (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:49.6 mem=779.3M density=41.992% 1890937935**
[05/30 11:54:51    49s] Optimizer Target Slack 0.000 StdDelay is 0.008  
[05/30 11:54:51    49s] Phase I ......
[05/30 11:54:51    49s] Executing transform: ECO Safe Resize
[05/30 11:54:51    49s] +-----------------------------------------------------------------+
[05/30 11:54:51    49s] |Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
[05/30 11:54:51    49s] +-----------------------------------------------------------------+
[05/30 11:54:51    49s] Worst hold path end point: C_int_reg[7]/RN net reset  nrTerm=71
[05/30 11:54:51    49s] |   0|  -0.342|  -23.85|     102|    41.99%|   0:00:00.4|  2586.7M|
[05/30 11:54:51    49s] Worst hold path end point: C_int_reg[7]/RN net reset  nrTerm=71
[05/30 11:54:51    49s] |   1|  -0.342|  -23.85|     102|    41.99%|   0:00:00.4|  2586.7M|
[05/30 11:54:51    49s] +-----------------------------------------------------------------+
[05/30 11:54:51    49s] Executing transform: AddBuffer + LegalResize
[05/30 11:54:51    49s] +-----------------------------------------------------------------+
[05/30 11:54:51    49s] |Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
[05/30 11:54:51    49s] +-----------------------------------------------------------------+
[05/30 11:54:51    49s] Worst hold path end point: C_int_reg[7]/RN net reset  nrTerm=71
[05/30 11:54:51    49s] |   0|  -0.342|  -23.85|     102|    41.99%|   0:00:00.4|  2586.7M|
[05/30 11:54:51    49s] Worst hold path end point: C_int_reg[9]/RN net FE_PHN32_reset  nrTerm=71
[05/30 11:54:52    49s] |   1|  -0.331|  -22.40|     102|    44.21%|   0:00:00.8|  2586.7M|
[05/30 11:54:52    49s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:52    50s] |   2|  -0.270|  -17.25|     102|    45.75%|   0:00:01.0|  2586.7M|
[05/30 11:54:52    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:52    50s] |   3|  -0.242|  -14.48|     102|    47.26%|   0:00:01.1|  2586.7M|
[05/30 11:54:52    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:52    50s] |   4|  -0.216|  -11.85|     102|    48.78%|   0:00:01.3|  2586.7M|
[05/30 11:54:52    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:52    50s] |   5|  -0.192|   -9.31|     102|    50.30%|   0:00:01.5|  2586.7M|
[05/30 11:54:52    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:53    50s] |   6|  -0.166|   -7.20|      70|    51.82%|   0:00:01.7|  2586.7M|
[05/30 11:54:53    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:53    50s] |   7|  -0.142|   -5.49|      70|    51.86%|   0:00:01.7|  2586.7M|
[05/30 11:54:53    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:53    50s] |   8|  -0.117|   -3.74|      70|    51.91%|   0:00:01.7|  2586.7M|
[05/30 11:54:53    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:53    50s] |   9|  -0.092|   -2.02|      65|    51.95%|   0:00:01.7|  2586.7M|
[05/30 11:54:53    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:53    50s] |  10|  -0.068|   -1.25|      20|    52.00%|   0:00:01.7|  2586.7M|
[05/30 11:54:53    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:53    50s] |  11|  -0.043|   -0.76|      20|    52.05%|   0:00:01.8|  2586.7M|
[05/30 11:54:53    50s] Worst hold path end point: FE_PHC32_reset/A net FE_PHN33_reset  nrTerm=2
[05/30 11:54:53    50s] |  12|  -0.018|   -0.27|      20|    52.09%|   0:00:01.8|  2586.7M|
[05/30 11:54:53    50s] |  13|   0.000|    0.00|       0|    52.14%|   0:00:01.8|  2586.7M|
[05/30 11:54:53    51s] +-----------------------------------------------------------------+
[05/30 11:54:53    51s] 
[05/30 11:54:53    51s] *info:    Total 205 cells added for Phase I
[05/30 11:54:53    51s] --------------------------------------------------- 
[05/30 11:54:53    51s]    Hold Timing Summary  - Phase I 
[05/30 11:54:53    51s] --------------------------------------------------- 
[05/30 11:54:53    51s]  Target slack: 0.000 ns
[05/30 11:54:53    51s] View: an 
[05/30 11:54:53    51s] 	WNS: 0.004 
[05/30 11:54:53    51s] 	TNS: 0.000 
[05/30 11:54:53    51s] 	VP: 0 
[05/30 11:54:53    51s] 	Worst hold path end point: A_int_reg[0]/SI 
[05/30 11:54:53    51s] --------------------------------------------------- 
[05/30 11:54:53    51s]    Setup Timing Summary  - Phase I 
[05/30 11:54:53    51s] --------------------------------------------------- 
[05/30 11:54:53    51s]  Target slack: 0.000 ns
[05/30 11:54:53    51s] View: an 
[05/30 11:54:53    51s] 	WNS: 0.074 
[05/30 11:54:53    51s] 	TNS: 0.000 
[05/30 11:54:53    51s] 	VP: 0 
[05/30 11:54:53    51s] 	Worst setup path end point:C_int_reg[16]/D 
[05/30 11:54:53    51s] --------------------------------------------------- 
[05/30 11:54:53    51s] 
[05/30 11:54:53    51s] *** Finished Core Fixing (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:51.0 mem=2586.7M ***
[05/30 11:54:53    51s] *info:
[05/30 11:54:53    51s] *info: Added a total of 205 cells to fix/reduce hold violation
[05/30 11:54:53    51s] *info:          in which 204 termBuffering
[05/30 11:54:53    51s] *info:
[05/30 11:54:53    51s] *info: Summary: 
[05/30 11:54:53    51s] *info:           32 cells of type 'BUF_X1' (3.0, 	18.560) used
[05/30 11:54:53    51s] *info:          171 cells of type 'CLKBUF_X1' (3.0, 	25.535) used
[05/30 11:54:53    51s] *info:            1 cell  of type 'CLKBUF_X2' (4.0, 	12.749) used
[05/30 11:54:53    51s] *info:            1 cell  of type 'BUF_X32' (49.0, 	0.605) used
[05/30 11:54:53    51s] *info:
[05/30 11:54:53    51s] 
[05/30 11:54:53    51s] 
[05/30 11:54:53    51s] 
[05/30 11:54:53    51s] 
[05/30 11:54:53    51s] *** Starting refinePlace (0:00:51.0 mem=2586.7M) ***
[05/30 11:54:53    51s] *** Starting refinePlace (0:00:51.0 mem=2586.7M) ***
[05/30 11:54:53    51s] Total net length = 4.382e+03 (2.563e+03 1.819e+03) (ext = 8.867e+02)
[05/30 11:54:53    51s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:53    51s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2586.7MB
[05/30 11:54:53    51s] Starting refinePlace ...
[05/30 11:54:53    51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:53    51s]   Spread Effort: high, pre-route mode, useDDP on.
[05/30 11:54:53    51s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2586.7MB) @(0:00:51.0 - 0:00:51.0).
[05/30 11:54:53    51s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:53    51s] wireLenOptFixPriorityInst 70 inst fixed
[05/30 11:54:53    51s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:53    51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2586.7MB) @(0:00:51.0 - 0:00:51.0).
[05/30 11:54:53    51s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/30 11:54:53    51s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2586.7MB
[05/30 11:54:53    51s] Statistics of distance of Instance movement in refine placement:
[05/30 11:54:53    51s]   maximum (X+Y) =         0.00 um
[05/30 11:54:53    51s]   mean    (X+Y) =         0.00 um
[05/30 11:54:53    51s] Summary Report:
[05/30 11:54:53    51s] Instances move: 0 (out of 497 movable)
[05/30 11:54:53    51s] Mean displacement: 0.00 um
[05/30 11:54:53    51s] Max displacement: 0.00 um 
[05/30 11:54:53    51s] Total instances moved : 0
[05/30 11:54:53    51s] Total net length = 4.382e+03 (2.563e+03 1.819e+03) (ext = 8.867e+02)
[05/30 11:54:53    51s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2586.7MB
[05/30 11:54:53    51s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2586.7MB) @(0:00:51.0 - 0:00:51.0).
[05/30 11:54:53    51s] *** Finished refinePlace (0:00:51.0 mem=2586.7M) ***
[05/30 11:54:53    51s] *** maximum move = 0.00 um ***
[05/30 11:54:53    51s] *** Finished refinePlace (0:00:51.0 mem=2586.7M) ***
[05/30 11:54:53    51s] *** Finished re-routing un-routed nets (2586.7M) ***
[05/30 11:54:53    51s] 
[05/30 11:54:53    51s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2586.7M) ***
[05/30 11:54:53    51s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:51.0 mem=2586.7M density=52.138%) ***
[05/30 11:54:53    51s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 750.1M, totSessionCpu=0:00:51 **
[05/30 11:54:53    51s] *** Steiner Routed Nets: 37.1886120996%; Threshold: 100; Threshold for Hold: 100
[05/30 11:54:53    51s] Re-routed 0 nets
[05/30 11:54:53    51s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/30 11:54:53    51s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/30 11:54:53    51s] GigaOpt: Skipping postEco optimization
[05/30 11:54:53    51s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/30 11:54:53    51s] GigaOpt: Skipping nonLegal postEco optimization
[05/30 11:54:53    51s] *** Steiner Routed Nets: 37.1886120996%; Threshold: 100; Threshold for Hold: 100
[05/30 11:54:53    51s] Re-routed 0 nets
[05/30 11:54:53    51s] Reported timing to dir ./timingReports
[05/30 11:54:53    51s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 750.1M, totSessionCpu=0:00:51 **
[05/30 11:54:53    51s] Found active setup analysis view an
[05/30 11:54:53    51s] Found active hold analysis view an
[05/30 11:54:53    51s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:54    51s] AAE_THRD: End delay calculation. (MEM=740.41 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:54:54    51s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  0.686  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.033  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.138%
Routing Overflow: 0.00% H and 0.71% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.7, REAL=0:00:01.0, MEM=724.8M
[05/30 11:54:54    51s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 719.0M, totSessionCpu=0:00:52 **
[05/30 11:54:54    51s] *** Finished optDesign ***
[05/30 11:54:54    51s] <CMD> timeDesign -postCTS -hold -numPaths 200
[05/30 11:54:54    51s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/30 11:54:54    51s] Type 'man ENCEXT-3493' for more detail.
[05/30 11:54:54    51s] *** Starting trialRoute (mem=659.4M) ***
[05/30 11:54:54    51s] 
[05/30 11:54:54    51s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:54    51s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:54    51s] Start to check current routing status for nets...
[05/30 11:54:54    51s] All nets are already routed correctly.
[05/30 11:54:54    51s] *** Finishing trialRoute (mem=659.4M) ***
[05/30 11:54:54    51s] 
[05/30 11:54:54    51s] Extraction called for design 'alu_conv' of instances=522 and nets=639 using extraction engine 'preRoute' .
[05/30 11:54:54    51s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:54    51s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:54    51s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:54    51s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:54    51s] RCMode: PreRoute
[05/30 11:54:54    51s]       RC Corner Indexes            0   
[05/30 11:54:54    51s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:54    51s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:54    51s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:54    51s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:54    51s] Shrink Factor                : 1.00000
[05/30 11:54:54    51s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:54    51s] Initializing multi-corner resistance tables ...
[05/30 11:54:54    51s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 659.418M)
[05/30 11:54:54    51s] Effort level <high> specified for reg2reg path_group
[05/30 11:54:54    51s] Found active setup analysis view an
[05/30 11:54:54    51s] Found active hold analysis view an
[05/30 11:54:54    51s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:54    51s] AAE_THRD: End delay calculation. (MEM=677.02 CPU=0:00:00.0 REAL=0:00:00.0)
[05/30 11:54:54    51s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.033  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

Density: 52.138%
Routing Overflow: 0.00% H and 0.71% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/30 11:54:55    52s] Total CPU time: 0.41 sec
[05/30 11:54:55    52s] Total Real time: 1.0 sec
[05/30 11:54:55    52s] Total Memory Usage: 657.417969 Mbytes
[05/30 11:54:55    52s] <CMD> timeDesign -postCTS -numPaths 200
[05/30 11:54:55    52s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/30 11:54:55    52s] Type 'man ENCEXT-3493' for more detail.
[05/30 11:54:55    52s] *** Starting trialRoute (mem=657.4M) ***
[05/30 11:54:55    52s] 
[05/30 11:54:55    52s] There are 0 guide points passed to trialRoute for fixed pins.
[05/30 11:54:55    52s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/30 11:54:55    52s] Start to check current routing status for nets...
[05/30 11:54:55    52s] All nets are already routed correctly.
[05/30 11:54:55    52s] *** Finishing trialRoute (mem=657.4M) ***
[05/30 11:54:55    52s] 
[05/30 11:54:55    52s] Extraction called for design 'alu_conv' of instances=522 and nets=639 using extraction engine 'preRoute' .
[05/30 11:54:55    52s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:54:55    52s] PreRoute RC Extraction called for design alu_conv.
[05/30 11:54:55    52s] RC Extraction called in multi-corner(1) mode.
[05/30 11:54:55    52s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:54:55    52s] RCMode: PreRoute
[05/30 11:54:55    52s]       RC Corner Indexes            0   
[05/30 11:54:55    52s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:54:55    52s] Resistance Scaling Factor    : 1.00000 
[05/30 11:54:55    52s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:54:55    52s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:54:55    52s] Shrink Factor                : 1.00000
[05/30 11:54:55    52s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/30 11:54:55    52s] Initializing multi-corner resistance tables ...
[05/30 11:54:55    52s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 657.418M)
[05/30 11:54:55    52s] Effort level <high> specified for reg2reg path_group
[05/30 11:54:55    52s] Found active setup analysis view an
[05/30 11:54:55    52s] Found active hold analysis view an
[05/30 11:54:55    52s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:54:55    52s] AAE_THRD: End delay calculation. (MEM=677.02 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:54:55    52s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  0.686  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.138%
Routing Overflow: 0.00% H and 0.71% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/30 11:54:56    52s] Total CPU time: 0.43 sec
[05/30 11:54:56    52s] Total Real time: 1.0 sec
[05/30 11:54:56    52s] Total Memory Usage: 667.472656 Mbytes
[05/30 11:54:56    52s] <CMD> saveDesign alu_clk.enc
[05/30 11:54:58    52s] Redoing specifyClockTree ...
[05/30 11:54:58    52s] Checking spec file integrity...
[05/30 11:54:58    52s] Writing Netlist "alu_clk.enc.dat/alu_conv.v.gz" ...
[05/30 11:54:58    52s] Saving AAE Data ...
[05/30 11:54:58    52s] Saving clock tree spec file 'alu_clk.enc.dat/alu_conv.ctstch' ...
[05/30 11:54:58    52s] Saving configuration ...
[05/30 11:54:58    52s] Saving preference file alu_clk.enc.dat/enc.pref.tcl ...
[05/30 11:54:58    52s] Saving floorplan ...
[05/30 11:54:59    52s] Saving Drc markers ...
[05/30 11:54:59    52s] ... No Drc file written since there is no markers found.
[05/30 11:54:59    52s] Saving placement ...
[05/30 11:54:59    52s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=667.5M) ***
[05/30 11:54:59    52s] Saving route ...
[05/30 11:54:59    52s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=667.5M) ***
[05/30 11:54:59    52s] Writing DEF file 'alu_clk.enc.dat/alu_conv.def.gz', current time is Tue May 30 11:54:59 2017 ...
[05/30 11:54:59    52s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:54:59    52s] DEF file 'alu_clk.enc.dat/alu_conv.def.gz' is written, current time is Tue May 30 11:54:59 2017 ...
[05/30 11:54:59    52s] Saving rc congestion map alu_clk.enc.dat/alu_conv.congmap.gz ...
[05/30 11:54:59    52s] Copying timing libraries...
[05/30 11:54:59    52s] .
[05/30 11:54:59    52s] Copying LEF files...
[05/30 11:54:59    52s] .
[05/30 11:54:59    52s] Copying Constraints file(s)...
[05/30 11:54:59    52s] Modifying View File...
[05/30 11:55:00    52s] Updating MMMC files...
[05/30 11:55:00    52s] Modifying Globals File...
[05/30 11:55:00    52s] Modifying Power Constraints File...
[05/30 11:55:00    52s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:55:00    53s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:55:00    53s] 
[05/30 11:55:00    53s] <CMD> getFillerMode -quiet
[05/30 11:55:11    53s] <CMD> addFillerGap 0.6
[05/30 11:55:11    53s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:55:11    53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:55:11    53s] Processing top-level gaps.
[05/30 11:55:11    53s] **WARN: (ENCSP-2901):	27 single height segments were too small to resolve.
[05/30 11:55:11    53s] Type 'man ENCSP-2901' for more detail.
[05/30 11:55:11    53s] **WARN: (ENCSP-2902):	4 single height segments were impossible to resolve.
[05/30 11:55:11    53s] Type 'man ENCSP-2902' for more detail.
[05/30 11:55:11    53s] Statistics of distance of Instance movement in refine placement:
[05/30 11:55:11    53s]   maximum (X+Y) =         0.38 um
[05/30 11:55:11    53s]   inst (FE_PHC45_B_14_) with max move: (4.37, 22.4) -> (3.99, 22.4)
[05/30 11:55:11    53s]   mean    (X+Y) =         0.20 um
[05/30 11:55:11    53s] Summary Report:
[05/30 11:55:11    53s] Instances move: 173 (out of 427 movable)
[05/30 11:55:11    53s] Mean displacement: 0.20 um
[05/30 11:55:11    53s] Max displacement: 0.38 um (Instance: FE_PHC45_B_14_) (4.37, 22.4) -> (3.99, 22.4)
[05/30 11:55:11    53s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[05/30 11:55:11    53s] Total instances moved : 173
[05/30 11:55:11    53s] <CMD> addFiller -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 -prefix FILLER -markFixed
[05/30 11:55:11    53s] **WARN: (ENCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
[05/30 11:55:11    53s] operations, such as antenna fixing, may fail due to fillers being marked
[05/30 11:55:11    53s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[05/30 11:55:11    53s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:55:11    53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:55:11    53s] *INFO: Adding fillers to top-module.
[05/30 11:55:11    53s] *INFO:   Added 284 filler insts (cell FILLCELL_X8 / prefix FILLER).
[05/30 11:55:11    53s] *INFO:   Added 113 filler insts (cell FILLCELL_X4 / prefix FILLER).
[05/30 11:55:11    53s] *INFO:   Added 399 filler insts (cell FILLCELL_X1 / prefix FILLER).
[05/30 11:55:11    53s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[05/30 11:55:11    53s] *INFO: Total 796 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[05/30 11:55:11    53s] For 796 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/30 11:55:11    53s] <CMD> saveDesign alu_powerroute_clk_filler.enc
[05/30 11:55:12    53s] Redoing specifyClockTree ...
[05/30 11:55:12    53s] Checking spec file integrity...
[05/30 11:55:12    53s] Writing Netlist "alu_powerroute_clk_filler.enc.dat/alu_conv.v.gz" ...
[05/30 11:55:12    53s] Saving AAE Data ...
[05/30 11:55:12    53s] Saving clock tree spec file 'alu_powerroute_clk_filler.enc.dat/alu_conv.ctstch' ...
[05/30 11:55:12    53s] Saving configuration ...
[05/30 11:55:12    53s] Saving preference file alu_powerroute_clk_filler.enc.dat/enc.pref.tcl ...
[05/30 11:55:12    53s] Saving floorplan ...
[05/30 11:55:12    53s] Saving Drc markers ...
[05/30 11:55:12    53s] ... No Drc file written since there is no markers found.
[05/30 11:55:12    53s] Saving placement ...
[05/30 11:55:12    53s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=667.5M) ***
[05/30 11:55:12    53s] Saving route ...
[05/30 11:55:12    53s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=667.5M) ***
[05/30 11:55:13    53s] Writing DEF file 'alu_powerroute_clk_filler.enc.dat/alu_conv.def.gz', current time is Tue May 30 11:55:13 2017 ...
[05/30 11:55:13    53s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:55:13    53s] DEF file 'alu_powerroute_clk_filler.enc.dat/alu_conv.def.gz' is written, current time is Tue May 30 11:55:13 2017 ...
[05/30 11:55:13    53s] Saving rc congestion map alu_powerroute_clk_filler.enc.dat/alu_conv.congmap.gz ...
[05/30 11:55:13    53s] Copying timing libraries...
[05/30 11:55:13    53s] .
[05/30 11:55:13    53s] Copying LEF files...
[05/30 11:55:13    53s] .
[05/30 11:55:13    53s] Copying Constraints file(s)...
[05/30 11:55:13    53s] Modifying View File...
[05/30 11:55:13    53s] Updating MMMC files...
[05/30 11:55:13    53s] Modifying Globals File...
[05/30 11:55:13    53s] Modifying Power Constraints File...
[05/30 11:55:13    54s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:55:13    54s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:55:13    54s] 
[05/30 11:55:13    54s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[05/30 11:55:22    54s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna false
[05/30 11:55:29    55s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/30 11:55:29    55s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/30 11:55:29    55s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/30 11:55:29    55s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[05/30 11:55:30    55s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/30 11:55:38    55s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[05/30 11:55:38    55s] <CMD> routeDesign -globalDetail
[05/30 11:55:38    55s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 614.91 (MB), peak = 769.38 (MB)
[05/30 11:55:38    55s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/30 11:55:38    55s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/30 11:55:38    55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/30 11:55:38    55s] Begin checking placement ... (start mem=659.5M, init mem=659.5M)
[05/30 11:55:38    55s] *info: Placed = 1318           (Fixed = 891)
[05/30 11:55:38    55s] *info: Unplaced = 0           
[05/30 11:55:38    55s] Placement Density:100.00%(905/905)
[05/30 11:55:38    55s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=659.5M)
[05/30 11:55:38    55s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[05/30 11:55:38    55s] #**INFO: honoring user setting for routeWithSiDriven set to false
[05/30 11:55:38    55s] 
[05/30 11:55:38    55s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/30 11:55:38    55s] *** Changed status on (26) nets in Clock.
[05/30 11:55:38    55s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=659.5M) ***
[05/30 11:55:38    55s] 
[05/30 11:55:38    55s] globalDetailRoute
[05/30 11:55:38    55s] 
[05/30 11:55:38    55s] ### setNanoRouteMode -drouteFixAntenna false
[05/30 11:55:38    55s] ### setNanoRouteMode -drouteStartIteration 0
[05/30 11:55:38    55s] ### setNanoRouteMode -routeTopRoutingLayer 6
[05/30 11:55:38    55s] ### setNanoRouteMode -routeWithSiDriven false
[05/30 11:55:38    55s] ### setNanoRouteMode -routeWithTimingDriven false
[05/30 11:55:38    55s] #Start globalDetailRoute on Tue May 30 11:55:38 2017
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 614.94 (MB), peak = 769.38 (MB)
[05/30 11:55:38    55s] #WARNING (NRDB-682) PIN CK of INST C_int_reg[12] connects to NET clk__L3_N6 at location (24.985 31.710) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
[05/30 11:55:38    55s] #WARNING (NRIG-44) Imported NET clk__L3_N6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[05/30 11:55:38    55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 615.00 (MB), peak = 769.38 (MB)
[05/30 11:55:38    55s] #NanoRoute Version v14.14-s012 NR140903-2301/14_14-UB
[05/30 11:55:38    55s] #Start routing data preparation.
[05/30 11:55:38    55s] #Minimum voltage of a net in the design = 0.000.
[05/30 11:55:38    55s] #Maximum voltage of a net in the design = 1.100.
[05/30 11:55:38    55s] #Voltage range [0.000 - 0.000] has 1 net.
[05/30 11:55:38    55s] #Voltage range [1.100 - 1.100] has 1 net.
[05/30 11:55:38    55s] #Voltage range [0.000 - 1.100] has 637 nets.
[05/30 11:55:38    55s] # metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
[05/30 11:55:38    55s] # metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
[05/30 11:55:38    55s] # metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
[05/30 11:55:38    55s] # metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[05/30 11:55:38    55s] # metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[05/30 11:55:38    55s] # metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[05/30 11:55:38    55s] # metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[05/30 11:55:38    55s] # metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[05/30 11:55:38    55s] # metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
[05/30 11:55:38    55s] # metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
[05/30 11:55:38    55s] #Regenerating Ggrids automatically.
[05/30 11:55:38    55s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
[05/30 11:55:38    55s] #Using automatically generated G-grids.
[05/30 11:55:38    55s] #Done routing data preparation.
[05/30 11:55:38    55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 640.09 (MB), peak = 769.38 (MB)
[05/30 11:55:38    55s] #Merging special wires...
[05/30 11:55:38    55s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at (28.250 31.710) on metal1 for NET clk__L3_N6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/30 11:55:38    55s] #1 routed net are extracted.
[05/30 11:55:38    55s] #    1 (0.16%) extracted nets are partially routed.
[05/30 11:55:38    55s] #25 routed nets are imported.
[05/30 11:55:38    55s] #536 (83.88%) nets are without wires.
[05/30 11:55:38    55s] #77 nets are fixed|skipped|trivial (not extracted).
[05/30 11:55:38    55s] #Total number of nets = 639.
[05/30 11:55:38    55s] #Number of eco nets is 1
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Start data preparation...
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Data preparation is done on Tue May 30 11:55:38 2017
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Analyzing routing resource...
[05/30 11:55:38    55s] #Routing resource analysis is done on Tue May 30 11:55:38 2017
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #  Resource Analysis:
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/30 11:55:38    55s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/30 11:55:38    55s] #  --------------------------------------------------------------
[05/30 11:55:38    55s] #  Metal 1        H         290           0         210    58.57%
[05/30 11:55:38    55s] #  Metal 2        V         225           0         210     0.00%
[05/30 11:55:38    55s] #  Metal 3        H         286           0         210     0.00%
[05/30 11:55:38    55s] #  Metal 4        V           2         147         210    86.67%
[05/30 11:55:38    55s] #  Metal 5        H         142           0         210     0.00%
[05/30 11:55:38    55s] #  Metal 6        V         149           0         210     0.00%
[05/30 11:55:38    55s] #  --------------------------------------------------------------
[05/30 11:55:38    55s] #  Total                   1094      16.44%  1260    24.21%
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #  26 nets (4.07%) with 1 preferred extra spacing.
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 640.14 (MB), peak = 769.38 (MB)
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #start global routing iteration 1...
[05/30 11:55:38    55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 640.50 (MB), peak = 769.38 (MB)
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #start global routing iteration 2...
[05/30 11:55:38    55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 640.50 (MB), peak = 769.38 (MB)
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Total number of trivial nets (e.g. < 2 pins) = 77 (skipped).
[05/30 11:55:38    55s] #Total number of routable nets = 562.
[05/30 11:55:38    55s] #Total number of nets in the design = 639.
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #537 routable nets have only global wires.
[05/30 11:55:38    55s] #25 routable nets have only detail routed wires.
[05/30 11:55:38    55s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/30 11:55:38    55s] #25 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Routed nets constraints summary:
[05/30 11:55:38    55s] #------------------------------------------------
[05/30 11:55:38    55s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 11:55:38    55s] #------------------------------------------------
[05/30 11:55:38    55s] #      Default                  1             536  
[05/30 11:55:38    55s] #------------------------------------------------
[05/30 11:55:38    55s] #        Total                  1             536  
[05/30 11:55:38    55s] #------------------------------------------------
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Routing constraints summary of the whole design:
[05/30 11:55:38    55s] #------------------------------------------------
[05/30 11:55:38    55s] #        Rules   Pref Extra Space   Unconstrained  
[05/30 11:55:38    55s] #------------------------------------------------
[05/30 11:55:38    55s] #      Default                 26             536  
[05/30 11:55:38    55s] #------------------------------------------------
[05/30 11:55:38    55s] #        Total                 26             536  
[05/30 11:55:38    55s] #------------------------------------------------
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #                 OverCon       OverCon       OverCon       OverCon          
[05/30 11:55:38    55s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/30 11:55:38    55s] #     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
[05/30 11:55:38    55s] #  --------------------------------------------------------------------------
[05/30 11:55:38    55s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 11:55:38    55s] #   Metal 2     84(40.0%)     26(12.4%)      8(3.81%)      3(1.43%)   (57.6%)
[05/30 11:55:38    55s] #   Metal 3     15(7.14%)      3(1.43%)      0(0.00%)      0(0.00%)   (8.57%)
[05/30 11:55:38    55s] #   Metal 4     24(85.7%)      0(0.00%)      0(0.00%)      0(0.00%)   (85.7%)
[05/30 11:55:38    55s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 11:55:38    55s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/30 11:55:38    55s] #  --------------------------------------------------------------------------
[05/30 11:55:38    55s] #     Total    123(12.3%)     29(2.89%)      8(0.80%)      3(0.30%)   (16.3%)
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Complete Global Routing.
[05/30 11:55:38    55s] #Total number of nets with non-default rule or having extra spacing = 26
[05/30 11:55:38    55s] #Total wire length = 6495 um.
[05/30 11:55:38    55s] #Total half perimeter of net bounding box = 4540 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal1 = 86 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal2 = 1477 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal3 = 4154 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal4 = 6 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal5 = 353 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal6 = 418 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal7 = 0 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal8 = 0 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal9 = 0 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal10 = 0 um.
[05/30 11:55:38    55s] #Total number of vias = 2752
[05/30 11:55:38    55s] #Up-Via Summary (total 2752):
[05/30 11:55:38    55s] #           
[05/30 11:55:38    55s] #-----------------------
[05/30 11:55:38    55s] #  Metal 1         1439
[05/30 11:55:38    55s] #  Metal 2         1094
[05/30 11:55:38    55s] #  Metal 3           76
[05/30 11:55:38    55s] #  Metal 4           72
[05/30 11:55:38    55s] #  Metal 5           71
[05/30 11:55:38    55s] #-----------------------
[05/30 11:55:38    55s] #                  2752 
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Max overcon = 13 tracks.
[05/30 11:55:38    55s] #Total overcon = 16.27%.
[05/30 11:55:38    55s] #Worst layer Gcell overcon rate = 85.71%.
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Start data preparation for track assignment...
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Data preparation is done on Tue May 30 11:55:38 2017
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 640.50 (MB), peak = 769.38 (MB)
[05/30 11:55:38    55s] #Start Track Assignment.
[05/30 11:55:38    55s] #Done with 60 horizontal wires in 1 hboxes and 38 vertical wires in 1 hboxes.
[05/30 11:55:38    55s] #Done with 23 horizontal wires in 1 hboxes and 14 vertical wires in 1 hboxes.
[05/30 11:55:38    55s] #Complete Track Assignment.
[05/30 11:55:38    55s] #Total number of nets with non-default rule or having extra spacing = 26
[05/30 11:55:38    55s] #Total wire length = 6344 um.
[05/30 11:55:38    55s] #Total half perimeter of net bounding box = 4540 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal1 = 85 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal2 = 1380 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal3 = 4091 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal4 = 1 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal5 = 378 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal6 = 410 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal7 = 0 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal8 = 0 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal9 = 0 um.
[05/30 11:55:38    55s] #Total wire length on LAYER metal10 = 0 um.
[05/30 11:55:38    55s] #Total number of vias = 2752
[05/30 11:55:38    55s] #Up-Via Summary (total 2752):
[05/30 11:55:38    55s] #           
[05/30 11:55:38    55s] #-----------------------
[05/30 11:55:38    55s] #  Metal 1         1439
[05/30 11:55:38    55s] #  Metal 2         1094
[05/30 11:55:38    55s] #  Metal 3           76
[05/30 11:55:38    55s] #  Metal 4           72
[05/30 11:55:38    55s] #  Metal 5           71
[05/30 11:55:38    55s] #-----------------------
[05/30 11:55:38    55s] #                  2752 
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 607.03 (MB), peak = 769.38 (MB)
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Cpu time = 00:00:00
[05/30 11:55:38    55s] #Elapsed time = 00:00:00
[05/30 11:55:38    55s] #Increased memory = -7.98 (MB)
[05/30 11:55:38    55s] #Total memory = 607.03 (MB)
[05/30 11:55:38    55s] #Peak memory = 769.38 (MB)
[05/30 11:55:38    55s] #
[05/30 11:55:38    55s] #Start Detail Routing..
[05/30 11:55:38    55s] #start initial detail routing ...
[05/30 11:55:38    55s] #    number of violations = 28
[05/30 11:55:39    57s] #
[05/30 11:55:39    57s] #    By Layer and Type :
[05/30 11:55:39    57s] #	         MetSpc    Short   CutSpc   Totals
[05/30 11:55:39    57s] #	metal1       12       13        0       25
[05/30 11:55:39    57s] #	metal2        2        0        0        2
[05/30 11:55:39    57s] #	metal3        0        0        0        0
[05/30 11:55:39    57s] #	metal4        0        0        1        1
[05/30 11:55:39    57s] #	Totals       14       13        1       28
[05/30 11:55:39    57s] #1087 out of 1318 instances need to be verified(marked ipoed).
[05/30 11:55:39    57s] #    number of violations = 35
[05/30 11:55:39    57s] #
[05/30 11:55:39    57s] #    By Layer and Type :
[05/30 11:55:39    57s] #	         MetSpc    Short   CutSpc   Totals
[05/30 11:55:39    57s] #	metal1       13       19        0       32
[05/30 11:55:39    57s] #	metal2        2        0        0        2
[05/30 11:55:39    57s] #	metal3        0        0        0        0
[05/30 11:55:39    57s] #	metal4        0        0        1        1
[05/30 11:55:39    57s] #	Totals       15       19        1       35
[05/30 11:55:39    57s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 690.63 (MB), peak = 769.38 (MB)
[05/30 11:55:39    57s] #start 1st optimization iteration ...
[05/30 11:55:39    57s] #    number of violations = 33
[05/30 11:55:39    57s] #
[05/30 11:55:39    57s] #    By Layer and Type :
[05/30 11:55:39    57s] #	         MetSpc    Short   Totals
[05/30 11:55:39    57s] #	metal1       13       18       31
[05/30 11:55:39    57s] #	metal2        2        0        2
[05/30 11:55:39    57s] #	Totals       15       18       33
[05/30 11:55:39    57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.80 (MB), peak = 769.38 (MB)
[05/30 11:55:39    57s] #start 2nd optimization iteration ...
[05/30 11:55:39    57s] #    number of violations = 33
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #    By Layer and Type :
[05/30 11:55:40    57s] #	         MetSpc    Short   Totals
[05/30 11:55:40    57s] #	metal1       13       18       31
[05/30 11:55:40    57s] #	metal2        2        0        2
[05/30 11:55:40    57s] #	Totals       15       18       33
[05/30 11:55:40    57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.80 (MB), peak = 769.38 (MB)
[05/30 11:55:40    57s] #start 3rd optimization iteration ...
[05/30 11:55:40    57s] #    number of violations = 2
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #    By Layer and Type :
[05/30 11:55:40    57s] #	          Short   Totals
[05/30 11:55:40    57s] #	metal1        0        0
[05/30 11:55:40    57s] #	metal2        1        1
[05/30 11:55:40    57s] #	metal3        1        1
[05/30 11:55:40    57s] #	Totals        2        2
[05/30 11:55:40    57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.81 (MB), peak = 769.38 (MB)
[05/30 11:55:40    57s] #start 4th optimization iteration ...
[05/30 11:55:40    57s] #    number of violations = 0
[05/30 11:55:40    57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.81 (MB), peak = 769.38 (MB)
[05/30 11:55:40    57s] #Complete Detail Routing.
[05/30 11:55:40    57s] #Total number of nets with non-default rule or having extra spacing = 26
[05/30 11:55:40    57s] #Total wire length = 5417 um.
[05/30 11:55:40    57s] #Total half perimeter of net bounding box = 4540 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal1 = 223 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal2 = 1559 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal3 = 2829 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal4 = 32 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal5 = 312 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal6 = 461 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal7 = 0 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal8 = 0 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal9 = 0 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal10 = 0 um.
[05/30 11:55:40    57s] #Total number of vias = 3510
[05/30 11:55:40    57s] #Up-Via Summary (total 3510):
[05/30 11:55:40    57s] #           
[05/30 11:55:40    57s] #-----------------------
[05/30 11:55:40    57s] #  Metal 1         1579
[05/30 11:55:40    57s] #  Metal 2         1566
[05/30 11:55:40    57s] #  Metal 3          130
[05/30 11:55:40    57s] #  Metal 4          123
[05/30 11:55:40    57s] #  Metal 5          112
[05/30 11:55:40    57s] #-----------------------
[05/30 11:55:40    57s] #                  3510 
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #Total number of DRC violations = 0
[05/30 11:55:40    57s] #Cpu time = 00:00:02
[05/30 11:55:40    57s] #Elapsed time = 00:00:02
[05/30 11:55:40    57s] #Increased memory = 83.78 (MB)
[05/30 11:55:40    57s] #Total memory = 690.81 (MB)
[05/30 11:55:40    57s] #Peak memory = 769.38 (MB)
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #Start Post Route wire spreading..
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #Start data preparation for wire spreading...
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #Data preparation is done on Tue May 30 11:55:40 2017
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.82 (MB), peak = 769.38 (MB)
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #Start Post Route Wire Spread.
[05/30 11:55:40    57s] #Done with 246 horizontal wires in 1 hboxes and 58 vertical wires in 1 hboxes.
[05/30 11:55:40    57s] #Complete Post Route Wire Spread.
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #Total number of nets with non-default rule or having extra spacing = 26
[05/30 11:55:40    57s] #Total wire length = 5501 um.
[05/30 11:55:40    57s] #Total half perimeter of net bounding box = 4540 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal1 = 223 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal2 = 1573 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal3 = 2890 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal4 = 32 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal5 = 312 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal6 = 471 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal7 = 0 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal8 = 0 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal9 = 0 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal10 = 0 um.
[05/30 11:55:40    57s] #Total number of vias = 3510
[05/30 11:55:40    57s] #Up-Via Summary (total 3510):
[05/30 11:55:40    57s] #           
[05/30 11:55:40    57s] #-----------------------
[05/30 11:55:40    57s] #  Metal 1         1579
[05/30 11:55:40    57s] #  Metal 2         1566
[05/30 11:55:40    57s] #  Metal 3          130
[05/30 11:55:40    57s] #  Metal 4          123
[05/30 11:55:40    57s] #  Metal 5          112
[05/30 11:55:40    57s] #-----------------------
[05/30 11:55:40    57s] #                  3510 
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 611.20 (MB), peak = 769.38 (MB)
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #Post Route wire spread is done.
[05/30 11:55:40    57s] #Total number of nets with non-default rule or having extra spacing = 26
[05/30 11:55:40    57s] #Total wire length = 5501 um.
[05/30 11:55:40    57s] #Total half perimeter of net bounding box = 4540 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal1 = 223 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal2 = 1573 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal3 = 2890 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal4 = 32 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal5 = 312 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal6 = 471 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal7 = 0 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal8 = 0 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal9 = 0 um.
[05/30 11:55:40    57s] #Total wire length on LAYER metal10 = 0 um.
[05/30 11:55:40    57s] #Total number of vias = 3510
[05/30 11:55:40    57s] #Up-Via Summary (total 3510):
[05/30 11:55:40    57s] #           
[05/30 11:55:40    57s] #-----------------------
[05/30 11:55:40    57s] #  Metal 1         1579
[05/30 11:55:40    57s] #  Metal 2         1566
[05/30 11:55:40    57s] #  Metal 3          130
[05/30 11:55:40    57s] #  Metal 4          123
[05/30 11:55:40    57s] #  Metal 5          112
[05/30 11:55:40    57s] #-----------------------
[05/30 11:55:40    57s] #                  3510 
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #
[05/30 11:55:40    57s] #Start DRC checking..
[05/30 11:55:40    57s] #    number of violations = 0
[05/30 11:55:40    58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 670.94 (MB), peak = 769.38 (MB)
[05/30 11:55:40    58s] #    number of violations = 0
[05/30 11:55:40    58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 670.94 (MB), peak = 769.38 (MB)
[05/30 11:55:40    58s] #CELL_VIEW alu_conv,init has no DRC violation.
[05/30 11:55:40    58s] #Total number of DRC violations = 0
[05/30 11:55:40    58s] #detailRoute Statistics:
[05/30 11:55:40    58s] #Cpu time = 00:00:02
[05/30 11:55:40    58s] #Elapsed time = 00:00:02
[05/30 11:55:40    58s] #Increased memory = 63.91 (MB)
[05/30 11:55:40    58s] #Total memory = 670.94 (MB)
[05/30 11:55:40    58s] #Peak memory = 769.38 (MB)
[05/30 11:55:40    58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 670.94 (MB), peak = 769.38 (MB)
[05/30 11:55:40    58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 670.95 (MB), peak = 769.38 (MB)
[05/30 11:55:40    58s] #
[05/30 11:55:40    58s] #globalDetailRoute statistics:
[05/30 11:55:40    58s] #Cpu time = 00:00:03
[05/30 11:55:40    58s] #Elapsed time = 00:00:03
[05/30 11:55:40    58s] #Increased memory = 56.00 (MB)
[05/30 11:55:40    58s] #Total memory = 670.95 (MB)
[05/30 11:55:40    58s] #Peak memory = 769.38 (MB)
[05/30 11:55:40    58s] #Number of warnings = 3
[05/30 11:55:40    58s] #Total number of warnings = 40
[05/30 11:55:40    58s] #Number of fails = 0
[05/30 11:55:40    58s] #Total number of fails = 0
[05/30 11:55:40    58s] #Complete globalDetailRoute on Tue May 30 11:55:40 2017
[05/30 11:55:40    58s] #
[05/30 11:55:40    58s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 670.95 (MB), peak = 769.38 (MB)
[05/30 11:55:40    58s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:55:40    58s] 
[05/30 11:55:40    58s] <CMD> saveDesign alu_conv _powerroute_clk_filler.enc
[05/30 11:55:42    58s] **WARN: (ENCSYT-6235):	Session name is already specified. Ignore the extra one '_powerroute_clk_filler.enc'.
[05/30 11:55:42    58s] Redoing specifyClockTree ...
[05/30 11:55:42    58s] Checking spec file integrity...
[05/30 11:55:42    58s] Writing Netlist "alu_conv.dat/alu_conv.v.gz" ...
[05/30 11:55:42    58s] Saving AAE Data ...
[05/30 11:55:42    58s] Saving clock tree spec file 'alu_conv.dat/alu_conv.ctstch' ...
[05/30 11:55:43    58s] Saving configuration ...
[05/30 11:55:43    58s] Saving preference file alu_conv.dat/enc.pref.tcl ...
[05/30 11:55:43    58s] Saving floorplan ...
[05/30 11:55:43    58s] Saving Drc markers ...
[05/30 11:55:43    58s] ... No Drc file written since there is no markers found.
[05/30 11:55:43    58s] Saving placement ...
[05/30 11:55:43    58s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=666.1M) ***
[05/30 11:55:43    58s] Saving route ...
[05/30 11:55:43    58s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=666.1M) ***
[05/30 11:55:43    58s] Writing DEF file 'alu_conv.dat/alu_conv.def.gz', current time is Tue May 30 11:55:43 2017 ...
[05/30 11:55:43    58s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:55:43    58s] DEF file 'alu_conv.dat/alu_conv.def.gz' is written, current time is Tue May 30 11:55:43 2017 ...
[05/30 11:55:43    58s] Copying timing libraries...
[05/30 11:55:43    58s] .
[05/30 11:55:43    58s] Copying LEF files...
[05/30 11:55:43    58s] .
[05/30 11:55:43    58s] Copying Constraints file(s)...
[05/30 11:55:43    58s] Modifying View File...
[05/30 11:55:43    58s] Updating MMMC files...
[05/30 11:55:43    58s] Modifying Globals File...
[05/30 11:55:43    58s] Modifying Power Constraints File...
[05/30 11:55:43    58s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:55:43    58s] 
[05/30 11:55:43    58s] *** Summary of all messages that are not suppressed in this session:
[05/30 11:55:43    58s] Severity  ID               Count  Summary                                  
[05/30 11:55:43    58s] WARNING   ENCSYT-6235          1  Session name is already specified. Ignor...
[05/30 11:55:43    58s] *** Message Summary: 1 warning(s), 0 error(s)
[05/30 11:55:43    58s] 
[05/30 11:55:43    58s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 400 -prefix alu_conv_postRoute -outDir timingReports
[05/30 11:55:53    59s] Switching SI Aware to true by default in postroute mode   
[05/30 11:55:53    59s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[05/30 11:55:53    59s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[05/30 11:55:53    59s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[05/30 11:55:53    59s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[05/30 11:55:53    59s] This command "timeDesign -postRoute -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
[05/30 11:55:53    59s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[05/30 11:55:53    59s] Extraction called for design 'alu_conv' of instances=1318 and nets=639 using extraction engine 'postRoute' at effort level 'low' .
[05/30 11:55:53    59s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:55:53    59s] PostRoute (effortLevel low) RC Extraction called for design alu_conv.
[05/30 11:55:53    59s] RC Extraction called in multi-corner(1) mode.
[05/30 11:55:53    59s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:55:53    59s] **WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/30 11:55:53    59s] * Layer Id             : 1 - M1
[05/30 11:55:53    59s]       Thickness        : 0.13
[05/30 11:55:53    59s]       Min Width        : 0.07
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] * Layer Id             : 2 - M2
[05/30 11:55:53    59s]       Thickness        : 0.14
[05/30 11:55:53    59s]       Min Width        : 0.07
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] * Layer Id             : 3 - M3
[05/30 11:55:53    59s]       Thickness        : 0.14
[05/30 11:55:53    59s]       Min Width        : 0.07
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] * Layer Id             : 4 - M4
[05/30 11:55:53    59s]       Thickness        : 0.28
[05/30 11:55:53    59s]       Min Width        : 0.14
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] * Layer Id             : 5 - M5
[05/30 11:55:53    59s]       Thickness        : 0.28
[05/30 11:55:53    59s]       Min Width        : 0.14
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] * Layer Id             : 6 - M6
[05/30 11:55:53    59s]       Thickness        : 0.28
[05/30 11:55:53    59s]       Min Width        : 0.14
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] * Layer Id             : 7 - M7
[05/30 11:55:53    59s]       Thickness        : 0.8
[05/30 11:55:53    59s]       Min Width        : 0.4
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] * Layer Id             : 8 - M8
[05/30 11:55:53    59s]       Thickness        : 0.8
[05/30 11:55:53    59s]       Min Width        : 0.4
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] * Layer Id             : 9 - M9
[05/30 11:55:53    59s]       Thickness        : 2
[05/30 11:55:53    59s]       Min Width        : 0.8
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] * Layer Id             : 10 - M10
[05/30 11:55:53    59s]       Thickness        : 2
[05/30 11:55:53    59s]       Min Width        : 0.8
[05/30 11:55:53    59s]       Layer Dielectric : 4.1
[05/30 11:55:53    59s] extractDetailRC Option : -outfile ./alu_conv_29750_FNn4XB.rcdb.d  -basic
[05/30 11:55:53    59s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[05/30 11:55:53    59s]       RC Corner Indexes            0   
[05/30 11:55:53    59s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:55:53    59s] Coupling Cap. Scaling Factor : 1.00000 
[05/30 11:55:53    59s] Resistance Scaling Factor    : 1.00000 
[05/30 11:55:53    59s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:55:53    59s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:55:53    59s] Shrink Factor                : 1.00000
[05/30 11:55:53    59s] Initializing multi-corner resistance tables ...
[05/30 11:55:53    59s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 666.1M)
[05/30 11:55:53    59s] Creating parasitic data file './alu_conv_29750_FNn4XB.rcdb.d/header.da' in memory efficient access mode for storing RC.
[05/30 11:55:53    59s] Extracted 10.0262% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Extracted 20.0306% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Extracted 30.0349% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Extracted 40.0393% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Extracted 50.0437% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Extracted 60.0262% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Extracted 70.0306% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Extracted 80.0349% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Extracted 90.0393% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 668.1M)
[05/30 11:55:54    59s] Number of Extracted Resistors     : 8088
[05/30 11:55:54    59s] Number of Extracted Ground Cap.   : 8562
[05/30 11:55:54    59s] Number of Extracted Coupling Cap. : 0
[05/30 11:55:54    59s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=668.066M)
[05/30 11:55:54    59s] Opening parasitic data file './alu_conv_29750_FNn4XB.rcdb.d/header.da' for reading.
[05/30 11:55:54    59s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=668.066M)
[05/30 11:55:54    59s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 668.066M)
[05/30 11:55:54    59s] Effort level <high> specified for reg2reg path_group
[05/30 11:55:54    59s] Begin: glitch net info
[05/30 11:55:54    59s] glitch slack range: number of glitch nets
[05/30 11:55:54    59s] glitch slack < -0.32 : 0
[05/30 11:55:54    59s] -0.32 < glitch slack < -0.28 : 0
[05/30 11:55:54    59s] -0.28 < glitch slack < -0.24 : 0
[05/30 11:55:54    59s] -0.24 < glitch slack < -0.2 : 0
[05/30 11:55:54    59s] -0.2 < glitch slack < -0.16 : 0
[05/30 11:55:54    59s] -0.16 < glitch slack < -0.12 : 0
[05/30 11:55:54    59s] -0.12 < glitch slack < -0.08 : 0
[05/30 11:55:54    59s] -0.08 < glitch slack < -0.04 : 0
[05/30 11:55:54    59s] -0.04 < glitch slack : 0
[05/30 11:55:54    59s] End: glitch net info
[05/30 11:55:54    59s] Found active setup analysis view an
[05/30 11:55:54    59s] Found active hold analysis view an
[05/30 11:55:54    59s] **ERROR: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run.
[05/30 11:55:54    59s] Opening parasitic data file './alu_conv_29750_FNn4XB.rcdb.d/header.da' for reading.
[05/30 11:55:54    59s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 691.7M)
[05/30 11:55:54    59s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:55:54    59s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:55:54    59s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:55:54    59s] AAE_THRD: End delay calculation. (MEM=691.188 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:55:54    59s] **ERROR: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run.
[05/30 11:55:54    59s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:55:54    59s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:55:54    59s] AAE_THRD: End delay calculation. (MEM=699.234 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:55:54    59s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.064  |  0.064  |  0.674  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[05/30 11:55:55    59s] Total CPU time: 0.69 sec
[05/30 11:55:55    59s] Total Real time: 2.0 sec
[05/30 11:55:55    59s] Total Memory Usage: 689.6875 Mbytes
[05/30 11:55:55    59s] <CMD> clearClockDomains
[05/30 11:55:55    59s] **WARN: (ENCSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
[05/30 11:55:55    59s]  be discontinued in a future release of the software. You should update your scripts to be 
[05/30 11:55:55    59s]  compatible with the path group based flow - refer to the reset_path_group command. 
[05/30 11:55:55    59s]  In this release, the clearClockDomains command will be translated to the equivalent commands 
[05/30 11:55:55    59s]  for the path group flow. You may also set 'setAnalysisMode -honorClockDomains true' for backward 
[05/30 11:55:55    59s]  compatibility with previous releases.
[05/30 11:55:55    59s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 400 -prefix alu_conv_postRoute -outDir timingReports
[05/30 11:55:55    59s] Closing parasitic data file './alu_conv_29750_FNn4XB.rcdb.d'. 562 times net's RC data read were performed.
[05/30 11:55:55    59s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/30 11:55:55    59s] Type 'man ENCEXT-3493' for more detail.
[05/30 11:55:55    59s]  Reset EOS DB
[05/30 11:55:55    59s] Ignoring AAE DB Resetting ...
[05/30 11:55:55    59s] Extraction called for design 'alu_conv' of instances=1318 and nets=639 using extraction engine 'postRoute' at effort level 'low' .
[05/30 11:55:55    59s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/30 11:55:55    59s] PostRoute (effortLevel low) RC Extraction called for design alu_conv.
[05/30 11:55:55    59s] RC Extraction called in multi-corner(1) mode.
[05/30 11:55:55    59s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/30 11:55:55    59s] **WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/30 11:55:55    59s] * Layer Id             : 1 - M1
[05/30 11:55:55    59s]       Thickness        : 0.13
[05/30 11:55:55    59s]       Min Width        : 0.07
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] * Layer Id             : 2 - M2
[05/30 11:55:55    59s]       Thickness        : 0.14
[05/30 11:55:55    59s]       Min Width        : 0.07
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] * Layer Id             : 3 - M3
[05/30 11:55:55    59s]       Thickness        : 0.14
[05/30 11:55:55    59s]       Min Width        : 0.07
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] * Layer Id             : 4 - M4
[05/30 11:55:55    59s]       Thickness        : 0.28
[05/30 11:55:55    59s]       Min Width        : 0.14
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] * Layer Id             : 5 - M5
[05/30 11:55:55    59s]       Thickness        : 0.28
[05/30 11:55:55    59s]       Min Width        : 0.14
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] * Layer Id             : 6 - M6
[05/30 11:55:55    59s]       Thickness        : 0.28
[05/30 11:55:55    59s]       Min Width        : 0.14
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] * Layer Id             : 7 - M7
[05/30 11:55:55    59s]       Thickness        : 0.8
[05/30 11:55:55    59s]       Min Width        : 0.4
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] * Layer Id             : 8 - M8
[05/30 11:55:55    59s]       Thickness        : 0.8
[05/30 11:55:55    59s]       Min Width        : 0.4
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] * Layer Id             : 9 - M9
[05/30 11:55:55    59s]       Thickness        : 2
[05/30 11:55:55    59s]       Min Width        : 0.8
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] * Layer Id             : 10 - M10
[05/30 11:55:55    59s]       Thickness        : 2
[05/30 11:55:55    59s]       Min Width        : 0.8
[05/30 11:55:55    59s]       Layer Dielectric : 4.1
[05/30 11:55:55    59s] extractDetailRC Option : -outfile ./alu_conv_29750_FNn4XB.rcdb.d -maxResLength 200  -basic
[05/30 11:55:55    59s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[05/30 11:55:55    59s]       RC Corner Indexes            0   
[05/30 11:55:55    59s] Capacitance Scaling Factor   : 1.00000 
[05/30 11:55:55    59s] Coupling Cap. Scaling Factor : 1.00000 
[05/30 11:55:55    59s] Resistance Scaling Factor    : 1.00000 
[05/30 11:55:55    59s] Clock Cap. Scaling Factor    : 1.00000 
[05/30 11:55:55    59s] Clock Res. Scaling Factor    : 1.00000 
[05/30 11:55:55    59s] Shrink Factor                : 1.00000
[05/30 11:55:55    59s] Initializing multi-corner resistance tables ...
[05/30 11:55:55    59s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 689.7M)
[05/30 11:55:55    59s] Creating parasitic data file './alu_conv_29750_FNn4XB.rcdb.d/header.da' in memory efficient access mode for storing RC.
[05/30 11:55:55    59s] Extracted 10.0262% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Extracted 20.0306% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Extracted 30.0349% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Extracted 40.0393% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Extracted 50.0437% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Extracted 60.0262% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Extracted 70.0306% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Extracted 80.0349% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Extracted 90.0393% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Number of Extracted Resistors     : 8088
[05/30 11:55:55    59s] Number of Extracted Ground Cap.   : 8562
[05/30 11:55:55    59s] Number of Extracted Coupling Cap. : 14944
[05/30 11:55:55    59s] Opening parasitic data file './alu_conv_29750_FNn4XB.rcdb.d/header.da' for reading.
[05/30 11:55:55    59s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/30 11:55:55    59s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 697.7M)
[05/30 11:55:55    59s] Creating parasitic data file './alu_conv_29750_FNn4XB.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
[05/30 11:55:55    59s] Closing parasitic data file './alu_conv_29750_FNn4XB.rcdb.d'. 562 times net's RC data read were performed.
[05/30 11:55:55    59s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=701.684M)
[05/30 11:55:55    59s] Opening parasitic data file './alu_conv_29750_FNn4XB.rcdb.d/header.da' for reading.
[05/30 11:55:55    59s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=701.684M)
[05/30 11:55:55    59s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 701.684M)
[05/30 11:55:55    59s] Generate Hold TimingWindows
[05/30 11:55:55    59s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[05/30 11:55:55    59s] SI iteration 1 ... 
[05/30 11:55:55    59s] #################################################################################
[05/30 11:55:55    59s] # Design Stage: PostRoute
[05/30 11:55:55    59s] # Design Mode: 90nm
[05/30 11:55:55    59s] # Analysis Mode: MMMC OCV
[05/30 11:55:55    59s] # Extraction Mode: detail/spef
[05/30 11:55:55    59s] # Delay Calculation Options: engine=aae signOff=true SIAware=true(opt_signoff)
[05/30 11:55:55    59s] # Switching Delay Calculation Engine to AAE-SI
[05/30 11:55:55    59s] #################################################################################
[05/30 11:55:55    59s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:55:55    60s] Setting infinite Tws ...
[05/30 11:55:55    60s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 675.6M)
[05/30 11:55:55    60s] 	 First Iteration Infinite Tw... 
[05/30 11:55:55    60s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 675.6M)
[05/30 11:55:55    60s] Calculate late delays in OCV mode...
[05/30 11:55:55    60s] Calculate early delays in OCV mode...
[05/30 11:55:55    60s] Topological Sorting (CPU = 0:00:00.0, MEM = 675.6M, InitMEM = 675.6M)
[05/30 11:55:55    60s] Initializing multi-corner resistance tables ...
[05/30 11:55:55    60s] Opening parasitic data file './alu_conv_29750_FNn4XB.rcdb.d/header.da' for reading.
[05/30 11:55:55    60s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 693.6M)
[05/30 11:55:55    60s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:55:55    60s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:55:55    60s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:55:55    60s] AAE_THRD: End delay calculation. (MEM=691.18 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:55:55    60s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 691.2M) ***
[05/30 11:55:55    60s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 691.2M)
[05/30 11:55:55    60s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/30 11:55:55    60s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 681.6M)
[05/30 11:55:55    60s] SI iteration 2 ... 
[05/30 11:55:55    60s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/30 11:55:55    60s] Calculate late delays in OCV mode...
[05/30 11:55:55    60s] Calculate early delays in OCV mode...
[05/30 11:55:55    60s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:55:56    60s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/30 11:55:56    60s] AAE_THRD: End delay calculation. (MEM=699.227 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:55:56    60s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 699.2M) ***
[05/30 11:55:56    60s] Effort level <high> specified for reg2reg path_group
[05/30 11:55:56    60s] Found active setup analysis view an
[05/30 11:55:56    60s] Found active hold analysis view an
[05/30 11:55:56    60s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.032  |  0.005  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   240   |   138   |   102   |
+--------------------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
[05/30 11:55:56    60s] Total CPU time: 0.75 sec
[05/30 11:55:56    60s] Total Real time: 1.0 sec
[05/30 11:55:56    60s] Total Memory Usage: 689.6875 Mbytes
[05/30 11:55:56    60s] Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
[05/30 11:55:56    60s] Reset AAE Options
[05/30 11:55:56    60s] <CMD> saveDesign alu_final_layout.enc
[05/30 11:55:57    60s] The in-memory database contained RC information but was not saved. To save 
[05/30 11:55:57    60s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/30 11:55:57    60s] so it should only be saved when it is really desired.
[05/30 11:55:57    60s] Redoing specifyClockTree ...
[05/30 11:55:57    60s] Checking spec file integrity...
[05/30 11:55:57    60s] Writing Netlist "alu_final_layout.enc.dat/alu_conv.v.gz" ...
[05/30 11:55:57    60s] Saving AAE Data ...
[05/30 11:55:57    60s] Saving clock tree spec file 'alu_final_layout.enc.dat/alu_conv.ctstch' ...
[05/30 11:55:58    60s] Saving configuration ...
[05/30 11:55:58    60s] Saving preference file alu_final_layout.enc.dat/enc.pref.tcl ...
[05/30 11:55:58    60s] Saving floorplan ...
[05/30 11:55:58    60s] Saving Drc markers ...
[05/30 11:55:58    60s] ... No Drc file written since there is no markers found.
[05/30 11:55:58    60s] Saving placement ...
[05/30 11:55:58    60s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=661.8M) ***
[05/30 11:55:58    60s] Saving route ...
[05/30 11:55:58    60s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=661.8M) ***
[05/30 11:55:58    60s] Writing DEF file 'alu_final_layout.enc.dat/alu_conv.def.gz', current time is Tue May 30 11:55:58 2017 ...
[05/30 11:55:58    60s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/30 11:55:58    60s] DEF file 'alu_final_layout.enc.dat/alu_conv.def.gz' is written, current time is Tue May 30 11:55:58 2017 ...
[05/30 11:55:58    60s] Copying timing libraries...
[05/30 11:55:58    60s] .
[05/30 11:55:58    60s] Copying LEF files...
[05/30 11:55:58    60s] .
[05/30 11:55:58    60s] Copying Constraints file(s)...
[05/30 11:55:58    60s] Modifying View File...
[05/30 11:55:58    60s] Updating MMMC files...
[05/30 11:55:58    60s] Modifying Globals File...
[05/30 11:55:58    60s] Modifying Power Constraints File...
[05/30 11:55:59    60s] Generated self-contained design: /home/bwj4163/eecs303/newlab/alu/backend
[05/30 11:55:59    60s] *** Message Summary: 0 warning(s), 0 error(s)
[05/30 11:55:59    60s] 
[05/30 11:55:59    60s] <CMD> saveNetlist -phys -includePowerGround alu_conv_phy.v -excludeLeafCell
[05/30 11:56:06    61s] Writing Netlist "alu_conv_phy.v" ...
[05/30 11:56:06    61s] Pwr name (VDD).
[05/30 11:56:06    61s] Gnd name (VSS).
[05/30 11:56:06    61s] 1 Pwr names and 1 Gnd names.
[05/30 11:56:06    61s] Creating all pg connections for top cell (alu_conv).
[05/30 11:56:06    61s] <CMD> saveNetlist alu_conv_nophy.v -excludeLeafCell
[05/30 11:56:06    61s] Writing Netlist "alu_conv_nophy.v" ...
[05/30 11:56:06    61s] <CMD> write_sdf alu_conv.sdf
[05/30 11:56:07    61s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[05/30 11:56:07    61s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[05/30 11:56:07    61s] SI iteration 1 ... 
[05/30 11:56:07    61s] #################################################################################
[05/30 11:56:07    61s] # Design Stage: PostRoute
[05/30 11:56:07    61s] # Design Mode: 90nm
[05/30 11:56:07    61s] # Analysis Mode: MMMC OCV
[05/30 11:56:07    61s] # Extraction Mode: detail/spef
[05/30 11:56:07    61s] # Delay Calculation Options: engine=aae signOff=true SIAware=true(opt_signoff)
[05/30 11:56:07    61s] # Switching Delay Calculation Engine to AAE-SI
[05/30 11:56:07    61s] #################################################################################
[05/30 11:56:07    61s] Setting infinite Tws ...
[05/30 11:56:07    61s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 661.9M)
[05/30 11:56:07    61s] 	 First Iteration Infinite Tw... 
[05/30 11:56:07    61s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 661.9M)
[05/30 11:56:07    61s] Topological Sorting (CPU = 0:00:00.0, MEM = 661.9M, InitMEM = 661.9M)
[05/30 11:56:07    61s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:56:07    61s] AAE_THRD: End delay calculation. (MEM=691.449 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:56:07    61s] Topological Sorting (CPU = 0:00:00.0, MEM = 691.4M, InitMEM = 691.4M)
[05/30 11:56:07    61s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:56:07    61s] AAE_THRD: End delay calculation. (MEM=691.449 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:56:07    61s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 691.4M) ***
[05/30 11:56:07    61s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 691.4M)
[05/30 11:56:07    61s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/30 11:56:07    61s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 681.9M)
[05/30 11:56:07    61s] SI iteration 2 ... 
[05/30 11:56:07    61s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:56:08    61s] AAE_THRD: End delay calculation. (MEM=691.449 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:56:08    61s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:56:08    62s] AAE_THRD: End delay calculation. (MEM=691.449 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:56:08    62s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 691.4M) ***
[05/30 11:56:08    62s] <CMD> report_area
[05/30 11:56:18    62s] <CMD> report_timing
[05/30 11:56:34    63s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[05/30 11:56:34    63s] SI iteration 1 ... 
[05/30 11:56:34    63s] #################################################################################
[05/30 11:56:34    63s] # Design Stage: PostRoute
[05/30 11:56:34    63s] # Design Mode: 90nm
[05/30 11:56:34    63s] # Analysis Mode: MMMC OCV
[05/30 11:56:34    63s] # Extraction Mode: detail/spef
[05/30 11:56:34    63s] # Delay Calculation Options: engine=aae signOff=true SIAware=true(opt_signoff)
[05/30 11:56:34    63s] # Switching Delay Calculation Engine to AAE-SI
[05/30 11:56:34    63s] #################################################################################
[05/30 11:56:34    63s] Setting infinite Tws ...
[05/30 11:56:34    63s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 673.4M)
[05/30 11:56:34    63s] 	 First Iteration Infinite Tw... 
[05/30 11:56:34    63s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 673.4M)
[05/30 11:56:34    63s] Calculate early delays in OCV mode...
[05/30 11:56:34    63s] Topological Sorting (CPU = 0:00:00.0, MEM = 673.4M, InitMEM = 673.4M)
[05/30 11:56:34    63s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:56:34    64s] AAE_THRD: End delay calculation. (MEM=691.449 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:56:34    64s] Calculate late delays in OCV mode...
[05/30 11:56:34    64s] Topological Sorting (CPU = 0:00:00.0, MEM = 691.4M, InitMEM = 691.4M)
[05/30 11:56:34    64s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:56:34    64s] AAE_THRD: End delay calculation. (MEM=691.449 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:56:34    64s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 691.4M) ***
[05/30 11:56:34    64s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 691.4M)
[05/30 11:56:34    64s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/30 11:56:34    64s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 681.9M)
[05/30 11:56:34    64s] SI iteration 2 ... 
[05/30 11:56:34    64s] Calculate early delays in OCV mode...
[05/30 11:56:34    64s] AAE_INFO-618: Total number of nets in the design is 212,  100.0 percent of the nets selected for SI analysis
[05/30 11:56:34    64s] AAE_THRD: End delay calculation. (MEM=699.496 CPU=0:00:00.0 REAL=0:00:00.0)
[05/30 11:56:34    64s] Calculate late delays in OCV mode...
[05/30 11:56:34    64s] AAE_INFO-618: Total number of nets in the design is 632,  100.0 percent of the nets selected for SI analysis
[05/30 11:56:34    64s] AAE_THRD: End delay calculation. (MEM=699.496 CPU=0:00:00.1 REAL=0:00:00.0)
[05/30 11:56:34    64s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 699.5M) ***
[05/30 11:56:34    64s] <CMD> set_power_analysis_mode -reset
[05/30 11:57:12    66s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[05/30 11:57:12    66s] <CMD> set_power_output_dir -reset
[05/30 11:57:37    67s] <CMD> set_power_output_dir ./
[05/30 11:57:37    67s] <CMD> set_default_switching_activity -reset
[05/30 11:57:37    67s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[05/30 11:57:37    67s] <CMD> read_activity_file -reset
[05/30 11:57:37    67s] <CMD> set_power -reset
[05/30 11:57:37    67s] <CMD> set_powerup_analysis -reset
[05/30 11:57:37    67s] <CMD> set_dynamic_power_simulation -reset
[05/30 11:57:37    67s] <CMD> report_power -rail_analysis_format VS -outfile .//alu_conv.rpt
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Power Net Detected:
[05/30 11:57:37    67s]     Voltage	    Name
[05/30 11:57:37    67s]     0.00V	    VSS
[05/30 11:57:37    67s]     1.10V	    VDD
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Begin Power Analysis
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s]     0.00V	    VSS
[05/30 11:57:37    67s]     1.10V	    VDD
[05/30 11:57:37    67s] Begin Processing Timing Library for Power Calculation
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Begin Processing Timing Library for Power Calculation
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Begin Processing Power Net/Grid for Power Calculation
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=655.74MB/655.75MB)
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Begin Processing Timing Window Data for Power Calculation
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=655.79MB/655.79MB)
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Begin Processing User Attributes
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=655.82MB/655.82MB)
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Begin Processing Signal Activity
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.05MB/656.05MB)
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Begin Power Computation
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s]       ----------------------------------------------------------
[05/30 11:57:37    67s]       # of cell(s) missing both power/leakage table: 0
[05/30 11:57:37    67s]       # of cell(s) missing power table: 0
[05/30 11:57:37    67s]       # of cell(s) missing leakage table: 0
[05/30 11:57:37    67s]       # of MSMV cell(s) missing power_level: 0
[05/30 11:57:37    67s]       ----------------------------------------------------------
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] 
[05/30 11:57:37    67s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.28MB/656.28MB)
[05/30 11:57:37    68s] 
[05/30 11:57:37    68s] Begin Processing User Attributes
[05/30 11:57:37    68s] 
[05/30 11:57:37    68s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.30MB/656.30MB)
[05/30 11:57:37    68s] 
[05/30 11:57:37    68s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.30MB/656.30MB)
[05/30 11:57:37    68s] 
[05/30 11:57:37    68s] <CMD> set_power_output_dir -reset
[05/30 11:57:38    68s] <CMD> set_power_output_dir ./
[05/30 11:57:38    68s] <CMD> set_default_switching_activity -reset
[05/30 11:57:38    68s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[05/30 11:57:38    68s] <CMD> read_activity_file -reset
[05/30 11:57:38    68s] <CMD> set_power -reset
[05/30 11:57:38    68s] <CMD> set_powerup_analysis -reset
[05/30 11:57:38    68s] <CMD> set_dynamic_power_simulation -reset
[05/30 11:57:38    68s] <CMD> report_power -rail_analysis_format VS -outfile .//alu_conv.rpt
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Begin Power Analysis
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s]     0.00V	    VSS
[05/30 11:57:38    68s]     1.10V	    VDD
[05/30 11:57:38    68s] Begin Processing Timing Library for Power Calculation
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Begin Processing Timing Library for Power Calculation
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Begin Processing Power Net/Grid for Power Calculation
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.56MB/656.56MB)
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Begin Processing Timing Window Data for Power Calculation
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.56MB/656.56MB)
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Begin Processing User Attributes
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.56MB/656.56MB)
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Begin Processing Signal Activity
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.56MB/656.56MB)
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Begin Power Computation
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s]       ----------------------------------------------------------
[05/30 11:57:38    68s]       # of cell(s) missing both power/leakage table: 0
[05/30 11:57:38    68s]       # of cell(s) missing power table: 0
[05/30 11:57:38    68s]       # of cell(s) missing leakage table: 0
[05/30 11:57:38    68s]       # of MSMV cell(s) missing power_level: 0
[05/30 11:57:38    68s]       ----------------------------------------------------------
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.56MB/656.56MB)
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Begin Processing User Attributes
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.56MB/656.56MB)
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=656.56MB/656.56MB)
[05/30 11:57:38    68s] 
[05/30 11:57:38    68s] 
[05/30 11:58:00    69s] *** Memory Usage v#1 (Current mem = 699.512M, initial mem = 97.723M) ***
[05/30 11:58:00    69s] 
[05/30 11:58:00    69s] *** Summary of all messages that are not suppressed in this session:
[05/30 11:58:00    69s] Severity  ID               Count  Summary                                  
[05/30 11:58:00    69s] WARNING   ENCFP-325            1  Floorplan of the design is resized. All ...
[05/30 11:58:00    69s] ERROR     ENCPTN-963           1  Either specified pin name for the select...
[05/30 11:58:00    69s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[05/30 11:58:00    69s] WARNING   ENCEXT-2766         10  Sheet resistance for layer %s is not def...
[05/30 11:58:00    69s] WARNING   ENCEXT-2773         10  The via resistance between layers %s and...
[05/30 11:58:00    69s] WARNING   ENCEXT-2882          5  Unable to find resistance for via '%s' i...
[05/30 11:58:00    69s] WARNING   ENCEXT-3032          2  Because the cap table file was not provi...
[05/30 11:58:00    69s] WARNING   ENCEXT-3493          5  The design extraction status has been re...
[05/30 11:58:00    69s] WARNING   ENCEXT-3530         15  Use of command 'setDesignMode -process <...
[05/30 11:58:00    69s] WARNING   ENCEXT-6197         15  Capacitance table file not specified. Th...
[05/30 11:58:00    69s] WARNING   ENCSYT-6235          1  Session name is already specified. Ignor...
[05/30 11:58:00    69s] ERROR     ENCSYT-16250         1  Choose the pin list first.               
[05/30 11:58:00    69s] WARNING   ENCSYC-6123          1  The clearClockDomains command is obsolet...
[05/30 11:58:00    69s] WARNING   ENCCK-6323          10  The placement of %s was moved by %g micr...
[05/30 11:58:00    69s] WARNING   ENCCK-6324           1  More than %d instances moved during refi...
[05/30 11:58:00    69s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[05/30 11:58:00    69s] WARNING   ENCDC-2614           4  Cannot invoke the command -siAware true ...
[05/30 11:58:00    69s] ERROR     ENCESI-2017          2  There is no coupling capacitance found i...
[05/30 11:58:00    69s] WARNING   ENCPP-4022           2  Option "-%s" is obsolete and has been re...
[05/30 11:58:00    69s] WARNING   ENCSR-1254           2  Cannot find any block pin of net %s. Che...
[05/30 11:58:00    69s] WARNING   ENCSR-1256           2  Cannot find any CORE class pad pin of ne...
[05/30 11:58:00    69s] WARNING   ENCSR-4053           4  Option %s is obsolete and has been repla...
[05/30 11:58:00    69s] WARNING   ENCSR-4054           1  Option %s is obsolete. The obsolete opti...
[05/30 11:58:00    69s] WARNING   ENCSP-2901           1  %i %s height segment%s too small to reso...
[05/30 11:58:00    69s] WARNING   ENCSP-2902           1  %i %s height segment%s impossible to res...
[05/30 11:58:00    69s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[05/30 11:58:00    69s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[05/30 11:58:00    69s] WARNING   ENCSP-9057           1  Fillers being added in a FIXED mode to t...
[05/30 11:58:00    69s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[05/30 11:58:00    69s] WARNING   SDF-808              1  The software is currently operating in a...
[05/30 11:58:00    69s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/30 11:58:00    69s] *** Message Summary: 121 warning(s), 4 error(s)
[05/30 11:58:00    69s] 
[05/30 11:58:00    69s] --- Ending "Encounter" (totcpu=0:01:10, real=0:13:20, mem=699.5M) ---
[05/30 11:58:00    69s] 