Fitter report for color_recognize_menu
Mon Jul 15 09:32:24 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 15 09:32:24 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; color_recognize_menu                            ;
; Top-level Entity Name              ; color_recognize                                 ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6F17C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 4,774 / 6,272 ( 76 % )                          ;
;     Total combinational functions  ; 3,835 / 6,272 ( 61 % )                          ;
;     Dedicated logic registers      ; 1,832 / 6,272 ( 29 % )                          ;
; Total registers                    ; 1832                                            ;
; Total pins                         ; 14 / 180 ( 8 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 161,792 / 276,480 ( 59 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6F17C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
;     Processor 3            ;   2.6%      ;
;     Processor 4            ;   2.6%      ;
;     Processor 5            ;   2.5%      ;
;     Processor 6            ;   2.5%      ;
;     Processor 7            ;   2.5%      ;
;     Processor 8            ;   2.5%      ;
;     Processors 9-16        ;   2.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5795 ) ; 0.00 % ( 0 / 5795 )        ; 0.00 % ( 0 / 5795 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5795 ) ; 0.00 % ( 0 / 5795 )        ; 0.00 % ( 0 / 5795 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3571 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 219 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1995 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,774 / 6,272 ( 76 % )     ;
;     -- Combinational with no register       ; 2942                       ;
;     -- Register only                        ; 939                        ;
;     -- Combinational with a register        ; 893                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1981                       ;
;     -- 3 input functions                    ; 1263                       ;
;     -- <=2 input functions                  ; 591                        ;
;     -- Register only                        ; 939                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3028                       ;
;     -- arithmetic mode                      ; 807                        ;
;                                             ;                            ;
; Total registers*                            ; 1,832 / 7,124 ( 26 % )     ;
;     -- Dedicated logic registers            ; 1,832 / 6,272 ( 29 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 349 / 392 ( 89 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 14 / 180 ( 8 % )           ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 20 / 30 ( 67 % )           ;
; Total block memory bits                     ; 161,792 / 276,480 ( 59 % ) ;
; Total block memory implementation bits      ; 184,320 / 276,480 ( 67 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global signals                              ; 5                          ;
;     -- Global clocks                        ; 5 / 10 ( 50 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 9.9% / 9.5% / 10.5%        ;
; Peak interconnect usage (total/H/V)         ; 17.4% / 16.7% / 18.3%      ;
; Maximum fan-out                             ; 1089                       ;
; Highest non-global fan-out                  ; 584                        ;
; Total fan-out                               ; 19530                      ;
; Average fan-out                             ; 3.05                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ; Low                            ;
;                                             ;                      ;                    ;                                ;                                ;
; Total logic elements                        ; 3181 / 6272 ( 51 % ) ; 155 / 6272 ( 2 % ) ; 1438 / 6272 ( 23 % )           ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 2739                 ; 64                 ; 139                            ; 0                              ;
;     -- Register only                        ; 92                   ; 27                 ; 820                            ; 0                              ;
;     -- Combinational with a register        ; 350                  ; 64                 ; 479                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 1625                 ; 55                 ; 301                            ; 0                              ;
;     -- 3 input functions                    ; 1039                 ; 37                 ; 187                            ; 0                              ;
;     -- <=2 input functions                  ; 425                  ; 36                 ; 130                            ; 0                              ;
;     -- Register only                        ; 92                   ; 27                 ; 820                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;                                ;
;     -- normal mode                          ; 2375                 ; 120                ; 533                            ; 0                              ;
;     -- arithmetic mode                      ; 714                  ; 8                  ; 85                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total registers                             ; 442                  ; 91                 ; 1299                           ; 0                              ;
;     -- Dedicated logic registers            ; 442 / 6272 ( 7 % )   ; 91 / 6272 ( 1 % )  ; 1299 / 6272 ( 21 % )           ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 233 / 392 ( 59 % )   ; 13 / 392 ( 3 % )   ; 118 / 392 ( 30 % )             ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 14                   ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                  ; 161792                         ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                  ; 184320                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 20 / 30 ( 66 % )               ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                    ;                                ;                                ;
; Connections                                 ;                      ;                    ;                                ;                                ;
;     -- Input Connections                    ; 2                    ; 134                ; 1694                           ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 101                ; 1393                           ; 0                              ;
;     -- Output Connections                   ; 1626                 ; 170                ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 30                   ; 170                ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;                                ;
;     -- Total Connections                    ; 13553                ; 886                ; 6906                           ; 5                              ;
;     -- Registered Connections               ; 4734                 ; 634                ; 3941                           ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; External Connections                        ;                      ;                    ;                                ;                                ;
;     -- Top                                  ; 2                    ; 123                ; 1503                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 123                  ; 20                 ; 161                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1503                 ; 161                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;                                ;
;     -- Input Ports                          ; 13                   ; 45                 ; 306                            ; 0                              ;
;     -- Output Ports                         ; 83                   ; 62                 ; 173                            ; 0                              ;
;     -- Bidir Ports                          ; 1                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                  ; 69                             ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 29                 ; 159                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                  ; 18                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                 ; 83                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                 ; 97                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 29                 ; 161                            ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; key_in[0] ; E15   ; 6        ; 34           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; key_in[1] ; E16   ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; key_in[2] ; M15   ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; key_in[3] ; M16   ; 5        ; 34           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; key_in[4] ; F8    ; 8        ; 13           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; switch[0] ; P14   ; 4        ; 32           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; switch[1] ; N9    ; 4        ; 21           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; switch[2] ; N12   ; 4        ; 32           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; sys_clk   ; E1    ; 1        ; 0            ; 11           ; 7            ; 1089                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; sys_rst_n ; M9    ; 4        ; 21           ; 0            ; 21           ; 584                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; led_data ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm      ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; scl      ; N14   ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                         ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------+
; sda  ; M12   ; 5        ; 34           ; 2            ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|sda_en~5 (inverted) ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; key_in[4]               ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 2 / 19 ( 11 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 4 / 27 ( 15 % ) ; 2.5V          ; --           ;
; 5        ; 4 / 25 ( 16 % ) ; 2.5V          ; --           ;
; 6        ; 3 / 14 ( 21 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 1 / 26 ( 4 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; key_in[0]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key_in[1]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; key_in[4]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; pwm                                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; led_data                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; sda                                                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; key_in[2]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; key_in[3]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; switch[1]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; switch[2]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; scl                                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; switch[0]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; scl       ; Incomplete set of assignments ;
; led_data  ; Incomplete set of assignments ;
; pwm       ; Incomplete set of assignments ;
; sda       ; Incomplete set of assignments ;
; sys_rst_n ; Incomplete set of assignments ;
; sys_clk   ; Incomplete set of assignments ;
; switch[1] ; Incomplete set of assignments ;
; switch[2] ; Incomplete set of assignments ;
; switch[0] ; Incomplete set of assignments ;
; key_in[0] ; Incomplete set of assignments ;
; key_in[4] ; Incomplete set of assignments ;
; key_in[3] ; Incomplete set of assignments ;
; key_in[2] ; Incomplete set of assignments ;
; key_in[1] ; Incomplete set of assignments ;
+-----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |color_recognize                                                                                                                        ; 4774 (1)    ; 1832 (0)                  ; 0 (0)         ; 161792      ; 20   ; 0            ; 0       ; 0         ; 14   ; 0            ; 2942 (1)     ; 939 (0)           ; 893 (0)          ; |color_recognize                                                                                                                                                                                                                                                                                                                                            ; color_recognize                   ; work         ;
;    |cls381_top_multi:cls381_top_inst|                                                                                                   ; 254 (0)     ; 155 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (0)       ; 77 (0)            ; 78 (0)           ; |color_recognize|cls381_top_multi:cls381_top_inst                                                                                                                                                                                                                                                                                                           ; cls381_top_multi                  ; work         ;
;       |cls381_cfg_ctrl:cls381_cfg_ctrl_inst|                                                                                            ; 38 (38)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 22 (22)          ; |color_recognize|cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst                                                                                                                                                                                                                                                                      ; cls381_cfg_ctrl                   ; work         ;
;       |i2c_ctrl:i2c_ctrl_inst|                                                                                                          ; 217 (217)   ; 134 (134)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 77 (77)           ; 57 (57)          ; |color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst                                                                                                                                                                                                                                                                                    ; i2c_ctrl                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 155 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (1)       ; 27 (0)            ; 64 (0)           ; |color_recognize|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 154 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (0)       ; 27 (0)            ; 64 (0)           ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 154 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (0)       ; 27 (0)            ; 64 (0)           ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 154 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (1)       ; 27 (4)            ; 64 (0)           ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 23 (0)            ; 64 (0)           ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (107)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (48)      ; 23 (21)           ; 64 (39)          ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |color_recognize|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1438 (160)  ; 1299 (158)                ; 0 (0)         ; 161792      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (2)      ; 820 (158)         ; 479 (0)          ; |color_recognize|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1278 (0)    ; 1141 (0)                  ; 0 (0)         ; 161792      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (0)      ; 662 (0)           ; 479 (0)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1278 (431)  ; 1141 (398)                ; 0 (0)         ; 161792      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (33)     ; 662 (342)         ; 479 (56)         ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 161792      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ib24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 161792      ; 20   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated                                                                                                                                                 ; altsyncram_ib24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 100 (100)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 11 (11)           ; 54 (54)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 437 (1)     ; 411 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 251 (0)           ; 160 (1)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 396 (0)     ; 395 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 238 (0)           ; 158 (0)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 237 (237)   ; 237 (237)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 236 (236)         ; 1 (1)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 160 (0)     ; 158 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 158 (0)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 37 (27)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 9 (0)             ; 2 (1)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 168 (11)    ; 149 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (11)      ; 0 (0)             ; 149 (0)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_sgi:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sgi:auto_generated                                                             ; cntr_sgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                            ; cntr_hgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 79 (79)     ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 79 (79)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |color_recognize|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |ws2812_top:ws2812_top_inst|                                                                                                         ; 2945 (20)   ; 287 (8)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2639 (12)    ; 15 (0)            ; 291 (8)          ; |color_recognize|ws2812_top:ws2812_top_inst                                                                                                                                                                                                                                                                                                                 ; ws2812_top                        ; work         ;
;       |FSM_KEY:FSM_KEY_inst|                                                                                                            ; 71 (71)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 40 (40)          ; |color_recognize|ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst                                                                                                                                                                                                                                                                                            ; FSM_KEY                           ; work         ;
;       |HSVComparator:HSVComparator_inst|                                                                                                ; 159 (159)   ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 0 (0)             ; 9 (9)            ; |color_recognize|ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst                                                                                                                                                                                                                                                                                ; HSVComparator                     ; work         ;
;       |counter:counter_inst|                                                                                                            ; 47 (47)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 27 (27)          ; |color_recognize|ws2812_top:ws2812_top_inst|counter:counter_inst                                                                                                                                                                                                                                                                                            ; counter                           ; work         ;
;       |rgb_hsv:rgb_hsv_get_inst|                                                                                                        ; 676 (270)   ; 91 (91)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 573 (174)    ; 9 (9)             ; 94 (84)          ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst                                                                                                                                                                                                                                                                                        ; rgb_hsv                           ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 0 (0)             ; 1 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;             |lpm_divide_4jm:auto_generated|                                                                                             ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 0 (0)             ; 1 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated                                                                                                                                                                                                                                          ; lpm_divide_4jm                    ; work         ;
;                |sign_div_unsign_slh:divider|                                                                                            ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 0 (0)             ; 1 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                              ; sign_div_unsign_slh               ; work         ;
;                   |alt_u_div_c7f:divider|                                                                                               ; 186 (186)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (185)    ; 0 (0)             ; 1 (1)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider                                                                                                                                                                                        ; alt_u_div_c7f                     ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 223 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 214 (0)      ; 0 (0)             ; 9 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;             |lpm_divide_6jm:auto_generated|                                                                                             ; 223 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 214 (0)      ; 0 (0)             ; 9 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1|lpm_divide_6jm:auto_generated                                                                                                                                                                                                                                          ; lpm_divide_6jm                    ; work         ;
;                |sign_div_unsign_ulh:divider|                                                                                            ; 223 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 214 (0)      ; 0 (0)             ; 9 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                              ; sign_div_unsign_ulh               ; work         ;
;                   |alt_u_div_g7f:divider|                                                                                               ; 223 (223)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 214 (214)    ; 0 (0)             ; 9 (9)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider                                                                                                                                                                                        ; alt_u_div_g7f                     ; work         ;
;       |rgb_hsv:rgb_hsv_set_inst|                                                                                                        ; 496 (85)    ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 446 (36)     ; 6 (6)             ; 44 (41)          ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst                                                                                                                                                                                                                                                                                        ; rgb_hsv                           ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 0 (0)             ; 1 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;             |lpm_divide_4jm:auto_generated|                                                                                             ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 0 (0)             ; 1 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated                                                                                                                                                                                                                                          ; lpm_divide_4jm                    ; work         ;
;                |sign_div_unsign_slh:divider|                                                                                            ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (0)      ; 0 (0)             ; 1 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                              ; sign_div_unsign_slh               ; work         ;
;                   |alt_u_div_c7f:divider|                                                                                               ; 186 (186)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (185)    ; 0 (0)             ; 1 (1)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider                                                                                                                                                                                        ; alt_u_div_c7f                     ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 227 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 225 (0)      ; 0 (0)             ; 2 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div1                                                                                                                                                                                                                                                                        ; lpm_divide                        ; work         ;
;             |lpm_divide_6jm:auto_generated|                                                                                             ; 227 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 225 (0)      ; 0 (0)             ; 2 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div1|lpm_divide_6jm:auto_generated                                                                                                                                                                                                                                          ; lpm_divide_6jm                    ; work         ;
;                |sign_div_unsign_ulh:divider|                                                                                            ; 227 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 225 (0)      ; 0 (0)             ; 2 (0)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                              ; sign_div_unsign_ulh               ; work         ;
;                   |alt_u_div_g7f:divider|                                                                                               ; 227 (227)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 225 (225)    ; 0 (0)             ; 2 (2)            ; |color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider                                                                                                                                                                                        ; alt_u_div_g7f                     ; work         ;
;       |ws2812_ctrl:ws2812_ctrl_inst|                                                                                                    ; 89 (89)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 32 (32)          ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst                                                                                                                                                                                                                                                                                    ; ws2812_ctrl                       ; work         ;
;       |ws2812_find:ws2812_cfg_ctrl_find_inst|                                                                                           ; 1122 (1122) ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1083 (1083)  ; 0 (0)             ; 39 (39)          ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst                                                                                                                                                                                                                                                                           ; ws2812_find                       ; work         ;
;       |ws2812_select:ws2812_cfg_ctrl_select_inst|                                                                                       ; 274 (274)   ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 267 (267)    ; 0 (0)             ; 7 (7)            ; |color_recognize|ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst                                                                                                                                                                                                                                                                       ; ws2812_select                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; scl       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led_data  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pwm       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sda       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sys_rst_n ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sys_clk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; switch[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; switch[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; switch[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; key_in[0] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_in[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key_in[3] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_in[2] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_in[1] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                              ;
+-----------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------+-------------------+---------+
; sda                                                                                           ;                   ;         ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|always6~2                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]~feeder           ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]~feeder           ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]~feeder           ; 0                 ; 6       ;
; sys_rst_n                                                                                     ;                   ;         ;
;      - ws2812_top:ws2812_top_inst|key_find[0]                                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|key_find[1]                                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|key_find[2]                                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|key_find[3]                                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|key_find[4]                                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|led_data                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|now_index[0]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|now_index[1]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|now_index[2]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|now_index[3]          ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                        ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[6]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[12]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[13]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[17]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[18]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[19]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[20]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[23]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[20]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[23]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23]                 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.IDLE                   ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.START                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.STOP                   ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.WAIT                   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[5]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[6]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[7]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[8]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[9]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[10]                   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[11]                   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[12]                   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[13]                   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[0]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[1]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[2]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[3]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[4]                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[13]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[12]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[11]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[10]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[9]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[8]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[7]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[6]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[5]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top_60[4]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_min[7]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_min[6]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_min[5]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_min[4]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_min[3]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_min[2]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_min[1]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_min[0]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[1]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[2]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[3]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[4]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[13]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[12]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[11]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[10]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[9]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[8]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[7]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[6]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[5]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[4]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[3]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_min[7]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_min[6]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_min[5]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_min[4]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_min[3]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_min[2]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_min[1]                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_min[0]                         ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[0]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[1]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[2]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[3]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[4]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[5]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[6]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[7]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[8]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[9]      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[10]     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[11]     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[12]     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[13]     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cnt_wait[14]     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[0]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[1]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[2]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[3]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[4]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[5]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[6]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[7]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[8]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[9]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[10]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[11]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[12]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[13]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[14]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[15]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[16]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[17]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[18]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cnt_wait[19]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|now_index[4]          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|now_index[5]          ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                        ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.DATA                   ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[1]                        ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                        ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_0                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.NACK                   ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_2                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_3                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_2                  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.ARBIT                  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ONE               ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.SEND_ZERO              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_s[7]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_s[7]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_s[6]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_s[6]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_s[5]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_s[5]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_s[4]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_s[4]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_s[3]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_s[3]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_s[2]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_s[2]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_s[1]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_s[1]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_s[0]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_h[8]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_h[8]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_h[7]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_h[7]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_h[6]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_h[6]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_h[5]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_h[5]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_h[4]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_h[4]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_h[3]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_h[3]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_h[2]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_h[2]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_h[1]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_h[1]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_h[0]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_h[0]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_v[3]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|hsv_v[7]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_v[7]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_v[6]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_v[5]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_v[4]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_v[3]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_v[2]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_v[1]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|hsv_v[0]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[0]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|mode[0]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|mode[1]           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[1]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[2]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[3]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out[4]                             ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[0]                       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[1]       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[0]       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3]       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[2]       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[1]                       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[0]                       ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_1                  ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b                         ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.SLAVE_ADDR             ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.REG_ADDR               ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|i2c_start        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_1                      ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_0                      ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|ws2812_start          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.IDLE                   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|c_state.RST_N                  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|skip_en_rst                    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_n[3]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max_n[1]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|rgb_se_n.001                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_n[2]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_n[1]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_n[0]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_n[7]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_n[6]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_n[5]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_n[4]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max_n[3]                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|rgb_se_n.000                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se_n.100                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se_n.011                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top_60[2]                          ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se_n.110                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se_n.000                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se_n.001                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se_n.111                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|rgb_se_n.010                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se_n.010                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[0]                              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_out_pulse.01                       ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|select_index.01   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|key_menu[4]                                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|select_index.10   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[1]                              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[2]                              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[3]                              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r1[4]                              ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end                        ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cfg_start                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|i2c_start_reg    ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cfg_num[1]            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cfg_num[0]            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cfg_num[3]            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cfg_num[2]            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cfg_num[5]            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|cfg_num[4]            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|data                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|start_en              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cfg_start                      ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max[3]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max[1]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|max[7]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|min[0]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max[2]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max[1]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max[0]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max[7]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max[6]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max[5]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max[4]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|max[3]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|min[7]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|min[6]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|min[5]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|min[4]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|min[3]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|min[2]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|min[1]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|min[0]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|rgb_se.000                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|top[4]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se.100                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top[7]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top[6]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top[5]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top[4]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top[3]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top[2]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top[1]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|top[0]                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se.011                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se.110                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se.000                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se.001                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se.111                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_set_inst|rgb_se.010                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst|rgb_se.010                         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[0]                              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[3]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[2]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[1]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[0]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[19]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[18]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[17]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[16]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[14]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[15]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[13]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[12]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[9]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[8]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[5]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[4]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[7]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[6]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[11]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|cnt[10]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.DOWN                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[4]                              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[3]                              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[2]                              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[1]                              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|key_menu[2]                                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|key_menu[3]                                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|flash_en              ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|select_index.00   ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[0][23]~1    ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~1               ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~6               ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~9               ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~14              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[9][12]~11   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[5][12]~13   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[1][12]~15   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[13][12]~17  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~20              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~25              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~29              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~34              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[22][12]~27  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~37              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[30][12]~33  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[10][12]~35  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[6][12]~37   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[2][12]~39   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[14][12]~41  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~45              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~50              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~54              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~59              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[20][12]~51  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[24][12]~53  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[16][12]~55  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[28][12]~57  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[8][12]~59   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[4][12]~61   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[12][12]~64  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~67              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux14~72              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[43][12]~71  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[27][12]~73  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[11][12]~75  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[59][12]~78  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[23][12]~80  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[39][12]~83  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[7][12]~85   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[55][12]~88  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[35][12]~91  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[19][12]~93  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[3][12]~95   ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[51][12]~98  ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[31][12]~100 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[47][12]~103 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[15][12]~105 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[63][12]~108 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[25][12]~110 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[26][12]~112 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[42][12]~116 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux13~3               ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[57][12]~123 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux13~11              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[38][12]~126 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux13~17              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[21][12]~129 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[20][13]~131 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[22][13]~132 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[53][12]~138 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux13~30              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[17][12]~141 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[18][13]~143 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[33][12]~147 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux13~38              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[49][12]~154 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux13~46              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[29][12]~158 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux13~55              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux13~60              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux13~66              ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11]                     ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|Mux15~21              ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[18][12]~195 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[45][12]~206 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[60][12]~211 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[62][12]~214 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[44][12]~217 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[46][12]~220 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|data_draw[61][12]~223 ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[10]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[10]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[9]                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[9]                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[8]                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[8]                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[10]                     ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[9]                      ; 0                 ; 6       ;
;      - cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[8]                      ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.UP                             ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.IDLE                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[24]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[22]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[25]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[23]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[21]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[20]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[19]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[18]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[16]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[14]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[17]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[15]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[13]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[12]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[11]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[10]                                ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[9]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[8]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[7]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[6]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[5]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[4]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[3]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[2]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[1]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|counter:counter_inst|cnt[0]                                 ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|state_c.HOLD                           ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[0]         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[10]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[11]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[12]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[13]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[14]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[15]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[16]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[17]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[18]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[19]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[1]         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[20]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[21]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[22]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[23]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[24]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[25]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[26]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[27]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[28]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[29]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[2]         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[30]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[31]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[32]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[33]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[34]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[35]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[36]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[37]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[38]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[39]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[3]         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[40]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[41]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[42]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[43]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[44]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[45]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[46]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[47]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[48]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[49]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[4]         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[50]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[51]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[52]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[53]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[54]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[55]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[56]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[57]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[58]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[59]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[5]         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[60]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[61]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[62]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[63]        ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[6]         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[7]         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[8]         ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[9]         ; 0                 ; 6       ;
; sys_clk                                                                                       ;                   ;         ;
; switch[1]                                                                                     ;                   ;         ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~11            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~21            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~31            ; 0                 ; 6       ;
; switch[2]                                                                                     ;                   ;         ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~14            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~18            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~21            ; 0                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~31            ; 0                 ; 6       ;
; switch[0]                                                                                     ;                   ;         ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~13            ; 1                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~17            ; 1                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~21            ; 1                 ; 6       ;
;      - ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag~31            ; 1                 ; 6       ;
; key_in[0]                                                                                     ;                   ;         ;
; key_in[4]                                                                                     ;                   ;         ;
;      - ws2812_top:ws2812_top_inst|FSM_KEY:FSM_KEY_inst|key_r0[4]~1                            ; 0                 ; 6       ;
; key_in[3]                                                                                     ;                   ;         ;
; key_in[2]                                                                                     ;                   ;         ;
; key_in[1]                                                                                     ;                   ;         ;
+-----------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 634     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|LessThan0~1                                                                                                                                                                                                                                                                           ; LCCOMB_X6_Y6_N18   ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~2                                                                                                                                                                                                                                                                                          ; LCCOMB_X9_Y7_N30   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X7_Y5_N0    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~1                                                                                                                                                                                                                                                                                           ; LCCOMB_X7_Y5_N12   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state.ACK_3                                                                                                                                                                                                                                                                                       ; FF_X10_Y5_N29      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                                                                                                                                                                                                                                             ; FF_X26_Y5_N31      ; 149     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[23]~5                                                                                                                                                                                                                                                                                    ; LCCOMB_X8_Y6_N8    ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[23]~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X8_Y4_N8    ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[23]~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X8_Y4_N18   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|sda_en~5                                                                                                                                                                                                                                                                                            ; LCCOMB_X10_Y5_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                                                                                                                                                                                                                                                                                             ; FF_X8_Y4_N31       ; 9       ; Latch enable               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]~3                                                                                                                                                                                                                                                                                           ; LCCOMB_X7_Y5_N30   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X17_Y15_N7      ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X11_Y11_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X11_Y11_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X13_Y14_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X12_Y13_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X17_Y15_N22 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X18_Y16_N29     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X21_Y16_N17     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X18_Y16_N10 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14              ; LCCOMB_X14_Y14_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X11_Y11_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X17_Y15_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X11_Y11_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X12_Y11_N2  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X11_Y11_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X13_Y14_N5      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X14_Y15_N27     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X17_Y15_N9      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X17_Y15_N17     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X14_Y15_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X13_Y12_N9      ; 35      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X12_Y13_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X29_Y17_N2  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X29_Y17_N20 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X29_Y17_N15     ; 23      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X29_Y17_N26 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X22_Y16_N4  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X22_Y16_N14 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X21_Y14_N1      ; 443     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]~1                                                                                                                                                                                               ; LCCOMB_X24_Y18_N18 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X29_Y17_N24 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X29_Y17_N16 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X17_Y14_N8  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X21_Y14_N30 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sgi:auto_generated|counter_reg_bit[6]~0                                                         ; LCCOMB_X19_Y12_N30 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X17_Y14_N12 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X21_Y14_N28 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X19_Y12_N2  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~8                                                                                                                                                                                                              ; LCCOMB_X19_Y15_N4  ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~9                                                                                                                                                                                                              ; LCCOMB_X19_Y15_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X19_Y15_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X22_Y16_N20 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]~34                                                                                                                                                                                                                          ; LCCOMB_X24_Y18_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X18_Y15_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X22_Y16_N8  ; 262     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                                                                                     ; PIN_E1             ; 1089    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                                                                                   ; PIN_M9             ; 584     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|key_find[3]                                                                                                                                                                                                                                                                                                                      ; FF_X19_Y5_N13      ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|key_menu[4]                                                                                                                                                                                                                                                                                                                      ; FF_X19_Y5_N19      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cfg_start                                                                                                                                                                                                                                                                                           ; FF_X11_Y4_N19      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]~16                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y4_N10  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_num[0]~18                                                                                                                                                                                                                                                                                       ; LCCOMB_X11_Y4_N28  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst|cnt_wait[3]~32                                                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y3_N0   ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|LessThan2~1                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y1_N22  ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[0]~0                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y11_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[10]~1                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y11_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[11]~2                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y11_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[12]~3                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y11_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[13]~4                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y11_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[14]~5                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y11_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[15]~6                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y11_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[16]~8                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y9_N16  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[17]~9                                                                                                                                                                                                                                                                           ; LCCOMB_X24_Y10_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[18]~10                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y8_N16  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[19]~11                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y9_N16  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[1]~12                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y11_N14 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[20]~13                                                                                                                                                                                                                                                                          ; LCCOMB_X31_Y9_N24  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[21]~14                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y8_N24  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[22]~15                                                                                                                                                                                                                                                                          ; LCCOMB_X26_Y9_N24  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[23]~16                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y12_N0  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[24]~17                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y10_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[25]~18                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y10_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[26]~19                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y9_N26  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[27]~20                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y10_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[28]~21                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y9_N16  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[29]~22                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y8_N2   ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[2]~23                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y11_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[30]~24                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y7_N24  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[31]~25                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y9_N12  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[32]~27                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y11_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[33]~28                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y12_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[34]~29                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y11_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[35]~30                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y12_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[36]~31                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y11_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[37]~32                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y12_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[38]~33                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y10_N22 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[39]~34                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y8_N16  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[3]~35                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y11_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[40]~36                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y11_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[41]~37                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y11_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[42]~38                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y10_N16 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[43]~39                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y10_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[44]~40                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y11_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[45]~41                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y10_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[46]~42                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y10_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[47]~43                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y11_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[48]~44                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y10_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[49]~45                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y10_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[4]~46                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y11_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[50]~47                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y8_N26  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[51]~48                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y9_N26  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[52]~49                                                                                                                                                                                                                                                                          ; LCCOMB_X31_Y9_N10  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[53]~50                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y8_N12  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[54]~51                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y8_N28  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[55]~52                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y12_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[56]~53                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y10_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[57]~54                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y7_N24  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[58]~55                                                                                                                                                                                                                                                                          ; LCCOMB_X31_Y9_N12  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[59]~56                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y9_N16  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[5]~57                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y11_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[60]~58                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y11_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[61]~59                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y10_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[62]~60                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y7_N18  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[63]~61                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y11_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[6]~62                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y11_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[7]~63                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y11_N10 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[8]~64                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y11_N12 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[9]~65                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y11_N14 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|now_index[2]~3                                                                                                                                                                                                                                                                             ; LCCOMB_X24_Y5_N20  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|now_index[4]~11                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y5_N28  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst|Selector0~0                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y5_N2   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0 ; 634     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                       ; FF_X26_Y5_N31  ; 149     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]                                                       ; FF_X8_Y4_N31   ; 9       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X21_Y14_N1  ; 443     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sys_clk                                                                                                               ; PIN_E1         ; 1089    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-----------------+---------------+
; Name            ; Fan-Out       ;
+-----------------+---------------+
; sys_rst_n~input ; 584           ;
+-----------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 79           ; 2048         ; 79           ; yes                    ; no                      ; yes                    ; no                      ; 161792 ; 2048                        ; 79                          ; 2048                        ; 79                          ; 161792              ; 20   ; None ; M9K_X15_Y9_N0, M9K_X15_Y10_N0, M9K_X27_Y10_N0, M9K_X15_Y12_N0, M9K_X27_Y12_N0, M9K_X27_Y16_N0, M9K_X27_Y13_N0, M9K_X27_Y15_N0, M9K_X27_Y14_N0, M9K_X15_Y13_N0, M9K_X15_Y14_N0, M9K_X15_Y15_N0, M9K_X27_Y6_N0, M9K_X27_Y9_N0, M9K_X27_Y8_N0, M9K_X27_Y7_N0, M9K_X27_Y11_N0, M9K_X15_Y11_N0, M9K_X15_Y7_N0, M9K_X15_Y8_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,368 / 32,401 ( 17 % ) ;
; C16 interconnects     ; 26 / 1,326 ( 2 % )      ;
; C4 interconnects      ; 2,324 / 21,816 ( 11 % ) ;
; Direct links          ; 845 / 32,401 ( 3 % )    ;
; Global clocks         ; 5 / 10 ( 50 % )         ;
; Local interconnects   ; 2,951 / 10,320 ( 29 % ) ;
; R24 interconnects     ; 32 / 1,289 ( 2 % )      ;
; R4 interconnects      ; 2,742 / 28,186 ( 10 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.68) ; Number of LABs  (Total = 349) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 3                             ;
; 3                                           ; 4                             ;
; 4                                           ; 3                             ;
; 5                                           ; 6                             ;
; 6                                           ; 4                             ;
; 7                                           ; 5                             ;
; 8                                           ; 3                             ;
; 9                                           ; 5                             ;
; 10                                          ; 9                             ;
; 11                                          ; 15                            ;
; 12                                          ; 9                             ;
; 13                                          ; 12                            ;
; 14                                          ; 30                            ;
; 15                                          ; 44                            ;
; 16                                          ; 186                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.25) ; Number of LABs  (Total = 349) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 136                           ;
; 1 Clock                            ; 151                           ;
; 1 Clock enable                     ; 75                            ;
; 1 Sync. clear                      ; 6                             ;
; 1 Sync. load                       ; 9                             ;
; 2 Clock enables                    ; 13                            ;
; 2 Clocks                           ; 47                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.81) ; Number of LABs  (Total = 349) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 6                             ;
; 3                                            ; 3                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 2                             ;
; 9                                            ; 5                             ;
; 10                                           ; 4                             ;
; 11                                           ; 8                             ;
; 12                                           ; 7                             ;
; 13                                           ; 5                             ;
; 14                                           ; 27                            ;
; 15                                           ; 29                            ;
; 16                                           ; 71                            ;
; 17                                           ; 12                            ;
; 18                                           ; 9                             ;
; 19                                           ; 14                            ;
; 20                                           ; 9                             ;
; 21                                           ; 11                            ;
; 22                                           ; 12                            ;
; 23                                           ; 12                            ;
; 24                                           ; 15                            ;
; 25                                           ; 6                             ;
; 26                                           ; 9                             ;
; 27                                           ; 10                            ;
; 28                                           ; 9                             ;
; 29                                           ; 6                             ;
; 30                                           ; 10                            ;
; 31                                           ; 7                             ;
; 32                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.01) ; Number of LABs  (Total = 349) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 28                            ;
; 2                                               ; 41                            ;
; 3                                               ; 43                            ;
; 4                                               ; 37                            ;
; 5                                               ; 28                            ;
; 6                                               ; 24                            ;
; 7                                               ; 24                            ;
; 8                                               ; 33                            ;
; 9                                               ; 40                            ;
; 10                                              ; 14                            ;
; 11                                              ; 8                             ;
; 12                                              ; 7                             ;
; 13                                              ; 7                             ;
; 14                                              ; 4                             ;
; 15                                              ; 1                             ;
; 16                                              ; 6                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.93) ; Number of LABs  (Total = 349) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 12                            ;
; 3                                            ; 12                            ;
; 4                                            ; 16                            ;
; 5                                            ; 13                            ;
; 6                                            ; 10                            ;
; 7                                            ; 15                            ;
; 8                                            ; 11                            ;
; 9                                            ; 19                            ;
; 10                                           ; 14                            ;
; 11                                           ; 13                            ;
; 12                                           ; 19                            ;
; 13                                           ; 26                            ;
; 14                                           ; 21                            ;
; 15                                           ; 30                            ;
; 16                                           ; 20                            ;
; 17                                           ; 20                            ;
; 18                                           ; 19                            ;
; 19                                           ; 12                            ;
; 20                                           ; 13                            ;
; 21                                           ; 5                             ;
; 22                                           ; 8                             ;
; 23                                           ; 3                             ;
; 24                                           ; 4                             ;
; 25                                           ; 3                             ;
; 26                                           ; 2                             ;
; 27                                           ; 0                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 0                             ;
; 32                                           ; 2                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 14           ; 0            ; 14           ; 0            ; 0            ; 18        ; 14           ; 0            ; 18        ; 18        ; 0            ; 4            ; 0            ; 0            ; 11           ; 0            ; 4            ; 11           ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 18        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 18           ; 4            ; 18           ; 18           ; 0         ; 4            ; 18           ; 0         ; 0         ; 18           ; 14           ; 18           ; 18           ; 7            ; 18           ; 14           ; 7            ; 18           ; 18           ; 18           ; 14           ; 18           ; 18           ; 18           ; 18           ; 18           ; 0         ; 18           ; 18           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; scl                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_data            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sda                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "color_recognize_menu"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'color_recognize_menu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: sys_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|now_index[4] is being clocked by sys_clk
Warning (332060): Node: cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15] is being clocked by cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk
Warning (332060): Node: ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst|is_correct[10] is being clocked by ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag[0]
Warning (332060): Node: cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1] is being clocked by cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk  File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 10
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~0 File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 10
Info (176353): Automatically promoted node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]  File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 203
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[23]~0 File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 467
        Info (176357): Destination node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[23]~0 File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 479
        Info (176357): Destination node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal9~0 File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 506
        Info (176357): Destination node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step~5 File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 46
        Info (176357): Destination node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0 File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 66
        Info (176357): Destination node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector12~2 File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 203
        Info (176357): Destination node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector13~2 File: D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v Line: 203
        Info (176357): Destination node cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|always6~3
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.60 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 6567 megabytes
    Info: Processing ended: Mon Jul 15 09:32:25 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.fit.smsg.


