# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# D:/Downloads/The_UVM_Primer/THE_UVM_PRIMER_CODE_EXAMPLES_1.0/15_Talking_Objects/02_With_Analysis_Port
cd ..
ls
# 01_No_Analysis_Port  02_With_Analysis_Port    
cd ..
ls
# 02_Conventional_Testbench        15_Talking_Objects                  
# 03_Interfaces_and_BFMs           16_Analysis_Ports_In_the_Testbench  
# 05_Classes_and_Extension         17_Interthread_Communication        
# 06_Polymorphism                  18_Put_and_Get_in_Action            
# 07_Static_Methods                19_UVM_Reporting                    
# 08_Parameterized_Classes         20_Deep_Operations                  
# 09_Factory_Pattern               21_UVM_Transactions                 
# 10_An_Object_Oriented_Testbench  22_UVM_Agents                       
# 11_UVM_Test                      23_UVM_Sequences                    
# 12_UVM_Components                LICENSE-2.0.txt                     
# 13_UVM_Environments              README.txt                          
cd 19_UVM_Reporting
ls
# .DS_Store  tb.f                  tinyalu_dut         top.sv                
# dut.f      tb_classes            tinyalu_macros.svh  vsim.wlf              
# run.do     tinyalu_bfm.sv        tinyalu_pkg.sv      vsim_stacktrace.vstf  
# run.txt    tinyalu_driver_c.svh  tinyalu_tlm_bfm.sv  work                  
ro run.do
# invalid command name "ro"
do run.do
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 19:40:05 on Dec 21,2023
# vcom -reportprogress 300 -f dut.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity single_cycle
# -- Compiling architecture add_and_xor of single_cycle
# -- Compiling entity three_cycle
# -- Compiling architecture mult of three_cycle
# -- Compiling entity tinyalu
# -- Compiling architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# End time: 19:40:05 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 19:40:06 on Dec 21,2023
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package tinyalu_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) tinyalu_pkg.sv(18): Using implicit +incdir+D:/Xilinx/modelsim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface tinyalu_bfm
# -- Importing package tinyalu_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:40:06 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vopt 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 19:40:06 on Dec 21,2023
# vopt -reportprogress 300 top -o top_optim "+acc" "+cover=sbfec+tinyalu(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package tinyalu_pkg
# -- Loading interface tinyalu_bfm
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading entity tinyalu
# -- Loading architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# -- Loading architecture add_and_xor of single_cycle
# -- Loading architecture mult of three_cycle
# -- Loading package mtiUvm.questa_uvm_pkg
# Optimizing 9 design-units (inlining 0/2 module instances, 0/3 architecture instances):
# -- Optimizing architecture add_and_xor of single_cycle
# -- Optimizing architecture mult of three_cycle
# -- Optimizing architecture rtl of tinyalu
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package tinyalu_pkg(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# Optimized design name is top_optim
# End time: 19:40:09 on Dec 21,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim top_optim -coverage "+UVM_TESTNAME=random_test" 
# Start time: 19:40:09 on Dec 21,2023
# Loading sv_std.std
# Loading work.tinyalu_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.tinyalu_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.tinyalu_bfm(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# Loading D:/Xilinx/modelsim/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$sprintf' is not defined.
#    Time: 0 ns  Iteration: 0  Region: /tinyalu_pkg::command_monitor::op2enum File: tb_classes/command_monitor.svh Line: 47
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO tb_classes/scoreboard.svh(52) @ 130: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] PASS:  09 mul_op ff = 08f7 (08f7 predicted)
# UVM_ERROR tb_classes/scoreboard.svh(50) @ 210: uvm_test_top.env_h.scoreboard_h [SCOREBOARD] FAIL:  c5 add_op e5 = 01aa (01ab predicted)
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 791: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# ** Note: $finish    : D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 791 ns  Iteration: 56  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at D:/Xilinx/modelsim/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
