# Reading D:/modelsim/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile C:/Users/Administrator-/Documents/git/MIPS32/cpu/testcpu.mpf 
# Loading project testcpu
# Compile of data_ram.v was successful.
vsim -voptargs=+acc work.openmips_min_sopc_tb
# vsim -voptargs=+acc work.openmips_min_sopc_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: huang  Hostname: HUANG-PC  ProcessID: 8972
# 
#           Attempting to use alternate WLF file "./wlfte4f086".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfte4f086
# 
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rst
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/pc_reg0/pc
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id0/inst_i
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/regfile1/regs[1]
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/regfile1/regs[3]
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wishbone_bus0/state
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wishbone_bus0/if_ack
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/data_ram0/we
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/data_ram0/addr
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/data_ram0/data_o
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/data_ram0/data_mem[64]
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/data_ram0/data_mem[65]
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/data_ram0/data_mem[66]
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/data_ram0/state
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
add wave -position 13  sim:/openmips_min_sopc_tb/openmips_min_sopc0/data_ram0/data_mem[67]
add wave -position 14  sim:/openmips_min_sopc_tb/openmips_min_sopc0/data_ram0/data_mem[68]
# Compile of data_ram.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of data_ram.v was successful.
restart
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Causality operation skipped due to absense of debug database file
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wishbone_bus0/mem_data_o
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wishbone_bus0/mem_data_i
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of wishbone_bus.v failed with 1 errors.
restart
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
add wave -position end  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wishbone_bus0/wishbone_ack_i
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of wishbone_bus.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of data_ram.v was successful.
# Compile of wishbone_bus.v was successful.
# 2 compiles, 0 failed with no errors. 
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of data_ram.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of data_ram.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of data_ram.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
# Compile of data_ram.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
add wave -position 5  sim:/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/regfile1/regs[2]
# Compile of data_ram.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.openmips_min_sopc_tb(fast)
# Loading work.openmips_min_sopc(fast)
# Loading work.openmips(fast)
# Loading work.pc_reg(fast)
# Loading work.if_id(fast)
# Loading work.id(fast)
# Loading work.regfile(fast)
# Loading work.id_ex(fast)
# Loading work.ex(fast)
# Loading work.ex_mem(fast)
# Loading work.mem(fast)
# Loading work.mem_wb(fast)
# Loading work.hilo_reg(fast)
# Loading work.ctrl(fast)
# Loading work.cp0_reg(fast)
# Loading work.mmu(fast)
# Loading work.tlb(fast)
# Loading work.wishbone_bus(fast)
# Loading work.data_ram(fast)
run -all
# Break in Module openmips_min_sopc_tb at C:/Users/Administrator-/Documents/git/MIPS32/cpu/openmips_min_sopc_tb.v line 20
