Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date              : Thu Oct 12 20:47:48 2017
| Host              : localhost.localdomain running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file fft_top_timing_summary_routed.rpt -rpx fft_top_timing_summary_routed.rpx
| Design            : fft_top
| Device            : xcku035-ffva1156
| Speed File        : -3  PRODUCTION 1.23 03-22-2017
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 257 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.933        0.000                      0                  257        0.161        0.000                      0                  257       24.725        0.000                       0                   323  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p          38.933        0.000                      0                  257        0.161        0.000                      0                  257       24.725        0.000                       0                   323  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack       38.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.933ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 5.736ns (52.566%)  route 5.176ns (47.434%))
  Logic Levels:           25  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 53.091 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.848ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[14]
                         net (fo=6, routed)           0.683    14.152    Stage3/mult_add_block_04/Add_stage/data_input_buffered_reg[1][6]_0[1]
    SLICE_X49Y124        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.296    14.448 r  Stage3/mult_add_block_04/Add_stage/res_imag0_carry/CO[7]
                         net (fo=1, routed)           0.021    14.469    Stage3/mult_add_block_04/Add_stage/res_imag0_carry_n_0
    SLICE_X49Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.120    14.589 r  Stage3/mult_add_block_04/Add_stage/res_imag0_carry__0/O[1]
                         net (fo=1, routed)           0.037    14.626    output_data_array_imag[0][14]
    SLICE_X49Y125        FDRE                                         r  data_output_imag_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.180    53.091    clk_IBUF_BUFG
    SLICE_X49Y125        FDRE                                         r  data_output_imag_reg[0][14]/C
                         clock pessimism              0.457    53.548    
                         clock uncertainty           -0.035    53.512    
    SLICE_X49Y125        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.046    53.558    data_output_imag_reg[0][14]
  -------------------------------------------------------------------
                         required time                         53.558    
                         arrival time                         -14.626    
  -------------------------------------------------------------------
                         slack                                 38.933    

Slack (MET) :             38.967ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.879ns  (logic 5.707ns (52.459%)  route 5.172ns (47.541%))
  Logic Levels:           25  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 53.091 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.848ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[14]
                         net (fo=6, routed)           0.683    14.152    Stage3/mult_add_block_04/Add_stage/data_input_buffered_reg[1][6]_0[1]
    SLICE_X49Y124        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.296    14.448 r  Stage3/mult_add_block_04/Add_stage/res_imag0_carry/CO[7]
                         net (fo=1, routed)           0.021    14.469    Stage3/mult_add_block_04/Add_stage/res_imag0_carry_n_0
    SLICE_X49Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.091    14.560 r  Stage3/mult_add_block_04/Add_stage/res_imag0_carry__0/O[0]
                         net (fo=1, routed)           0.033    14.593    output_data_array_imag[0][13]
    SLICE_X49Y125        FDRE                                         r  data_output_imag_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.180    53.091    clk_IBUF_BUFG
    SLICE_X49Y125        FDRE                                         r  data_output_imag_reg[0][13]/C
                         clock pessimism              0.457    53.548    
                         clock uncertainty           -0.035    53.512    
    SLICE_X49Y125        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.047    53.559    data_output_imag_reg[0][13]
  -------------------------------------------------------------------
                         required time                         53.559    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                 38.967    

Slack (MET) :             38.971ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.875ns  (logic 5.698ns (52.395%)  route 5.177ns (47.605%))
  Logic Levels:           25  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 53.091 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.848ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[14]
                         net (fo=6, routed)           0.683    14.152    Stage3/mult_add_block_04/Add_stage/data_input_buffered_reg[1][6]_0[1]
    SLICE_X49Y124        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.296    14.448 r  Stage3/mult_add_block_04/Add_stage/res_imag0_carry/CO[7]
                         net (fo=1, routed)           0.021    14.469    Stage3/mult_add_block_04/Add_stage/res_imag0_carry_n_0
    SLICE_X49Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.082    14.551 r  Stage3/mult_add_block_04/Add_stage/res_imag0_carry__0/O[2]
                         net (fo=1, routed)           0.038    14.589    output_data_array_imag[0][15]
    SLICE_X49Y125        FDRE                                         r  data_output_imag_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.180    53.091    clk_IBUF_BUFG
    SLICE_X49Y125        FDRE                                         r  data_output_imag_reg[0][15]/C
                         clock pessimism              0.457    53.548    
                         clock uncertainty           -0.035    53.512    
    SLICE_X49Y125        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.047    53.559    data_output_imag_reg[0][15]
  -------------------------------------------------------------------
                         required time                         53.559    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                 38.971    

Slack (MET) :             38.976ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.879ns  (logic 5.801ns (53.323%)  route 5.078ns (46.677%))
  Logic Levels:           26  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 53.100 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.848ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[13]
                         net (fo=6, routed)           0.585    14.054    Stage3/mult_add_block_04/Mult_stage/data_output_imag_reg[1][15][13]
    SLICE_X50Y122        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.153    14.207 r  Stage3/mult_add_block_04/Mult_stage/res_imag0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    14.207    Stage3/mult_add_block_04/Sub_stage/data_input_buffered_reg[1][6]_2[2]
    SLICE_X50Y122        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.160    14.367 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0/CO[7]
                         net (fo=1, routed)           0.021    14.388    Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0_n_0
    SLICE_X50Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.168    14.556 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__1/O[7]
                         net (fo=1, routed)           0.037    14.593    output_data_array_imag[1][15]
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.189    53.100    clk_IBUF_BUFG
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][15]/C
                         clock pessimism              0.457    53.557    
                         clock uncertainty           -0.035    53.521    
    SLICE_X50Y123        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.047    53.568    data_output_imag_reg[1][15]
  -------------------------------------------------------------------
                         required time                         53.568    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                 38.976    

Slack (MET) :             38.988ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.866ns  (logic 5.792ns (53.304%)  route 5.074ns (46.696%))
  Logic Levels:           26  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 53.100 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.848ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[13]
                         net (fo=6, routed)           0.585    14.054    Stage3/mult_add_block_04/Mult_stage/data_output_imag_reg[1][15][13]
    SLICE_X50Y122        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.153    14.207 r  Stage3/mult_add_block_04/Mult_stage/res_imag0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    14.207    Stage3/mult_add_block_04/Sub_stage/data_input_buffered_reg[1][6]_2[2]
    SLICE_X50Y122        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.160    14.367 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0/CO[7]
                         net (fo=1, routed)           0.021    14.388    Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0_n_0
    SLICE_X50Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.159    14.547 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__1/O[5]
                         net (fo=1, routed)           0.033    14.580    output_data_array_imag[1][13]
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.189    53.100    clk_IBUF_BUFG
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][13]/C
                         clock pessimism              0.457    53.557    
                         clock uncertainty           -0.035    53.521    
    SLICE_X50Y123        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.046    53.567    data_output_imag_reg[1][13]
  -------------------------------------------------------------------
                         required time                         53.567    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                 38.988    

Slack (MET) :             39.021ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 5.761ns (53.175%)  route 5.073ns (46.825%))
  Logic Levels:           26  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 53.100 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.848ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[13]
                         net (fo=6, routed)           0.585    14.054    Stage3/mult_add_block_04/Mult_stage/data_output_imag_reg[1][15][13]
    SLICE_X50Y122        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.153    14.207 r  Stage3/mult_add_block_04/Mult_stage/res_imag0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    14.207    Stage3/mult_add_block_04/Sub_stage/data_input_buffered_reg[1][6]_2[2]
    SLICE_X50Y122        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.160    14.367 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0/CO[7]
                         net (fo=1, routed)           0.021    14.388    Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0_n_0
    SLICE_X50Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.128    14.516 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__1/O[4]
                         net (fo=1, routed)           0.032    14.548    output_data_array_imag[1][12]
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.189    53.100    clk_IBUF_BUFG
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][12]/C
                         clock pessimism              0.457    53.557    
                         clock uncertainty           -0.035    53.521    
    SLICE_X50Y123        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.047    53.568    data_output_imag_reg[1][12]
  -------------------------------------------------------------------
                         required time                         53.568    
                         arrival time                         -14.548    
  -------------------------------------------------------------------
                         slack                                 39.021    

Slack (MET) :             39.022ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.835ns  (logic 5.757ns (53.133%)  route 5.078ns (46.867%))
  Logic Levels:           26  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 53.102 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.848ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[13]
                         net (fo=6, routed)           0.585    14.054    Stage3/mult_add_block_04/Mult_stage/data_output_imag_reg[1][15][13]
    SLICE_X50Y122        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.153    14.207 r  Stage3/mult_add_block_04/Mult_stage/res_imag0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    14.207    Stage3/mult_add_block_04/Sub_stage/data_input_buffered_reg[1][6]_2[2]
    SLICE_X50Y122        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.160    14.367 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0/CO[7]
                         net (fo=1, routed)           0.021    14.388    Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0_n_0
    SLICE_X50Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.124    14.512 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__1/O[3]
                         net (fo=1, routed)           0.037    14.549    output_data_array_imag[1][11]
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.191    53.102    clk_IBUF_BUFG
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][11]/C
                         clock pessimism              0.457    53.559    
                         clock uncertainty           -0.035    53.523    
    SLICE_X50Y123        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.047    53.570    data_output_imag_reg[1][11]
  -------------------------------------------------------------------
                         required time                         53.570    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                                 39.022    

Slack (MET) :             39.022ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 5.758ns (53.147%)  route 5.076ns (46.853%))
  Logic Levels:           26  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 53.100 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.848ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[13]
                         net (fo=6, routed)           0.585    14.054    Stage3/mult_add_block_04/Mult_stage/data_output_imag_reg[1][15][13]
    SLICE_X50Y122        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.153    14.207 r  Stage3/mult_add_block_04/Mult_stage/res_imag0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    14.207    Stage3/mult_add_block_04/Sub_stage/data_input_buffered_reg[1][6]_2[2]
    SLICE_X50Y122        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.160    14.367 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0/CO[7]
                         net (fo=1, routed)           0.021    14.388    Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0_n_0
    SLICE_X50Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.125    14.513 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__1/O[6]
                         net (fo=1, routed)           0.035    14.548    output_data_array_imag[1][14]
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.189    53.100    clk_IBUF_BUFG
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][14]/C
                         clock pessimism              0.457    53.557    
                         clock uncertainty           -0.035    53.521    
    SLICE_X50Y123        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.048    53.569    data_output_imag_reg[1][14]
  -------------------------------------------------------------------
                         required time                         53.569    
                         arrival time                         -14.548    
  -------------------------------------------------------------------
                         slack                                 39.022    

Slack (MET) :             39.025ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.831ns  (logic 5.753ns (53.116%)  route 5.078ns (46.884%))
  Logic Levels:           26  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 53.102 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.848ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[13]
                         net (fo=6, routed)           0.585    14.054    Stage3/mult_add_block_04/Mult_stage/data_output_imag_reg[1][15][13]
    SLICE_X50Y122        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.153    14.207 r  Stage3/mult_add_block_04/Mult_stage/res_imag0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    14.207    Stage3/mult_add_block_04/Sub_stage/data_input_buffered_reg[1][6]_2[2]
    SLICE_X50Y122        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.160    14.367 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0/CO[7]
                         net (fo=1, routed)           0.021    14.388    Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0_n_0
    SLICE_X50Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120    14.508 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__1/O[1]
                         net (fo=1, routed)           0.037    14.545    output_data_array_imag[1][9]
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.191    53.102    clk_IBUF_BUFG
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][9]/C
                         clock pessimism              0.457    53.559    
                         clock uncertainty           -0.035    53.523    
    SLICE_X50Y123        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.046    53.569    data_output_imag_reg[1][9]
  -------------------------------------------------------------------
                         required time                         53.569    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                 39.025    

Slack (MET) :             39.059ns  (required time - arrival time)
  Source:                 data_input_buffered_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_imag_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pin_p rise@50.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        10.798ns  (logic 5.724ns (53.010%)  route 5.074ns (46.990%))
  Logic Levels:           26  (CARRY8=10 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 53.102 - 50.000 ) 
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.927ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.848ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.632     1.222    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.289 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.425     3.714    clk_IBUF_BUFG
    SLICE_X53Y102        FDRE                                         r  data_input_buffered_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.101     3.815 r  data_input_buffered_reg[7][2]/Q
                         net (fo=17, routed)          0.426     4.241    Stage1/mult_add_block_37/Mult_stage/data_input_buffered_reg[7][7][2]
    SLICE_X53Y101        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.167     4.408 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2/O
                         net (fo=1, routed)           0.000     4.408    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_i_9__2_n_0
    SLICE_X53Y101        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.251     4.659 r  Stage1/mult_add_block_37/Mult_stage/ARG__0_carry/O[7]
                         net (fo=2, routed)           0.339     4.998    Stage1/mult_add_block_37/Mult_stage/ARG__0_carry_n_8
    SLICE_X55Y101        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.176     5.174 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2/O
                         net (fo=2, routed)           0.287     5.461    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_3__2_n_0
    SLICE_X55Y101        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.155     5.616 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2/O
                         net (fo=1, routed)           0.000     5.616    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_i_10__2_n_0
    SLICE_X55Y101        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.222     5.838 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry/CO[7]
                         net (fo=1, routed)           0.021     5.859    Stage1/mult_add_block_37/Mult_stage/ARG__81_carry_n_0
    SLICE_X55Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     5.979 r  Stage1/mult_add_block_37/Mult_stage/ARG__81_carry__0/O[1]
                         net (fo=6, routed)           0.246     6.225    Stage1/mult_add_block_37/Mult_stage/O[1]
    SLICE_X56Y101        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     6.340 r  Stage1/mult_add_block_37/Mult_stage/res_real0_carry__0_i_4__15/O
                         net (fo=1, routed)           0.000     6.340    Stage1/mult_add_block_37/Add_stage/data_input_buffered_reg[7][6]_1[4]
    SLICE_X56Y101        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.231     6.571 r  Stage1/mult_add_block_37/Add_stage/res_real0_carry__0/O[6]
                         net (fo=16, routed)          0.538     7.109    Stage1/mult_add_block_37/Add_stage/O[6]
    SLICE_X57Y99         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.176     7.285 r  Stage1/mult_add_block_37/Add_stage/ARG_carry__0_i_3__0/O
                         net (fo=4, routed)           0.359     7.644    Stage2/mult_add_block_46/Mult_stage/data_input_buffered_reg[3][6]_1[1]
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.176     7.820 r  Stage2/mult_add_block_46/Mult_stage/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.430     8.250    Stage2/mult_add_block_46/Mult_stage/ARG_carry__0_n_12
    SLICE_X55Y100        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.167     8.417 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0/O
                         net (fo=2, routed)           0.370     8.787    Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0_i_5__0_n_0
    SLICE_X56Y99         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[4])
                                                      0.219     9.006 r  Stage2/mult_add_block_46/Mult_stage/ARG__96_carry__0/O[4]
                         net (fo=6, routed)           0.280     9.286    Stage2/mult_add_block_46/Mult_stage/data_output_imag_reg[4][4]_0[4]
    SLICE_X59Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152     9.438 r  Stage2/mult_add_block_46/Mult_stage/res_real0_carry__0_i_2__10/O
                         net (fo=1, routed)           0.000     9.438    Stage2/mult_add_block_46/Add_stage/S[7]
    SLICE_X59Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.157     9.595 r  Stage2/mult_add_block_46/Add_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.021     9.616    Stage2/mult_add_block_46/Add_stage/res_real0_carry__0_n_0
    SLICE_X59Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.124     9.740 f  Stage2/mult_add_block_46/Add_stage/res_real0_carry__1/O[3]
                         net (fo=38, routed)          1.099    10.839    Stage3/mult_add_block_04/Mult_stage/ARG__0/A[16]
    DSP48E2_X8Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.263    11.102 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000    11.102    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X8Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.119    11.221 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000    11.221    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X8Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[36])
                                                      0.705    11.926 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000    11.926    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_MULTIPLIER.U<36>
    DSP48E2_X8Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.104    12.030 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000    12.030    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_M_DATA.U_DATA<36>
    DSP48E2_X8Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.566    12.596 f  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    12.596    Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.157    12.753 r  Stage3/mult_add_block_04/Mult_stage/ARG__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019    12.772    Stage3/mult_add_block_04/Mult_stage/res_imag/PCIN[47]
    DSP48E2_X8Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.542    13.314 f  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    13.314    Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.155    13.469 r  Stage3/mult_add_block_04/Mult_stage/res_imag/DSP_OUTPUT_INST/P[13]
                         net (fo=6, routed)           0.585    14.054    Stage3/mult_add_block_04/Mult_stage/data_output_imag_reg[1][15][13]
    SLICE_X50Y122        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.153    14.207 r  Stage3/mult_add_block_04/Mult_stage/res_imag0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000    14.207    Stage3/mult_add_block_04/Sub_stage/data_input_buffered_reg[1][6]_2[2]
    SLICE_X50Y122        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.160    14.367 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0/CO[7]
                         net (fo=1, routed)           0.021    14.388    Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__0_n_0
    SLICE_X50Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.091    14.479 r  Stage3/mult_add_block_04/Sub_stage/res_imag0_carry__1/O[0]
                         net (fo=1, routed)           0.033    14.512    output_data_array_imag[1][8]
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     50.000    50.000 r  
    E25                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.253    50.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    50.298    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    50.298 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.553    50.851    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    50.911 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         2.191    53.102    clk_IBUF_BUFG
    SLICE_X50Y123        FDRE                                         r  data_output_imag_reg[1][8]/C
                         clock pessimism              0.457    53.559    
                         clock uncertainty           -0.035    53.523    
    SLICE_X50Y123        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.047    53.570    data_output_imag_reg[1][8]
  -------------------------------------------------------------------
                         required time                         53.570    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                 39.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 enable_buffer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.049ns (19.066%)  route 0.208ns (80.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Net Delay (Source):      1.311ns (routing 0.532ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.590ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.311     1.908    clk_IBUF_BUFG
    SLICE_X49Y188        FDCE                                         r  enable_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y188        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.957 r  enable_buffer_reg/Q
                         net (fo=1, routed)           0.208     2.165    enable_buffer
    SLICE_X49Y187        FDRE                                         r  data_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.517     2.544    clk_IBUF_BUFG
    SLICE_X49Y187        FDRE                                         r  data_valid_out_reg/C
                         clock pessimism             -0.596     1.948    
    SLICE_X49Y187        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.004    data_valid_out_reg
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 data_input_buffered_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_real_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.275ns (32.353%)  route 0.575ns (67.647%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      1.165ns (routing 0.532ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.590ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.165     1.762    clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  data_input_buffered_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.810 r  data_input_buffered_reg[0][1]/Q
                         net (fo=4, routed)           0.342     2.152    Stage1/mult_add_block_04/Mult_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.053     2.205 r  Stage1/mult_add_block_04/Mult_stage/res_real0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     2.205    Stage1/mult_add_block_04/Sub_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.088     2.293 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry/CO[7]
                         net (fo=1, routed)           0.000     2.293    Stage1/mult_add_block_04/Sub_stage/res_real0_carry_n_0
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.309 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.000     2.309    Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.023     2.332 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__1/CO[1]
                         net (fo=37, routed)          0.219     2.551    Stage1/mult_add_block_04/Sub_stage/CO[0]
    SLICE_X51Y89         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     2.566 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     2.566    Stage3/mult_add_block_15/Add_stage/S[3]
    SLICE_X51Y89         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     2.598 r  Stage3/mult_add_block_15/Add_stage/res_real0_carry__0/O[3]
                         net (fo=1, routed)           0.014     2.612    output_data_array_real[2][3]
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.513     2.540    clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][3]/C
                         clock pessimism             -0.544     1.995    
    SLICE_X51Y89         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.051    data_output_real_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 data_input_buffered_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_real_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.276ns (32.471%)  route 0.574ns (67.529%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      1.165ns (routing 0.532ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.590ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.165     1.762    clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  data_input_buffered_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.810 r  data_input_buffered_reg[0][1]/Q
                         net (fo=4, routed)           0.342     2.152    Stage1/mult_add_block_04/Mult_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.053     2.205 r  Stage1/mult_add_block_04/Mult_stage/res_real0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     2.205    Stage1/mult_add_block_04/Sub_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.088     2.293 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry/CO[7]
                         net (fo=1, routed)           0.000     2.293    Stage1/mult_add_block_04/Sub_stage/res_real0_carry_n_0
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.309 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.000     2.309    Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.023     2.332 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__1/CO[1]
                         net (fo=37, routed)          0.218     2.550    Stage1/mult_add_block_04/Sub_stage/CO[0]
    SLICE_X51Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     2.565 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_i_6__7/O
                         net (fo=1, routed)           0.000     2.565    Stage3/mult_add_block_15/Add_stage/S[2]
    SLICE_X51Y89         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.033     2.598 r  Stage3/mult_add_block_15/Add_stage/res_real0_carry__0/O[2]
                         net (fo=1, routed)           0.014     2.612    output_data_array_real[2][2]
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.513     2.540    clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][2]/C
                         clock pessimism             -0.544     1.995    
    SLICE_X51Y89         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.051    data_output_real_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 data_input_buffered_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_real_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.290ns (33.682%)  route 0.571ns (66.318%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      1.165ns (routing 0.532ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.590ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.165     1.762    clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  data_input_buffered_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.810 r  data_input_buffered_reg[0][1]/Q
                         net (fo=4, routed)           0.342     2.152    Stage1/mult_add_block_04/Mult_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.053     2.205 r  Stage1/mult_add_block_04/Mult_stage/res_real0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     2.205    Stage1/mult_add_block_04/Sub_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.088     2.293 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry/CO[7]
                         net (fo=1, routed)           0.000     2.293    Stage1/mult_add_block_04/Sub_stage/res_real0_carry_n_0
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.309 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.000     2.309    Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.023     2.332 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__1/CO[1]
                         net (fo=37, routed)          0.218     2.550    Stage1/mult_add_block_04/Sub_stage/CO[0]
    SLICE_X51Y89         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.030     2.580 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_i_8__9/O
                         net (fo=1, routed)           0.001     2.581    Stage3/mult_add_block_15/Add_stage/S[0]
    SLICE_X51Y89         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     2.613 r  Stage3/mult_add_block_15/Add_stage/res_real0_carry__0/O[0]
                         net (fo=1, routed)           0.010     2.623    output_data_array_real[2][0]
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.513     2.540    clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][0]/C
                         clock pessimism             -0.544     1.995    
    SLICE_X51Y89         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.051    data_output_real_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 data_input_buffered_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_real_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.290ns (33.565%)  route 0.574ns (66.435%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      1.165ns (routing 0.532ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.590ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.165     1.762    clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  data_input_buffered_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.810 r  data_input_buffered_reg[0][1]/Q
                         net (fo=4, routed)           0.342     2.152    Stage1/mult_add_block_04/Mult_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.053     2.205 r  Stage1/mult_add_block_04/Mult_stage/res_real0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     2.205    Stage1/mult_add_block_04/Sub_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.088     2.293 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry/CO[7]
                         net (fo=1, routed)           0.000     2.293    Stage1/mult_add_block_04/Sub_stage/res_real0_carry_n_0
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.309 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.000     2.309    Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.023     2.332 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__1/CO[1]
                         net (fo=37, routed)          0.219     2.551    Stage1/mult_add_block_04/Sub_stage/CO[0]
    SLICE_X51Y89         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     2.581 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000     2.581    Stage3/mult_add_block_15/Add_stage/S[1]
    SLICE_X51Y89         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     2.613 r  Stage3/mult_add_block_15/Add_stage/res_real0_carry__0/O[1]
                         net (fo=1, routed)           0.013     2.626    output_data_array_real[2][1]
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.513     2.540    clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][1]/C
                         clock pessimism             -0.544     1.995    
    SLICE_X51Y89         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.051    data_output_real_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 data_input_buffered_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_real_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.305ns (34.738%)  route 0.573ns (65.262%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      1.165ns (routing 0.532ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.590ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.165     1.762    clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  data_input_buffered_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.810 r  data_input_buffered_reg[0][1]/Q
                         net (fo=4, routed)           0.342     2.152    Stage1/mult_add_block_04/Mult_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.053     2.205 r  Stage1/mult_add_block_04/Mult_stage/res_real0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     2.205    Stage1/mult_add_block_04/Sub_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.088     2.293 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry/CO[7]
                         net (fo=1, routed)           0.000     2.293    Stage1/mult_add_block_04/Sub_stage/res_real0_carry_n_0
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.309 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.000     2.309    Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.023     2.332 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__1/CO[1]
                         net (fo=37, routed)          0.220     2.552    Stage3/mult_add_block_15/Mult_stage/CO[0]
    SLICE_X51Y89         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.045     2.597 r  Stage3/mult_add_block_15/Mult_stage/res_real0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.001     2.598    Stage3/mult_add_block_15/Add_stage/S[4]
    SLICE_X51Y89         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     2.630 r  Stage3/mult_add_block_15/Add_stage/res_real0_carry__0/O[4]
                         net (fo=1, routed)           0.010     2.640    output_data_array_real[2][4]
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.510     2.537    clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][4]/C
                         clock pessimism             -0.544     1.992    
    SLICE_X51Y89         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.048    data_output_real_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 data_input_buffered_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_real_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.305ns (34.778%)  route 0.572ns (65.222%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      1.165ns (routing 0.532ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.590ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.165     1.762    clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  data_input_buffered_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.810 r  data_input_buffered_reg[0][1]/Q
                         net (fo=4, routed)           0.342     2.152    Stage1/mult_add_block_04/Mult_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.053     2.205 r  Stage1/mult_add_block_04/Mult_stage/res_real0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     2.205    Stage1/mult_add_block_04/Sub_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.088     2.293 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry/CO[7]
                         net (fo=1, routed)           0.000     2.293    Stage1/mult_add_block_04/Sub_stage/res_real0_carry_n_0
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.309 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.000     2.309    Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.023     2.332 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__1/CO[1]
                         net (fo=37, routed)          0.219     2.551    Stage3/mult_add_block_15/Mult_stage/CO[0]
    SLICE_X52Y89         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.045     2.596 r  Stage3/mult_add_block_15/Mult_stage/res_real0_carry__0_i_12/O
                         net (fo=1, routed)           0.001     2.597    Stage3/mult_add_block_15/Sub_stage/data_input_buffered_reg[3][6][0]
    SLICE_X52Y89         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     2.629 r  Stage3/mult_add_block_15/Sub_stage/res_real0_carry__0/O[0]
                         net (fo=1, routed)           0.010     2.639    output_data_array_real[3][0]
    SLICE_X52Y89         FDRE                                         r  data_output_real_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.504     2.531    clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  data_output_real_reg[3][0]/C
                         clock pessimism             -0.544     1.986    
    SLICE_X52Y89         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.042    data_output_real_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 data_input_buffered_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_real_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.306ns (34.655%)  route 0.577ns (65.345%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      1.165ns (routing 0.532ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.590ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.165     1.762    clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  data_input_buffered_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.810 r  data_input_buffered_reg[0][1]/Q
                         net (fo=4, routed)           0.342     2.152    Stage1/mult_add_block_04/Mult_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.053     2.205 r  Stage1/mult_add_block_04/Mult_stage/res_real0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     2.205    Stage1/mult_add_block_04/Sub_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.088     2.293 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry/CO[7]
                         net (fo=1, routed)           0.000     2.293    Stage1/mult_add_block_04/Sub_stage/res_real0_carry_n_0
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.309 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.000     2.309    Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.023     2.332 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__1/CO[1]
                         net (fo=37, routed)          0.222     2.554    Stage3/mult_add_block_15/Mult_stage/CO[0]
    SLICE_X52Y89         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.046     2.600 r  Stage3/mult_add_block_15/Mult_stage/res_real0_carry__0_i_11/O
                         net (fo=1, routed)           0.000     2.600    Stage3/mult_add_block_15/Sub_stage/data_input_buffered_reg[3][6][1]
    SLICE_X52Y89         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     2.632 r  Stage3/mult_add_block_15/Sub_stage/res_real0_carry__0/O[1]
                         net (fo=1, routed)           0.013     2.645    output_data_array_real[3][1]
    SLICE_X52Y89         FDRE                                         r  data_output_real_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.504     2.531    clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  data_output_real_reg[3][1]/C
                         clock pessimism             -0.544     1.986    
    SLICE_X52Y89         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.042    data_output_real_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 data_input_buffered_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_real_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.317ns (35.618%)  route 0.573ns (64.382%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      1.165ns (routing 0.532ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.590ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.165     1.762    clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  data_input_buffered_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.810 r  data_input_buffered_reg[0][1]/Q
                         net (fo=4, routed)           0.342     2.152    Stage1/mult_add_block_04/Mult_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.053     2.205 r  Stage1/mult_add_block_04/Mult_stage/res_real0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     2.205    Stage1/mult_add_block_04/Sub_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.088     2.293 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry/CO[7]
                         net (fo=1, routed)           0.000     2.293    Stage1/mult_add_block_04/Sub_stage/res_real0_carry_n_0
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.309 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.000     2.309    Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.023     2.332 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__1/CO[1]
                         net (fo=37, routed)          0.220     2.552    Stage3/mult_add_block_15/Mult_stage/CO[0]
    SLICE_X51Y89         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.045     2.597 r  Stage3/mult_add_block_15/Mult_stage/res_real0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.001     2.598    Stage3/mult_add_block_15/Add_stage/S[4]
    SLICE_X51Y89         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[5])
                                                      0.044     2.642 r  Stage3/mult_add_block_15/Add_stage/res_real0_carry__0/O[5]
                         net (fo=1, routed)           0.010     2.652    output_data_array_real[2][5]
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.510     2.537    clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][5]/C
                         clock pessimism             -0.544     1.992    
    SLICE_X51Y89         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.048    data_output_real_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 data_input_buffered_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_output_real_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.324ns (36.161%)  route 0.572ns (63.839%))
  Logic Levels:           6  (CARRY8=4 LUT2=2)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Net Delay (Source):      1.165ns (routing 0.532ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.590ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.193     0.193 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.220    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.220 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.570    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.597 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.165     1.762    clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  data_input_buffered_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.810 r  data_input_buffered_reg[0][1]/Q
                         net (fo=4, routed)           0.342     2.152    Stage1/mult_add_block_04/Mult_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.053     2.205 r  Stage1/mult_add_block_04/Mult_stage/res_real0_carry_i_7__11/O
                         net (fo=1, routed)           0.000     2.205    Stage1/mult_add_block_04/Sub_stage/data_input_buffered_reg[0][7][1]
    SLICE_X53Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.088     2.293 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry/CO[7]
                         net (fo=1, routed)           0.000     2.293    Stage1/mult_add_block_04/Sub_stage/res_real0_carry_n_0
    SLICE_X53Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.309 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0/CO[7]
                         net (fo=1, routed)           0.000     2.309    Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_n_0
    SLICE_X53Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.023     2.332 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__1/CO[1]
                         net (fo=37, routed)          0.218     2.550    Stage1/mult_add_block_04/Sub_stage/CO[0]
    SLICE_X51Y89         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     2.565 r  Stage1/mult_add_block_04/Sub_stage/res_real0_carry__0_i_6__7/O
                         net (fo=1, routed)           0.000     2.565    Stage3/mult_add_block_15/Add_stage/S[2]
    SLICE_X51Y89         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.081     2.646 r  Stage3/mult_add_block_15/Add_stage/res_real0_carry__0/O[6]
                         net (fo=1, routed)           0.012     2.658    output_data_array_real[2][6]
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    E25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=322, routed)         1.510     2.537    clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  data_output_real_reg[2][6]/C
                         clock pessimism             -0.544     1.992    
    SLICE_X51Y89         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.048    data_output_real_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.610    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.176         50.000      48.824     BUFGCE_X1Y74   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         50.000      49.450     SLICE_X48Y90   data_input_buffered_reg[0][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         50.000      49.450     SLICE_X48Y90   data_input_buffered_reg[0][1]/C
Min Period        n/a     FDRE/C    n/a            0.550         50.000      49.450     SLICE_X48Y90   data_input_buffered_reg[0][2]/C
Min Period        n/a     FDRE/C    n/a            0.550         50.000      49.450     SLICE_X48Y90   data_input_buffered_reg[0][3]/C
Min Period        n/a     FDRE/C    n/a            0.550         50.000      49.450     SLICE_X48Y90   data_input_buffered_reg[0][4]/C
Min Period        n/a     FDRE/C    n/a            0.550         50.000      49.450     SLICE_X48Y90   data_input_buffered_reg[0][5]/C
Min Period        n/a     FDRE/C    n/a            0.550         50.000      49.450     SLICE_X48Y90   data_input_buffered_reg[0][6]/C
Min Period        n/a     FDRE/C    n/a            0.550         50.000      49.450     SLICE_X48Y90   data_input_buffered_reg[0][7]/C
Min Period        n/a     FDRE/C    n/a            0.550         50.000      49.450     SLICE_X53Y90   data_input_buffered_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y122  data_output_imag_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y123  data_output_imag_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y123  data_output_imag_reg[1][11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y122  data_output_imag_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y122  data_output_imag_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y122  data_output_imag_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y123  data_output_imag_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y123  data_output_imag_reg[1][9]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X52Y112  data_output_imag_reg[6][10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X52Y112  data_output_imag_reg[6][11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X54Y92   data_input_buffered_reg[5][7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y108  data_input_buffered_reg[6][3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y108  data_input_buffered_reg[6][4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X50Y108  data_input_buffered_reg[6][7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X49Y124  data_output_imag_reg[0][10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X49Y124  data_output_imag_reg[0][11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X49Y124  data_output_imag_reg[0][12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X49Y124  data_output_imag_reg[0][5]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X49Y124  data_output_imag_reg[0][6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         25.000      24.725     SLICE_X49Y124  data_output_imag_reg[0][7]/C



