{"vcs1":{"timestamp_begin":1741687873.642511894, "rt":2.00, "ut":0.35, "st":0.50}}
{"vcselab":{"timestamp_begin":1741687875.760395046, "rt":0.64, "ut":0.23, "st":0.08}}
{"link":{"timestamp_begin":1741687876.501688895, "rt":1.00, "ut":0.36, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741687872.682815240}
{"VCS_COMP_START_TIME": 1741687872.682815240}
{"VCS_COMP_END_TIME": 1741687877.998513016}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access -timescale=10ns/1ns -lca -kdb ../rtl/encoder.sv ./tb/enc_tb.sv -t encoder +define+SIM_TASKS"}
{"vcs1": {"peak_mem": 518384}}
{"vcselab": {"peak_mem": 224060}}
