;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @21, 103
	ADD <3, 0
	ADD 0, 402
	ADD 0, 402
	SUB @0, @2
	SUB <3, 0
	MOV <300, 95
	MOV 30, 9
	DJN -1, @-20
	DAT #-1, #-20
	SUB @21, 103
	SUB @121, 103
	ADD 210, -137
	DAT #0, <2
	ADD @0, @2
	JMP -1, @-20
	MOV -1, <-20
	JMZ @150, @140
	DAT #0, <2
	SUB <3, 0
	ADD 270, 60
	ADD #150, <140
	ADD #205, @140
	ADD #150, <140
	DAT #270, #62
	DAT #270, #62
	DJN 1, @-25
	DJN 1, @-25
	SPL 0, <402
	ADD 210, 30
	MOV -7, <-20
	SPL 0, <367
	MOV -7, <-20
	SPL 0, <367
	SPL 0, <367
	SUB @127, 106
	JMZ @150, @140
	ADD #205, @140
	ADD @21, 103
	SPL 0, <402
	SPL @12, #102
	SPL 0, <402
	SPL @12, #102
	ADD #205, @140
	MOV -1, <-20
	SPL 0, <402
