Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 15 16:00:06 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 77 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.828        0.000                      0                50894        0.053        0.000                      0                50894        0.264        0.000                       0                 21775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
qosc_clk                         {0.000 25.000}       50.000          20.000          
  clk_out1_idelay_discr_clk_wiz  {0.000 2.500}        5.000           200.000         
  clk_out1_lclk_adcclk_wiz       {0.000 4.000}        8.000           125.000         
  clk_out2_idelay_discr_clk_wiz  {0.000 1.000}        2.000           500.000         
  clk_out2_lclk_adcclk_wiz       {0.000 1.333}        2.667           375.000         
  clk_out3_idelay_discr_clk_wiz  {0.000 4.000}        8.000           125.000         
  clkfbout_idelay_discr_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz       {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
qosc_clk                                                                                                                                                                          15.000        0.000                       0                     2  
  clk_out1_idelay_discr_clk_wiz                                                                                                                                                    0.264        0.000                       0                     6  
  clk_out1_lclk_adcclk_wiz             0.828        0.000                      0                50425        0.053        0.000                      0                50425        2.870        0.000                       0                 21365  
  clk_out2_idelay_discr_clk_wiz                                                                                                                                                    0.408        0.000                       0                    51  
  clk_out2_lclk_adcclk_wiz                                                                                                                                                         1.074        0.000                       0                    98  
  clk_out3_idelay_discr_clk_wiz        2.629        0.000                      0                  227        0.121        0.000                      0                  227        3.500        0.000                       0                   247  
  clkfbout_idelay_discr_clk_wiz                                                                                                                                                   48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_idelay_discr_clk_wiz  clk_out1_lclk_adcclk_wiz             4.300        0.000                      0                  192        0.180        0.000                      0                  192  
clk_out1_lclk_adcclk_wiz       clk_out3_idelay_discr_clk_wiz        2.625        0.000                      0                   66        0.162        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  qosc_clk
  To Clock:  qosc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qosc_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { QOSC_CLK_P1V8 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y20   IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 scaler_gen[11].SCALER/last_pedge_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scaler_gen[11].SCALER/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 2.358ns (34.863%)  route 4.406ns (65.137%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 6.443 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.578    -0.814    scaler_gen[11].SCALER/clk_out1
    SLICE_X83Y25         FDRE                                         r  scaler_gen[11].SCALER/last_pedge_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y25         FDRE (Prop_fdre_C_Q)         0.379    -0.435 r  scaler_gen[11].SCALER/last_pedge_sum_reg[2]/Q
                         net (fo=3, routed)           2.587     2.152    scaler_gen[11].SCALER/last_pedge_sum[2]
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.105     2.257 r  scaler_gen[11].SCALER/n_pedge_out[3]_i_3__8/O
                         net (fo=1, routed)           0.000     2.257    scaler_gen[11].SCALER/n_pedge_out[3]_i_3__8_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.589 r  scaler_gen[11].SCALER/n_pedge_out_reg[3]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     2.589    scaler_gen[11].SCALER/n_pedge_out_reg[3]_i_2__11_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.687 r  scaler_gen[11].SCALER/n_pedge_out_reg[7]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     2.687    scaler_gen[11].SCALER/n_pedge_out_reg[7]_i_2__11_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.785 r  scaler_gen[11].SCALER/n_pedge_out_reg[11]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     2.785    scaler_gen[11].SCALER/n_pedge_out_reg[11]_i_2__11_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.883 r  scaler_gen[11].SCALER/n_pedge_out_reg[15]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     2.883    scaler_gen[11].SCALER/n_pedge_out_reg[15]_i_2__11_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.981 r  scaler_gen[11].SCALER/n_pedge_out_reg[19]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     2.981    scaler_gen[11].SCALER/n_pedge_out_reg[19]_i_2__11_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.079 r  scaler_gen[11].SCALER/n_pedge_out_reg[23]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     3.079    scaler_gen[11].SCALER/n_pedge_out_reg[23]_i_2__11_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.177 r  scaler_gen[11].SCALER/n_pedge_out_reg[27]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     3.177    scaler_gen[11].SCALER/n_pedge_out_reg[27]_i_2__11_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.437 r  scaler_gen[11].SCALER/n_pedge_out_reg[31]_i_7__11/O[3]
                         net (fo=3, routed)           0.836     4.273    scaler_gen[11].SCALER/next_scaler_val[31]
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.257     4.530 r  scaler_gen[11].SCALER/overflow_i_8__8/O
                         net (fo=1, routed)           0.000     4.530    scaler_gen[11].SCALER/overflow_i_8__8_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.862 r  scaler_gen[11].SCALER/overflow_reg_i_2__8/CO[3]
                         net (fo=1, routed)           0.983     5.845    scaler_gen[11].SCALER/overflow1
    SLICE_X59Y73         LUT4 (Prop_lut4_I2_O)        0.105     5.950 r  scaler_gen[11].SCALER/overflow_i_1__11/O
                         net (fo=1, routed)           0.000     5.950    scaler_gen[11].SCALER/overflow_i_1__11_n_0
    SLICE_X59Y73         FDRE                                         r  scaler_gen[11].SCALER/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.240     6.443    scaler_gen[11].SCALER/clk_out1
    SLICE_X59Y73         FDRE                                         r  scaler_gen[11].SCALER/overflow_reg/C
                         clock pessimism              0.412     6.855    
                         clock uncertainty           -0.107     6.747    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)        0.030     6.777    scaler_gen[11].SCALER/overflow_reg
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/y_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/wvb_cnst_config_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.379ns (5.515%)  route 6.494ns (94.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 6.454 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.403    -0.989    XDOM_0/CRSM_0/clk_out1
    SLICE_X68Y120        FDRE                                         r  XDOM_0/CRSM_0/y_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDRE (Prop_fdre_C_Q)         0.379    -0.610 r  XDOM_0/CRSM_0/y_wr_data_reg[0]/Q
                         net (fo=80, routed)          6.494     5.884    XDOM_0/CRSM_0_n_58
    SLICE_X58Y62         FDRE                                         r  XDOM_0/wvb_cnst_config_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.251     6.454    XDOM_0/clk_out1
    SLICE_X58Y62         FDRE                                         r  XDOM_0/wvb_cnst_config_reg[0]/C
                         clock pessimism              0.405     6.859    
                         clock uncertainty           -0.107     6.751    
    SLICE_X58Y62         FDRE (Setup_fdre_C_D)       -0.037     6.714    XDOM_0/wvb_cnst_config_reg[0]
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.552ns (22.900%)  route 5.225ns (77.100%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.445    -0.947    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X6Y84          FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.433    -0.514 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           1.009     0.495    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.105     0.600 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__20/O
                         net (fo=1, routed)           0.000     0.600    waveform_acq_gen[16].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.023 f  waveform_acq_gen[16].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           0.899     1.921    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.105     2.026 f  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__19/O
                         net (fo=1, routed)           0.718     2.745    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X15Y90         LUT6 (Prop_lut6_I5_O)        0.105     2.850 f  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__20/O
                         net (fo=5, routed)           0.962     3.812    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.107     3.919 f  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.637     4.556    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.274     4.830 r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           1.000     5.830    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_1
    SLICE_X15Y64         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.269     6.472    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X15Y64         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.472     6.944    
                         clock uncertainty           -0.107     6.836    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)       -0.047     6.789    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          6.789    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/y_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/wvb_test_config_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 0.379ns (5.621%)  route 6.364ns (94.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 6.462 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.403    -0.989    XDOM_0/CRSM_0/clk_out1
    SLICE_X68Y120        FDRE                                         r  XDOM_0/CRSM_0/y_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDRE (Prop_fdre_C_Q)         0.379    -0.610 r  XDOM_0/CRSM_0/y_wr_data_reg[7]/Q
                         net (fo=34, routed)          6.364     5.754    XDOM_0/CRSM_0_n_51
    SLICE_X44Y66         FDRE                                         r  XDOM_0/wvb_test_config_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.259     6.462    XDOM_0/clk_out1
    SLICE_X44Y66         FDRE                                         r  XDOM_0/wvb_test_config_reg[7]/C
                         clock pessimism              0.405     6.867    
                         clock uncertainty           -0.107     6.759    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)       -0.042     6.717    XDOM_0/wvb_test_config_reg[7]
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 1.572ns (23.165%)  route 5.214ns (76.835%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 6.586 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.500    -0.892    waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_out1
    SLICE_X57Y18         FDSE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDSE (Prop_fdse_C_Q)         0.348    -0.544 r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/Q
                         net (fo=4, routed)           0.869     0.325    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[4]
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.242     0.567 r  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     0.567    waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.024 r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           1.090     2.114    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.105     2.219 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__2/O
                         net (fo=1, routed)           0.736     2.955    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X68Y36         LUT6 (Prop_lut6_I5_O)        0.105     3.060 r  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__2/O
                         net (fo=5, routed)           1.130     4.190    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.105     4.295 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.566     4.860    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X50Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.965 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.343     5.308    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I1_O)        0.105     5.413 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.481     5.894    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X48Y17         FDRE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.383     6.586    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X48Y17         FDRE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.479     7.065    
                         clock uncertainty           -0.107     6.958    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)       -0.042     6.916    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.916    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/y_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/adc_delay_reset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.379ns (5.728%)  route 6.237ns (94.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.405    -0.987    XDOM_0/CRSM_0/clk_out1
    SLICE_X68Y118        FDRE                                         r  XDOM_0/CRSM_0/y_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDRE (Prop_fdre_C_Q)         0.379    -0.608 r  XDOM_0/CRSM_0/y_wr_data_reg[1]/Q
                         net (fo=48, routed)          6.237     5.630    XDOM_0/p_0_in_0
    SLICE_X31Y58         FDRE                                         r  XDOM_0/adc_delay_reset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.269     6.472    XDOM_0/clk_out1
    SLICE_X31Y58         FDRE                                         r  XDOM_0/adc_delay_reset_reg[1]/C
                         clock pessimism              0.405     6.877    
                         clock uncertainty           -0.107     6.769    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)       -0.059     6.710    XDOM_0/adc_delay_reset_reg[1]
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 1.572ns (23.401%)  route 5.146ns (76.599%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 6.587 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.500    -0.892    waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_out1
    SLICE_X57Y18         FDSE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDSE (Prop_fdse_C_Q)         0.348    -0.544 r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[4]/Q
                         net (fo=4, routed)           0.869     0.325    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[4]
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.242     0.567 r  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     0.567    waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.024 r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           1.090     2.114    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.105     2.219 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__2/O
                         net (fo=1, routed)           0.736     2.955    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X68Y36         LUT6 (Prop_lut6_I5_O)        0.105     3.060 r  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__2/O
                         net (fo=5, routed)           1.130     4.190    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.105     4.295 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.566     4.860    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X50Y14         LUT6 (Prop_lut6_I0_O)        0.105     4.965 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.343     5.308    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I1_O)        0.105     5.413 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.413     5.826    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X48Y16         FDRE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.384     6.587    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X48Y16         FDRE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.479     7.066    
                         clock uncertainty           -0.107     6.959    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)       -0.047     6.912    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/y_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/wvb_pre_config_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 0.379ns (5.736%)  route 6.228ns (94.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 6.465 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.989ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.403    -0.989    XDOM_0/CRSM_0/clk_out1
    SLICE_X68Y120        FDRE                                         r  XDOM_0/CRSM_0/y_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDRE (Prop_fdre_C_Q)         0.379    -0.610 r  XDOM_0/CRSM_0/y_wr_data_reg[0]/Q
                         net (fo=80, routed)          6.228     5.619    XDOM_0/CRSM_0_n_58
    SLICE_X43Y61         FDRE                                         r  XDOM_0/wvb_pre_config_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.262     6.465    XDOM_0/clk_out1
    SLICE_X43Y61         FDRE                                         r  XDOM_0/wvb_pre_config_reg[0]/C
                         clock pessimism              0.405     6.870    
                         clock uncertainty           -0.107     6.762    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)       -0.047     6.715    XDOM_0/wvb_pre_config_reg[0]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 XDOM_0/io_ctrl_sel_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/adc_delay_ce_1_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 0.538ns (8.244%)  route 5.988ns (91.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 6.686 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.387    -1.005    XDOM_0/clk_out1
    SLICE_X12Y92         FDRE                                         r  XDOM_0/io_ctrl_sel_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.433    -0.572 r  XDOM_0/io_ctrl_sel_reg[0]_rep__1/Q
                         net (fo=18, routed)          2.229     1.656    XDOM_0/io_ctrl_sel_reg[0]_rep__1_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I2_O)        0.105     1.761 r  XDOM_0/adc_delay_ce_1[45]_i_1/O
                         net (fo=7, routed)           3.760     5.521    XDOM_0/adc_bitslip_1[45]
    SLICE_X0Y156         FDRE                                         r  XDOM_0/adc_delay_ce_1_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.483     6.686    XDOM_0/clk_out1
    SLICE_X0Y156         FDRE                                         r  XDOM_0/adc_delay_ce_1_reg[44]/C
                         clock pessimism              0.405     7.091    
                         clock uncertainty           -0.107     6.984    
    SLICE_X0Y156         FDRE (Setup_fdre_C_R)       -0.352     6.632    XDOM_0/adc_delay_ce_1_reg[44]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 XDOM_0/io_ctrl_sel_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/adc_delay_ce_1_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 0.538ns (8.244%)  route 5.988ns (91.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 6.686 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.005ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.387    -1.005    XDOM_0/clk_out1
    SLICE_X12Y92         FDRE                                         r  XDOM_0/io_ctrl_sel_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.433    -0.572 r  XDOM_0/io_ctrl_sel_reg[0]_rep__1/Q
                         net (fo=18, routed)          2.229     1.656    XDOM_0/io_ctrl_sel_reg[0]_rep__1_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I2_O)        0.105     1.761 r  XDOM_0/adc_delay_ce_1[45]_i_1/O
                         net (fo=7, routed)           3.760     5.521    XDOM_0/adc_bitslip_1[45]
    SLICE_X0Y156         FDRE                                         r  XDOM_0/adc_delay_ce_1_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.483     6.686    XDOM_0/clk_out1
    SLICE_X0Y156         FDRE                                         r  XDOM_0/adc_delay_ce_1_reg[45]/C
                         clock pessimism              0.405     7.091    
                         clock uncertainty           -0.107     6.984    
    SLICE_X0Y156         FDRE (Setup_fdre_C_R)       -0.352     6.632    XDOM_0/adc_delay_ce_1_reg[45]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  1.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.265ns (62.436%)  route 0.159ns (37.564%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.622    -0.568    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X49Y33         FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[9]/Q
                         net (fo=2, routed)           0.159    -0.267    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf[9]
    SLICE_X47Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.143 r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.143    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max0[10]
    SLICE_X47Y33         FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.897    -0.796    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X47Y33         FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[10]/C
                         clock pessimism              0.494    -0.302    
    SLICE_X47Y33         FDRE (Hold_fdre_C_D)         0.105    -0.197    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[10]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.374%)  route 0.242ns (59.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.593    -0.597    waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X76Y60         FDRE                                         r  waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[9]/Q
                         net (fo=1, routed)           0.242    -0.191    waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X2Y10         RAMB36E1                                     r  waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.905    -0.787    waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.246    -0.541    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.245    waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.374%)  route 0.242ns (59.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.593    -0.597    waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X76Y60         FDRE                                         r  waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  waveform_acq_gen[13].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[7]/Q
                         net (fo=1, routed)           0.242    -0.191    waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y10         RAMB36E1                                     r  waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.905    -0.787    waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.246    -0.541    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.245    waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.265ns (62.275%)  route 0.161ns (37.725%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.621    -0.569    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X49Y32         FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[5]/Q
                         net (fo=2, routed)           0.161    -0.267    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf[5]
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.143 r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.143    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max0[6]
    SLICE_X47Y32         FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.896    -0.797    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X47Y32         FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[6]/C
                         clock pessimism              0.494    -0.303    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.105    -0.198    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_cnt_max_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_start_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.570    -0.620    waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y60          FDRE                                         r  waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_start_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_start_addr_reg[0]/Q
                         net (fo=1, routed)           0.103    -0.354    waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[48]
    RAMB36_X0Y11         RAMB36E1                                     r  waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.881    -0.811    waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.247    -0.564    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155    -0.409    waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.571    -0.619    waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y59          FDRE                                         r  waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[46]/Q
                         net (fo=1, routed)           0.103    -0.353    waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[46]
    RAMB36_X0Y11         RAMB36E1                                     r  waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.881    -0.811    waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y11         RAMB36E1                                     r  waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.247    -0.564    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.409    waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.626    -0.564    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y24          FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[14]/Q
                         net (fo=1, routed)           0.103    -0.296    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.941    -0.751    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.508    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.155    -0.353    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.626    -0.564    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y24          FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[16]/Q
                         net (fo=1, routed)           0.103    -0.296    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.941    -0.751    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.508    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.155    -0.353    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.626    -0.564    waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y24          FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/Q
                         net (fo=1, routed)           0.103    -0.296    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.941    -0.751    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.508    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155    -0.353    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.639    -0.551    waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X8Y4           FDRE                                         r  waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/Q
                         net (fo=1, routed)           0.103    -0.283    waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X0Y0          RAMB36E1                                     r  waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       0.954    -0.738    waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.495    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155    -0.340    waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y0      waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y0      waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y13     waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y13     waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y16     waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y16     waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y0      waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y0      waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y1      waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y1      waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y35     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y35     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y35     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y35     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y35     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y35     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y35     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y35     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y39     waveform_acq_gen[12].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y39     waveform_acq_gen[12].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y24     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y24     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y24     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y24     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y24     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y24     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y24     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y24     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y25     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X80Y25     waveform_acq_gen[11].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz
  To Clock:  clk_out2_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.000       0.408      BUFGCTRL_X0Y19   IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.667       1.074      BUFGCTRL_X0Y18   LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y60     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[3]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.813ns (16.364%)  route 4.155ns (83.636%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 6.473 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.824     1.360    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I1_O)        0.105     1.465 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          0.678     2.144    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I2_O)        0.119     2.263 r  PULSER_0/out_bits[3]_inv_i_1/O
                         net (fo=1, routed)           1.626     3.889    PULSER_0/out_bits[3]_inv_i_1_n_0
    SLICE_X78Y80         FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.330     6.473    PULSER_0/clk_out3
    SLICE_X78Y80         FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/C
                         clock pessimism              0.408     6.881    
                         clock uncertainty           -0.121     6.760    
    SLICE_X78Y80         FDSE (Setup_fdse_C_D)       -0.242     6.518    PULSER_0/out_bits_reg[3]_inv
  -------------------------------------------------------------------
                         required time                          6.518    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[4]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.799ns (17.747%)  route 3.703ns (82.253%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.824     1.360    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I1_O)        0.105     1.465 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.852     3.318    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X82Y78         LUT5 (Prop_lut5_I4_O)        0.105     3.423 r  PULSER_0/out_bits[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.423    PULSER_0/out_bits[4]_inv_i_1_n_0
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.329     6.472    PULSER_0/clk_out3
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/C
                         clock pessimism              0.408     6.880    
                         clock uncertainty           -0.121     6.759    
    SLICE_X82Y78         FDSE (Setup_fdse_C_D)        0.032     6.791    PULSER_0/out_bits_reg[4]_inv
  -------------------------------------------------------------------
                         required time                          6.791    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[6]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.815ns (18.038%)  route 3.703ns (81.962%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.824     1.360    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I1_O)        0.105     1.465 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.852     3.318    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X82Y78         LUT5 (Prop_lut5_I4_O)        0.121     3.439 r  PULSER_0/out_bits[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.439    PULSER_0/out_bits[6]_inv_i_1_n_0
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.329     6.472    PULSER_0/clk_out3
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/C
                         clock pessimism              0.408     6.880    
                         clock uncertainty           -0.121     6.759    
    SLICE_X82Y78         FDSE (Setup_fdse_C_D)        0.069     6.828    PULSER_0/out_bits_reg[6]_inv
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[0]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 0.799ns (18.361%)  route 3.553ns (81.639%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.824     1.360    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I1_O)        0.105     1.465 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.702     3.167    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X82Y78         LUT5 (Prop_lut5_I4_O)        0.105     3.272 r  PULSER_0/out_bits[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.272    PULSER_0/out_bits[0]_inv_i_1_n_0
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.329     6.472    PULSER_0/clk_out3
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/C
                         clock pessimism              0.408     6.880    
                         clock uncertainty           -0.121     6.759    
    SLICE_X82Y78         FDSE (Setup_fdse_C_D)        0.030     6.789    PULSER_0/out_bits_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          6.789    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.694ns (16.371%)  route 3.545ns (83.629%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 r  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 r  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.824     1.360    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I1_O)        0.105     1.465 r  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.695     3.160    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X83Y78         FDRE                                         r  PULSER_0/out_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.329     6.472    PULSER_0/clk_out3
    SLICE_X83Y78         FDRE                                         r  PULSER_0/out_bits_reg[7]/C
                         clock pessimism              0.408     6.880    
                         clock uncertainty           -0.121     6.759    
    SLICE_X83Y78         FDRE (Setup_fdre_C_D)       -0.079     6.680    PULSER_0/out_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.818ns (18.716%)  route 3.553ns (81.284%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.824     1.360    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I1_O)        0.105     1.465 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.702     3.167    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X82Y78         LUT5 (Prop_lut5_I2_O)        0.124     3.291 r  PULSER_0/out_bits[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.291    PULSER_0/out_bits[2]_inv_i_1_n_0
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.329     6.472    PULSER_0/clk_out3
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/C
                         clock pessimism              0.408     6.880    
                         clock uncertainty           -0.121     6.759    
    SLICE_X82Y78         FDSE (Setup_fdse_C_D)        0.069     6.828    PULSER_0/out_bits_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[1]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.799ns (19.162%)  route 3.371ns (80.838%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.824     1.360    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I1_O)        0.105     1.465 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.520     2.985    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X82Y78         LUT4 (Prop_lut4_I1_O)        0.105     3.090 r  PULSER_0/out_bits[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.090    PULSER_0/out_bits[1]_inv_i_1_n_0
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.329     6.472    PULSER_0/clk_out3
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/C
                         clock pessimism              0.408     6.880    
                         clock uncertainty           -0.121     6.759    
    SLICE_X82Y78         FDSE (Setup_fdse_C_D)        0.032     6.791    PULSER_0/out_bits_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          6.791    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[5]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.802ns (19.220%)  route 3.371ns (80.780%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 f  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 f  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.824     1.360    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X45Y81         LUT3 (Prop_lut3_I1_O)        0.105     1.465 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.520     2.985    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X82Y78         LUT4 (Prop_lut4_I3_O)        0.108     3.093 r  PULSER_0/out_bits[5]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.093    PULSER_0/out_bits[5]_inv_i_1_n_0
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.329     6.472    PULSER_0/clk_out3
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/C
                         clock pessimism              0.408     6.880    
                         clock uncertainty           -0.121     6.759    
    SLICE_X82Y78         FDSE (Setup_fdse_C_D)        0.069     6.828    PULSER_0/out_bits_reg[5]_inv
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.799ns (20.466%)  route 3.105ns (79.534%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 6.408 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 r  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 r  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.907     1.444    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.105     1.549 r  PULSER_0/cnt[15]_i_3/O
                         net (fo=14, routed)          1.171     2.720    PULSER_0/PEDGE_TRIG/cnt_reg[2]
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.825 r  PULSER_0/PEDGE_TRIG/cnt[10]_i_1__24/O
                         net (fo=1, routed)           0.000     2.825    PULSER_0/cnt[10]
    SLICE_X43Y94         FDRE                                         r  PULSER_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.265     6.408    PULSER_0/clk_out3
    SLICE_X43Y94         FDRE                                         r  PULSER_0/cnt_reg[10]/C
                         clock pessimism              0.485     6.893    
                         clock uncertainty           -0.121     6.772    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.030     6.802    PULSER_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.802    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.799ns (20.466%)  route 3.105ns (79.534%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 6.408 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.079ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X45Y94         FDRE                                         r  PULSER_0/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.700 r  PULSER_0/cnt_reg[14]/Q
                         net (fo=3, routed)           0.576    -0.125    PULSER_0/cnt_reg_n_0_[14]
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.105    -0.020 r  PULSER_0/out_bits[7]_i_3/O
                         net (fo=1, routed)           0.451     0.432    PULSER_0/out_bits[7]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.105     0.537 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=3, routed)           0.907     1.444    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.105     1.549 r  PULSER_0/cnt[15]_i_3/O
                         net (fo=14, routed)          1.171     2.720    PULSER_0/PEDGE_TRIG/cnt_reg[2]
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.105     2.825 r  PULSER_0/PEDGE_TRIG/cnt[11]_i_1__24/O
                         net (fo=1, routed)           0.000     2.825    PULSER_0/cnt[11]
    SLICE_X43Y94         FDRE                                         r  PULSER_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.265     6.408    PULSER_0/clk_out3
    SLICE_X43Y94         FDRE                                         r  PULSER_0/cnt_reg[11]/C
                         clock pessimism              0.485     6.893    
                         clock uncertainty           -0.121     6.772    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.032     6.804    PULSER_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  3.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PULSER_0/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.562    -0.659    PULSER_0/trig_sync/clk_out3
    SLICE_X37Y105        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  PULSER_0/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.463    PULSER_0/trig_sync/ff[0]
    SLICE_X37Y105        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.832    -0.896    PULSER_0/trig_sync/clk_out3
    SLICE_X37Y105        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/C
                         clock pessimism              0.237    -0.659    
    SLICE_X37Y105        FDRE (Hold_fdre_C_D)         0.075    -0.584    PULSER_0/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 PULSER_0/trig_sync/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.227ns (43.475%)  route 0.295ns (56.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.562    -0.659    PULSER_0/trig_sync/clk_out3
    SLICE_X37Y105        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.531 r  PULSER_0/trig_sync/ff_reg[1]/Q
                         net (fo=18, routed)          0.295    -0.236    PULSER_0/PEDGE_TRIG/out[0]
    SLICE_X43Y94         LUT6 (Prop_lut6_I4_O)        0.099    -0.137 r  PULSER_0/PEDGE_TRIG/cnt[11]_i_1__24/O
                         net (fo=1, routed)           0.000    -0.137    PULSER_0/cnt[11]
    SLICE_X43Y94         FDRE                                         r  PULSER_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.836    -0.893    PULSER_0/clk_out3
    SLICE_X43Y94         FDRE                                         r  PULSER_0/cnt_reg[11]/C
                         clock pessimism              0.508    -0.385    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.092    -0.293    PULSER_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 PULSER_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.654%)  route 0.148ns (44.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.559    -0.662    PULSER_0/clk_out3
    SLICE_X40Y81         FDRE                                         r  PULSER_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  PULSER_0/cnt_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.373    PULSER_0/PEDGE_TRIG/Q[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.045    -0.328 r  PULSER_0/PEDGE_TRIG/cnt[0]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.328    PULSER_0/cnt[0]
    SLICE_X40Y81         FDRE                                         r  PULSER_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.828    -0.901    PULSER_0/clk_out3
    SLICE_X40Y81         FDRE                                         r  PULSER_0/cnt_reg[0]/C
                         clock pessimism              0.239    -0.662    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.092    -0.570    PULSER_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 PULSER_0/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.320%)  route 0.191ns (50.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.566    -0.655    PULSER_0/PEDGE_TRIG/clk_out3
    SLICE_X39Y93         FDRE                                         r  PULSER_0/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  PULSER_0/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.191    -0.323    PULSER_0/PEDGE_TRIG/ff
    SLICE_X43Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  PULSER_0/PEDGE_TRIG/cnt[7]_i_1__24/O
                         net (fo=1, routed)           0.000    -0.278    PULSER_0/cnt[7]
    SLICE_X43Y93         FDRE                                         r  PULSER_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.836    -0.893    PULSER_0/clk_out3
    SLICE_X43Y93         FDRE                                         r  PULSER_0/cnt_reg[7]/C
                         clock pessimism              0.274    -0.619    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.092    -0.527    PULSER_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 PULSER_0/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.451%)  route 0.190ns (50.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.566    -0.655    PULSER_0/PEDGE_TRIG/clk_out3
    SLICE_X39Y93         FDRE                                         r  PULSER_0/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  PULSER_0/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.190    -0.324    PULSER_0/PEDGE_TRIG/ff
    SLICE_X43Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.279 r  PULSER_0/PEDGE_TRIG/cnt[6]_i_1__24/O
                         net (fo=1, routed)           0.000    -0.279    PULSER_0/cnt[6]
    SLICE_X43Y93         FDRE                                         r  PULSER_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.836    -0.893    PULSER_0/clk_out3
    SLICE_X43Y93         FDRE                                         r  PULSER_0/cnt_reg[6]/C
                         clock pessimism              0.274    -0.619    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.091    -0.528    PULSER_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.840%)  route 0.195ns (51.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.558    -0.663    PULSER_0/clk_out3
    SLICE_X40Y80         FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.522 f  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=26, routed)          0.195    -0.327    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.282 r  PULSER_0/PEDGE_TRIG/cnt[1]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.282    PULSER_0/cnt[1]
    SLICE_X40Y81         FDRE                                         r  PULSER_0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.828    -0.901    PULSER_0/clk_out3
    SLICE_X40Y81         FDRE                                         r  PULSER_0/cnt_reg[1]/C
                         clock pessimism              0.253    -0.648    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.091    -0.557    PULSER_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/FSM_sequential_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.806%)  route 0.203ns (52.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.558    -0.663    PULSER_0/clk_out3
    SLICE_X40Y80         FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.522 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=26, routed)          0.203    -0.319    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X40Y80         LUT4 (Prop_lut4_I3_O)        0.045    -0.274 r  PULSER_0/PEDGE_TRIG/FSM_sequential_fsm_i_1/O
                         net (fo=1, routed)           0.000    -0.274    PULSER_0/PEDGE_TRIG_n_16
    SLICE_X40Y80         FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.827    -0.902    PULSER_0/clk_out3
    SLICE_X40Y80         FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
                         clock pessimism              0.239    -0.663    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.091    -0.572    PULSER_0/FSM_sequential_fsm_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 PULSER_0/out_bits_reg[1]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.213%)  route 0.219ns (60.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.591    -0.630    PULSER_0/clk_out3
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  PULSER_0/out_bits_reg[1]_inv/Q
                         net (fo=1, routed)           0.219    -0.270    PULSER_0/AFE_OUT/inst/data_out_from_device[1]
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.857    -0.872    PULSER_0/AFE_OUT/inst/clk_div_in
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.274    -0.598    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019    -0.579    PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 PULSER_0/out_bits_reg[4]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.106%)  route 0.220ns (60.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.591    -0.630    PULSER_0/clk_out3
    SLICE_X82Y78         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  PULSER_0/out_bits_reg[4]_inv/Q
                         net (fo=1, routed)           0.220    -0.269    PULSER_0/AFE_OUT/inst/data_out_from_device[4]
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.857    -0.872    PULSER_0/AFE_OUT/inst/clk_div_in
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism              0.274    -0.598    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019    -0.579    PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 PULSER_0/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.651%)  route 0.250ns (57.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.566    -0.655    PULSER_0/PEDGE_TRIG/clk_out3
    SLICE_X39Y93         FDRE                                         r  PULSER_0/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.514 f  PULSER_0/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.250    -0.264    PULSER_0/PEDGE_TRIG/ff
    SLICE_X43Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.219 r  PULSER_0/PEDGE_TRIG/cnt[4]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.219    PULSER_0/cnt[4]
    SLICE_X43Y92         FDRE                                         r  PULSER_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.835    -0.894    PULSER_0/clk_out3
    SLICE_X43Y92         FDRE                                         r  PULSER_0/cnt_reg[4]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.091    -0.529    PULSER_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y14     adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y18     adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y16     adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y24     adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y47     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y47     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y47     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y47     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y47     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y17     adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y17     adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y17     adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y17     adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y17     adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y17     adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y17     adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y46     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y46     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y47     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz
  To Clock:  clkfbout_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y21   IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y22   LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.433ns (16.731%)  route 2.155ns (83.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 6.593 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.587    -0.869    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out3
    SLICE_X74Y4          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y4          FDRE (Prop_fdre_C_Q)         0.433    -0.436 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           2.155     1.719    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X53Y6          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.390     6.593    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out1
    SLICE_X53Y6          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism              0.131     6.724    
                         clock uncertainty           -0.646     6.078    
    SLICE_X53Y6          FDRE (Setup_fdre_C_D)       -0.059     6.019    adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.433ns (16.426%)  route 2.203ns (83.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.584    -0.872    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y29         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y29         FDRE (Prop_fdre_C_Q)         0.433    -0.439 r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           2.203     1.764    adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X82Y29         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.468     6.671    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out1
    SLICE_X82Y29         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism              0.131     6.802    
                         clock uncertainty           -0.646     6.156    
    SLICE_X82Y29         FDRE (Setup_fdre_C_D)       -0.059     6.097    adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          6.097    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.433ns (16.186%)  route 2.242ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.586    -0.870    adc_discr_iface_gen[15].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y18         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDRE (Prop_fdre_C_Q)         0.433    -0.437 r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           2.242     1.805    adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X84Y19         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.469     6.672    adc_discr_iface_gen[15].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y19         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism              0.131     6.803    
                         clock uncertainty           -0.646     6.157    
    SLICE_X84Y19         FDRE (Setup_fdre_C_D)       -0.012     6.145    adc_discr_iface_gen[15].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.433ns (16.885%)  route 2.131ns (83.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 6.679 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.597    -0.859    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y45         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.433    -0.426 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.131     1.705    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X79Y45         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.476     6.679    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out1
    SLICE_X79Y45         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism              0.131     6.810    
                         clock uncertainty           -0.646     6.164    
    SLICE_X79Y45         FDRE (Setup_fdre_C_D)       -0.085     6.079    adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.379ns (14.795%)  route 2.183ns (85.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 6.675 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.585    -0.871    adc_discr_iface_gen[10].ADC_DISCR_CHAN/CLK
    SLICE_X85Y30         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.379    -0.492 r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           2.183     1.690    adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X83Y33         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.472     6.675    adc_discr_iface_gen[10].ADC_DISCR_CHAN/clk_out1
    SLICE_X83Y33         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism              0.131     6.806    
                         clock uncertainty           -0.646     6.160    
    SLICE_X83Y33         FDRE (Setup_fdre_C_D)       -0.075     6.085    adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          6.085    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.379ns (14.634%)  route 2.211ns (85.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 6.666 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.578    -0.878    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y24         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24         FDRE (Prop_fdre_C_Q)         0.379    -0.499 r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           2.211     1.712    adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X84Y24         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.463     6.666    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y24         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism              0.131     6.797    
                         clock uncertainty           -0.646     6.151    
    SLICE_X84Y24         FDRE (Setup_fdre_C_D)       -0.012     6.139    adc_discr_iface_gen[12].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          6.139    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[0].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.379ns (14.871%)  route 2.170ns (85.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 6.681 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.597    -0.859    adc_discr_iface_gen[0].ADC_DISCR_CHAN/CLK
    SLICE_X85Y46         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y46         FDRE (Prop_fdre_C_Q)         0.379    -0.480 r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.170     1.689    adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X84Y44         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.478     6.681    adc_discr_iface_gen[0].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y44         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism              0.131     6.812    
                         clock uncertainty           -0.646     6.166    
    SLICE_X84Y44         FDRE (Setup_fdre_C_D)       -0.033     6.133    adc_discr_iface_gen[0].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.433ns (17.002%)  route 2.114ns (82.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 6.681 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.597    -0.859    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y46         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.426 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           2.114     1.688    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X84Y44         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.478     6.681    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y44         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism              0.131     6.812    
                         clock uncertainty           -0.646     6.166    
    SLICE_X84Y44         FDRE (Setup_fdre_C_D)       -0.031     6.135    adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.433ns (17.224%)  route 2.081ns (82.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 6.681 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.597    -0.859    adc_discr_iface_gen[2].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y45         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.433    -0.426 r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           2.081     1.655    adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X83Y45         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.478     6.681    adc_discr_iface_gen[2].ADC_DISCR_CHAN/clk_out1
    SLICE_X83Y45         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism              0.131     6.812    
                         clock uncertainty           -0.646     6.166    
    SLICE_X83Y45         FDRE (Setup_fdre_C_D)       -0.059     6.107    adc_discr_iface_gen[2].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          6.107    
                         arrival time                          -1.655    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.379ns (15.156%)  route 2.122ns (84.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 6.677 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.592    -0.864    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y36         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDRE (Prop_fdre_C_Q)         0.379    -0.485 r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           2.122     1.636    adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X82Y36         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.474     6.677    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out1
    SLICE_X82Y36         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism              0.131     6.808    
                         clock uncertainty           -0.646     6.162    
    SLICE_X82Y36         FDRE (Setup_fdre_C_D)       -0.059     6.103    adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.347ns (24.586%)  route 1.064ns (75.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.478    -1.379    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y2          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y2          FDRE (Prop_fdre_C_Q)         0.347    -1.032 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           1.064     0.032    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1__0[6]
    SLICE_X75Y22         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.571    -0.821    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out1
    SLICE_X75Y22         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism             -0.131    -0.952    
                         clock uncertainty            0.646    -0.306    
    SLICE_X75Y22         FDRE (Hold_fdre_C_D)         0.158    -0.148    adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.304ns (22.434%)  route 1.051ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -1.380ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.477    -1.380    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y9          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDRE (Prop_fdre_C_Q)         0.304    -1.076 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           1.051    -0.025    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X52Y9          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.508    -0.884    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out1
    SLICE_X52Y9          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism             -0.131    -1.015    
                         clock uncertainty            0.646    -0.369    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.158    -0.211    adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.304ns (20.258%)  route 1.197ns (79.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -1.394ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.463    -1.394    adc_discr_iface_gen[17].ADC_DISCR_CHAN/clk_out3
    SLICE_X82Y24         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.304    -1.090 r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           1.197     0.106    adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[7]
    SLICE_X74Y37         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.583    -0.809    adc_discr_iface_gen[17].ADC_DISCR_CHAN/clk_out1
    SLICE_X74Y37         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[7]/C
                         clock pessimism             -0.131    -0.940    
                         clock uncertainty            0.646    -0.294    
    SLICE_X74Y37         FDRE (Hold_fdre_C_D)         0.190    -0.104    adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.279ns (20.814%)  route 1.061ns (79.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.475    -1.382    adc_discr_iface_gen[5].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y38         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y38         FDRE (Prop_fdre_C_Q)         0.279    -1.103 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           1.061    -0.042    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1[6]
    SLICE_X82Y38         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.593    -0.799    adc_discr_iface_gen[5].ADC_DISCR_CHAN/clk_out1
    SLICE_X82Y38         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism             -0.131    -0.930    
                         clock uncertainty            0.646    -0.284    
    SLICE_X82Y38         FDRE (Hold_fdre_C_D)         0.030    -0.254    adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.304ns (20.060%)  route 1.211ns (79.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.475    -1.382    adc_discr_iface_gen[5].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y38         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y38         FDRE (Prop_fdre_C_Q)         0.304    -1.078 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           1.211     0.133    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1[4]
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.593    -0.799    adc_discr_iface_gen[5].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism             -0.131    -0.930    
                         clock uncertainty            0.646    -0.284    
    SLICE_X84Y37         FDRE (Hold_fdre_C_D)         0.195    -0.089    adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.304ns (21.608%)  route 1.103ns (78.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -1.380ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.477    -1.380    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y9          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDRE (Prop_fdre_C_Q)         0.304    -1.076 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           1.103     0.027    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X57Y14         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.504    -0.888    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out1
    SLICE_X57Y14         FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism             -0.131    -1.019    
                         clock uncertainty            0.646    -0.373    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.158    -0.215    adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.347ns (24.540%)  route 1.067ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.478    -1.379    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y5          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y5          FDRE (Prop_fdre_C_Q)         0.347    -1.032 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           1.067     0.035    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X53Y6          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.509    -0.883    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out1
    SLICE_X53Y6          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism             -0.131    -1.014    
                         clock uncertainty            0.646    -0.368    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.158    -0.210    adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.304ns (20.252%)  route 1.197ns (79.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.473    -1.384    adc_discr_iface_gen[14].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y14         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14         FDRE (Prop_fdre_C_Q)         0.304    -1.080 r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           1.197     0.117    adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X83Y16         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.588    -0.804    adc_discr_iface_gen[14].ADC_DISCR_CHAN/clk_out1
    SLICE_X83Y16         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism             -0.131    -0.935    
                         clock uncertainty            0.646    -0.289    
    SLICE_X83Y16         FDRE (Hold_fdre_C_D)         0.158    -0.131    adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.347ns (22.635%)  route 1.186ns (77.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.472    -1.385    adc_discr_iface_gen[16].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y16         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y16         FDRE (Prop_fdre_C_Q)         0.347    -1.038 r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           1.186     0.148    adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X84Y33         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.588    -0.804    adc_discr_iface_gen[16].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y33         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism             -0.131    -0.935    
                         clock uncertainty            0.646    -0.289    
    SLICE_X84Y33         FDRE (Hold_fdre_C_D)         0.187    -0.102    adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.347ns (22.405%)  route 1.202ns (77.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.473    -1.384    adc_discr_iface_gen[14].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y14         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDRE (Prop_fdre_C_Q)         0.347    -1.037 r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           1.202     0.165    adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X84Y15         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.589    -0.803    adc_discr_iface_gen[14].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y15         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism             -0.131    -0.934    
                         clock uncertainty            0.646    -0.288    
    SLICE_X84Y15         FDRE (Hold_fdre_C_D)         0.201    -0.087    adc_discr_iface_gen[14].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.348ns (9.013%)  route 3.513ns (90.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 6.617 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.365    -1.027    XDOM_0/clk_out1
    SLICE_X53Y92         FDRE                                         r  XDOM_0/discr_io_reset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.348    -0.679 r  XDOM_0/discr_io_reset_reg[14]/Q
                         net (fo=2, routed)           3.513     2.834    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.474     6.617    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.748    
                         clock uncertainty           -0.646     6.102    
    ILOGIC_X1Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643     5.459    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.459    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.348ns (9.041%)  route 3.501ns (90.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 6.614 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.365    -1.027    XDOM_0/clk_out1
    SLICE_X53Y92         FDRE                                         r  XDOM_0/discr_io_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.348    -0.679 r  XDOM_0/discr_io_reset_reg[15]/Q
                         net (fo=2, routed)           3.501     2.822    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y18         ISERDESE2                                    r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.471     6.614    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.745    
                         clock uncertainty           -0.646     6.099    
    ILOGIC_X1Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.640     5.459    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.459    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.379ns (10.180%)  route 3.344ns (89.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.358    -1.034    XDOM_0/clk_out1
    SLICE_X45Y74         FDRE                                         r  XDOM_0/discr_io_reset_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.655 r  XDOM_0/discr_io_reset_reg[22]/Q
                         net (fo=2, routed)           3.344     2.689    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.379ns (10.439%)  route 3.252ns (89.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 6.612 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.365    -1.027    XDOM_0/clk_out1
    SLICE_X53Y92         FDRE                                         r  XDOM_0/discr_io_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.379    -0.648 r  XDOM_0/discr_io_reset_reg[13]/Q
                         net (fo=2, routed)           3.252     2.604    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.469     6.612    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.743    
                         clock uncertainty           -0.646     6.097    
    ILOGIC_X1Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.591    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.591    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.379ns (10.433%)  route 3.254ns (89.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.347    -1.045    XDOM_0/clk_out1
    SLICE_X48Y74         FDRE                                         r  XDOM_0/discr_io_reset_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.666 r  XDOM_0/discr_io_reset_reg[18]/Q
                         net (fo=2, routed)           3.254     2.587    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y4          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.379ns (10.521%)  route 3.223ns (89.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 6.610 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.027ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.365    -1.027    XDOM_0/clk_out1
    SLICE_X53Y92         FDRE                                         r  XDOM_0/discr_io_reset_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.379    -0.648 r  XDOM_0/discr_io_reset_reg[12]/Q
                         net (fo=2, routed)           3.223     2.575    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y22         ISERDESE2                                    r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.467     6.610    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y22         ISERDESE2                                    r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.741    
                         clock uncertainty           -0.646     6.095    
    ILOGIC_X1Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.589    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.379ns (10.581%)  route 3.203ns (89.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.347    -1.045    XDOM_0/clk_out1
    SLICE_X48Y74         FDRE                                         r  XDOM_0/discr_io_reset_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.666 r  XDOM_0/discr_io_reset_reg[23]/Q
                         net (fo=2, routed)           3.203     2.537    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.379ns (10.639%)  route 3.184ns (89.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.031ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.361    -1.031    XDOM_0/clk_out1
    SLICE_X45Y77         FDRE                                         r  XDOM_0/discr_io_reset_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.652 r  XDOM_0/discr_io_reset_reg[19]/Q
                         net (fo=2, routed)           3.184     2.531    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.478     6.621    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.752    
                         clock uncertainty           -0.646     6.106    
    ILOGIC_X1Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.600    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.379ns (10.713%)  route 3.159ns (89.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 6.620 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.358    -1.034    XDOM_0/clk_out1
    SLICE_X45Y74         FDRE                                         r  XDOM_0/discr_io_reset_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.655 r  XDOM_0/discr_io_reset_reg[21]/Q
                         net (fo=2, routed)           3.159     2.504    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.477     6.620    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.751    
                         clock uncertainty           -0.646     6.105    
    ILOGIC_X1Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.599    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.599    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.379ns (10.978%)  route 3.073ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 6.619 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.358    -1.034    XDOM_0/clk_out1
    SLICE_X45Y74         FDRE                                         r  XDOM_0/discr_io_reset_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.655 r  XDOM_0/discr_io_reset_reg[20]/Q
                         net (fo=2, routed)           3.073     2.418    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.476     6.619    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.750    
                         clock uncertainty           -0.646     6.104    
    ILOGIC_X1Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.598    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -2.418    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 PULSER_0/trig_os/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/trig_sync/ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.304ns (23.992%)  route 0.963ns (76.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.095ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.249    -1.548    PULSER_0/trig_os/clk_out1
    SLICE_X32Y112        FDRE                                         r  PULSER_0/trig_os/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.304    -1.244 r  PULSER_0/trig_os/FSM_onehot_fsm_reg[2]/Q
                         net (fo=36, routed)          0.963    -0.281    PULSER_0/trig_sync/D[0]
    SLICE_X37Y105        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.361    -1.095    PULSER_0/trig_sync/clk_out3
    SLICE_X37Y105        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/C
                         clock pessimism             -0.131    -1.226    
                         clock uncertainty            0.646    -0.580    
    SLICE_X37Y105        FDRE (Hold_fdre_C_D)         0.137    -0.443    PULSER_0/trig_sync/ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.304ns (20.012%)  route 1.215ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X44Y47         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.304    -1.091 r  XDOM_0/discr_bitslip_1_reg[0]/Q
                         net (fo=1, routed)           1.215     0.124    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y48         ISERDESE2                                    r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.599    -0.857    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y48         ISERDESE2                                    r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.988    
                         clock uncertainty            0.646    -0.342    
    ILOGIC_X1Y48         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.195    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.304ns (19.930%)  route 1.221ns (80.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X44Y44         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.304    -1.091 r  XDOM_0/discr_bitslip_1_reg[1]/Q
                         net (fo=1, routed)           1.221     0.130    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.599    -0.857    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.988    
                         clock uncertainty            0.646    -0.342    
    ILOGIC_X1Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.195    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.279ns (18.590%)  route 1.222ns (81.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X43Y43         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.279    -1.116 r  XDOM_0/discr_bitslip_1_reg[2]/Q
                         net (fo=1, routed)           1.222     0.106    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.599    -0.857    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.988    
                         clock uncertainty            0.646    -0.342    
    ILOGIC_X1Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.037    -0.305    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.304ns (18.665%)  route 1.325ns (81.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.400    -1.397    XDOM_0/clk_out1
    SLICE_X39Y38         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.304    -1.093 r  XDOM_0/discr_bitslip_1_reg[5]/Q
                         net (fo=1, routed)           1.325     0.232    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y38         ISERDESE2                                    r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.595    -0.861    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y38         ISERDESE2                                    r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.992    
                         clock uncertainty            0.646    -0.346    
    ILOGIC_X1Y38         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.199    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.431ns (26.556%)  route 1.192ns (73.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.265    -1.532    XDOM_0/clk_out1
    SLICE_X42Y94         FDRE                                         r  XDOM_0/pulser_width_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.347    -1.185 r  XDOM_0/pulser_width_reg[10]/Q
                         net (fo=2, routed)           1.192     0.007    PULSER_0/PEDGE_TRIG/cnt_reg[15][10]
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.084     0.091 r  PULSER_0/PEDGE_TRIG/cnt[10]_i_1__24/O
                         net (fo=1, routed)           0.000     0.091    PULSER_0/cnt[10]
    SLICE_X43Y94         FDRE                                         r  PULSER_0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X43Y94         FDRE                                         r  PULSER_0/cnt_reg[10]/C
                         clock pessimism             -0.131    -1.210    
                         clock uncertainty            0.646    -0.564    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.220    -0.344    PULSER_0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.304ns (18.613%)  route 1.329ns (81.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -1.392ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.405    -1.392    XDOM_0/clk_out1
    SLICE_X37Y39         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.304    -1.088 r  XDOM_0/discr_bitslip_1_reg[4]/Q
                         net (fo=1, routed)           1.329     0.241    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y40         ISERDESE2                                    r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.597    -0.859    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y40         ISERDESE2                                    r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.990    
                         clock uncertainty            0.646    -0.344    
    ILOGIC_X1Y40         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.197    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.388ns (23.624%)  route 1.254ns (76.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.265    -1.532    XDOM_0/clk_out1
    SLICE_X36Y86         FDRE                                         r  XDOM_0/pulser_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.304    -1.228 r  XDOM_0/pulser_width_reg[2]/Q
                         net (fo=2, routed)           1.254     0.026    PULSER_0/PEDGE_TRIG/cnt_reg[15][2]
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.084     0.110 r  PULSER_0/PEDGE_TRIG/cnt[2]_i_1__48/O
                         net (fo=1, routed)           0.000     0.110    PULSER_0/cnt[2]
    SLICE_X40Y88         FDRE                                         r  PULSER_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X40Y88         FDRE                                         r  PULSER_0/cnt_reg[2]/C
                         clock pessimism             -0.131    -1.211    
                         clock uncertainty            0.646    -0.565    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.220    -0.345    PULSER_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.347ns (20.957%)  route 1.309ns (79.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X42Y42         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.347    -1.048 r  XDOM_0/discr_bitslip_1_reg[7]/Q
                         net (fo=1, routed)           1.309     0.261    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y42         ISERDESE2                                    r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.598    -0.858    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y42         ISERDESE2                                    r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.989    
                         clock uncertainty            0.646    -0.343    
    ILOGIC_X1Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.196    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.431ns (26.128%)  route 1.219ns (73.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=21363, routed)       1.265    -1.532    XDOM_0/clk_out1
    SLICE_X42Y92         FDRE                                         r  XDOM_0/pulser_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.347    -1.185 r  XDOM_0/pulser_width_reg[6]/Q
                         net (fo=2, routed)           1.219     0.033    PULSER_0/PEDGE_TRIG/cnt_reg[15][6]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.084     0.117 r  PULSER_0/PEDGE_TRIG/cnt[6]_i_1__24/O
                         net (fo=1, routed)           0.000     0.117    PULSER_0/cnt[6]
    SLICE_X43Y93         FDRE                                         r  PULSER_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X43Y93         FDRE                                         r  PULSER_0/cnt_reg[6]/C
                         clock pessimism             -0.131    -1.211    
                         clock uncertainty            0.646    -0.565    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.220    -0.345    PULSER_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.463    





