
---------- Begin Simulation Statistics ----------
final_tick                                89649961500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 271552                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684080                       # Number of bytes of host memory used
host_op_rate                                   272085                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   368.25                       # Real time elapsed on the host
host_tick_rate                              243446015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089650                       # Number of seconds simulated
sim_ticks                                 89649961500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695546                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095396                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101795                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727685                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477768                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.792999                       # CPI: cycles per instruction
system.cpu.discardedOps                        190665                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610120                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402274                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001396                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        46391133                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.557725                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        179299923                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132908790                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       299767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        608207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        60966                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423386                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          60982                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             123862                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       219037                       # Transaction distribution
system.membus.trans_dist::CleanEvict            80697                       # Transaction distribution
system.membus.trans_dist::ReadExReq            184611                       # Transaction distribution
system.membus.trans_dist::ReadExResp           184610                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        123862                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       916679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 916679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33760576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33760576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            308473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  308473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              308473                       # Request fanout histogram
system.membus.respLayer1.occupancy         1677477750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1553017500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       834760                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          223531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286365                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     84953792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85020928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          347635                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14018368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1060063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057657                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 998959     94.24%     94.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  61088      5.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1060063                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1327718000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067521497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               403874                       # number of demand (read+write) hits
system.l2.demand_hits::total                   403952                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              403874                       # number of overall hits
system.l2.overall_hits::total                  403952                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             307807                       # number of demand (read+write) misses
system.l2.demand_misses::total                 308476                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            307807                       # number of overall misses
system.l2.overall_misses::total                308476                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53338500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26986859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27040197500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53338500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26986859000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27040197500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712428                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712428                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.432507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.432993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.432507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.432993                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79728.699552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87674.611039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87657.378532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79728.699552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87674.611039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87657.378532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              219037                       # number of writebacks
system.l2.writebacks::total                    219037                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        307804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            308473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       307804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           308473                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46648500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23908631000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23955279500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46648500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23908631000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23955279500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.432503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.432988                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.432503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.432988                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69728.699552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77674.854778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77657.621575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69728.699552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77674.854778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77657.621575                       # average overall mshr miss latency
system.l2.replacements                         347635                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       615723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           615723                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       615723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       615723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        13081                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         13081                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            101755                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                101755                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          184611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              184611                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16513657000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16513657000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.644668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89451.099880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89451.099880                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       184611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         184611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14667557000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14667557000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.644668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79451.154048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79451.154048                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53338500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53338500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79728.699552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79728.699552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69728.699552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69728.699552                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        302119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            302119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       123196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          123196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  10473202000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10473202000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.289658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.289658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85012.516640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85012.516640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       123193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       123193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9241074000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9241074000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.289651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.289651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75012.979634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75012.979634                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8044.472417                       # Cycle average of tags in use
system.l2.tags.total_refs                     1410181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    355827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.963108                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     387.561936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.604278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7644.306203                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.047310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.933143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2951                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1779093                       # Number of tag accesses
system.l2.tags.data_accesses                  1779093                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19699456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19742272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14018368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14018368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          307804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              308473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       219037                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             219037                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            477591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         219737473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             220215064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       477591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           477591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      156367808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            156367808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      156367808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           477591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        219737473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            376582872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    218912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    305394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035156974500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12947                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12948                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              835910                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             206250                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      308473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     219037                       # Number of write requests accepted
system.mem_ctrls.readBursts                    308473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   219037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2410                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   125                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13656                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5509630250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1530315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11248311500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18001.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36751.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   156959                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  109804                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                308473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               219037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  230999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       258170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.129697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.743786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.127867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       194916     75.50%     75.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37383     14.48%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5063      1.96%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2087      0.81%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9937      3.85%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          699      0.27%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          763      0.30%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          689      0.27%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6633      2.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       258170                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.637859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.918358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.920672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         12909     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           36      0.28%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12948                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.905770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.869150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.127889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7579     58.54%     58.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              179      1.38%     59.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4156     32.10%     92.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              908      7.01%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              116      0.90%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12947                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19588032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  154240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14008576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19742272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14018368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       218.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       156.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    220.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    156.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89649928000                       # Total gap between requests
system.mem_ctrls.avgGap                     169949.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19545216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14008576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 477590.835329025751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 218017003.833292216063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 156258583.557785451412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       307804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       219037                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19224250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11229087250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2089340745750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28735.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36481.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9538757.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            890001000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            473016390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1067008740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          554630220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7076350320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26930129940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11747581440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48738718050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.655761                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30260635750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2993380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56395945750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            953425620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            506731170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1118281080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          587918160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7076350320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27698973870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11100133920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49041814140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.036645                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28577026250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2993380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  58079555250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     89649961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662672                       # number of overall hits
system.cpu.icache.overall_hits::total         9662672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56042500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56042500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56042500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56042500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75023.427041                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75023.427041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75023.427041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75023.427041                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55295500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55295500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74023.427041                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74023.427041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74023.427041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74023.427041                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56042500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56042500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75023.427041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75023.427041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74023.427041                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74023.427041                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.644166                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663419                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.303882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.644166                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.708289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.708289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327585                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51322037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51322037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51322546                       # number of overall hits
system.cpu.dcache.overall_hits::total        51322546                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       760351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         760351                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       768261                       # number of overall misses
system.cpu.dcache.overall_misses::total        768261                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33888473992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33888473992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33888473992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33888473992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52090807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52090807                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014748                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44569.513280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44569.513280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44110.626456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44110.626456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       224204                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.995567                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       615723                       # number of writebacks
system.cpu.dcache.writebacks::total            615723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56575                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703776                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703776                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711681                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31632397000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31632397000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32299861499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32299861499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44946.683320                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44946.683320                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45385.308163                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45385.308163                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710656                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40714798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40714798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14039922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14039922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41132297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41132297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33628.636236                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33628.636236                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13618279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13618279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32625.665413                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32625.665413                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10607239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10607239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       342852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       342852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19848551992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19848551992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57892.478364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57892.478364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286366                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286366                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18014118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18014118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62905.924586                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62905.924586                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    667464499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    667464499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84435.736749                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84435.736749                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.175165                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52034302                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711680                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.114745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.175165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104893446                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104893446                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89649961500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
