# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 27
attribute \top 1
attribute \src "dut.sv:4.1-23.10"
module \aes_key_expand_128
  attribute \src "dut.sv:4.27-4.30"
  wire input 1 \clk
  attribute \src "dut.sv:4.32-4.35"
  wire input 2 \kld
  attribute \src "dut.sv:4.37-4.40"
  wire width 16 input 3 \key
  attribute \src "dut.sv:4.42-4.46"
  wire width 4 output 4 \wo_0
  attribute \src "dut.sv:4.48-4.52"
  wire width 4 output 5 \wo_1
  attribute \src "dut.sv:4.54-4.58"
  wire width 4 output 6 \wo_2
  attribute \src "dut.sv:4.60-4.64"
  wire width 4 output 7 \wo_3
  attribute \src "dut.sv:9.11-9.12"
  wire width 4 \w[0]
  attribute \src "dut.sv:9.11-9.12"
  wire width 4 \w[1]
  attribute \src "dut.sv:9.11-9.12"
  wire width 4 \w[2]
  attribute \src "dut.sv:9.11-9.12"
  wire width 4 \w[3]
  wire width 4 $auto$rtlil.cc:3474:Mux$21
  wire width 4 $auto$rtlil.cc:3388:Xor$19
  wire width 4 $auto$rtlil.cc:3474:Mux$7
  wire width 4 $auto$rtlil.cc:3388:Xor$15
  wire width 4 $auto$rtlil.cc:3388:Xor$11
  wire width 4 $auto$rtlil.cc:3474:Mux$13
  attribute \src "dut.sv:16.1-21.4"
  attribute \always_ff 1
  cell $dffe $auto$ff.cc:337:slice$26
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \EN \kld
    connect \D \key [15:12]
    connect \Q \w[0]
  end
  attribute \src "dut.sv:16.1-21.4"
  attribute \always_ff 1
  cell $dff $procdff$24
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3474:Mux$13
    connect \Q \w[2]
    connect \CLK \clk
  end
  cell $mux $mux$dut.sv:18$6
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3388:Xor$15
    connect \B \key [11:8]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3474:Mux$7
  end
  attribute \src "dut.sv:16.1-21.4"
  attribute \always_ff 1
  cell $dff $procdff$25
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3474:Mux$21
    connect \Q \w[3]
    connect \CLK \clk
  end
  attribute \src "dut.sv:16.1-21.4"
  attribute \always_ff 1
  cell $dff $procdff$23
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3474:Mux$7
    connect \Q \w[1]
    connect \CLK \clk
  end
  cell $mux $mux$dut.sv:19$12
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3388:Xor$11
    connect \B \key [7:4]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3474:Mux$13
  end
  cell $xor $xor$dut.sv:20$14
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \w[0]
    connect \B \w[1]
    connect \Y $auto$rtlil.cc:3388:Xor$15
  end
  cell $xor $xor$dut.sv:20$16
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $auto$rtlil.cc:3388:Xor$15
    connect \B \w[2]
    connect \Y $auto$rtlil.cc:3388:Xor$11
  end
  cell $xor $xor$dut.sv:20$18
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $auto$rtlil.cc:3388:Xor$11
    connect \B \w[3]
    connect \Y $auto$rtlil.cc:3388:Xor$19
  end
  cell $mux $mux$dut.sv:20$20
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3388:Xor$19
    connect \B \key [3:0]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3474:Mux$21
  end
  connect \wo_3 \w[3]
  connect \wo_2 \w[2]
  connect \wo_1 \w[1]
  connect \wo_0 \w[0]
end
