# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mod11.ip_user_files/bd/Adder_4bit/sim/Adder_4bit.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ip/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_0/sim/FullAdder_util_vector_logic_0_0.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ip/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_1/sim/FullAdder_util_vector_logic_0_1.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ip/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_2/sim/FullAdder_util_vector_logic_0_2.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ip/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_3/sim/FullAdder_util_vector_logic_0_3.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ip/Adder_4bit_FullAdder_0_7/src/FullAdder_util_vector_logic_0_4/sim/FullAdder_util_vector_logic_0_4.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ipshared/fdfd/sim/FullAdder.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ip/Adder_4bit_FullAdder_0_7/sim/Adder_4bit_FullAdder_0_7.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ip/Adder_4bit_FullAdder_0_8/sim/Adder_4bit_FullAdder_0_8.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ip/Adder_4bit_FullAdder_1_3/sim/Adder_4bit_FullAdder_1_3.v" \
"../../../../mod11.ip_user_files/bd/Adder_4bit/ip/Adder_4bit_FullAdder_2_3/sim/Adder_4bit_FullAdder_2_3.v" \
"../../../../mod11.srcs/sources_1/bd/Adder_4bit/hdl/Adder_4bit_wrapper.v" \
"../../../../mod11.srcs/sim_1/new/adder4bittest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
