==================
DRAM_4_OUTPUT_STUB
==================

Component diagram
-----------------

.. symbolator:: ../../../xc/common/primitives/slicem/dram_4_output_stub.sim.v

Internal diagram
----------------

.. verilog-diagram:: ../../../xc/common/primitives/slicem/dram_4_output_stub.sim.v
   :type: netlistsvg
   :module: DRAM_4_OUTPUT_STUB

Verilog File
------------

.. literalinclude:: ../../../xc/common/primitives/slicem/dram_4_output_stub.sim.v
   :language: verilog
   :caption: xc/common/primitives/slicem/dram_4_output_stub.sim.v
