package core_tile

import chisel3._

class MEM extends Module {
  val io = IO(new Bundle {
    // intentionally empty - no memory operations in this assignment
  })
}