ARM GAS  /tmp/ccIDnEwY.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB66:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   9:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Src/stm32f1xx_hal_msp.c ****   *
  14:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
  15:Src/stm32f1xx_hal_msp.c ****   *
  16:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  18:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  20:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  23:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  25:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  26:Src/stm32f1xx_hal_msp.c ****   *
  27:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  31:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  32:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  /tmp/ccIDnEwY.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  34:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:Src/stm32f1xx_hal_msp.c ****   *
  38:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  39:Src/stm32f1xx_hal_msp.c ****   */
  40:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  43:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  55:Src/stm32f1xx_hal_msp.c ****  
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  59:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  60:Src/stm32f1xx_hal_msp.c **** 
  61:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  62:Src/stm32f1xx_hal_msp.c **** 
  63:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  64:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  65:Src/stm32f1xx_hal_msp.c **** 
  66:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  69:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  70:Src/stm32f1xx_hal_msp.c **** 
  71:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  74:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  77:Src/stm32f1xx_hal_msp.c **** 
  78:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  81:Src/stm32f1xx_hal_msp.c **** /**
  82:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  83:Src/stm32f1xx_hal_msp.c ****   */
  84:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  85:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 85 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccIDnEwY.s 			page 3


  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  86:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  87:Src/stm32f1xx_hal_msp.c **** 
  88:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  89:Src/stm32f1xx_hal_msp.c **** 
  90:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 90 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 90 3 view .LVU2
  38              		.loc 1 90 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 90 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 90 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  91:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 91 3 view .LVU6
  51              	.LBB3:
  52              		.loc 1 91 3 view .LVU7
  53              		.loc 1 91 3 view .LVU8
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 91 3 view .LVU9
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 91 3 view .LVU10
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  92:Src/stm32f1xx_hal_msp.c **** 
  93:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  94:Src/stm32f1xx_hal_msp.c **** 
  95:Src/stm32f1xx_hal_msp.c ****   /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  96:Src/stm32f1xx_hal_msp.c ****   */
  97:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  64              		.loc 1 97 3 view .LVU11
  65              	.LBB4:
  66              		.loc 1 97 3 view .LVU12
  67 0028 054A     		ldr	r2, .L3+4
  68 002a 5368     		ldr	r3, [r2, #4]
  69              	.LVL0:
  70              		.loc 1 97 3 view .LVU13
  71 002c 23F0E063 		bic	r3, r3, #117440512
  72              	.LVL1:
  73              		.loc 1 97 3 view .LVU14
  74 0030 43F08063 		orr	r3, r3, #67108864
  75              	.LVL2:
ARM GAS  /tmp/ccIDnEwY.s 			page 4


  76              		.loc 1 97 3 view .LVU15
  77 0034 5360     		str	r3, [r2, #4]
  78              	.LBE4:
  98:Src/stm32f1xx_hal_msp.c **** 
  99:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 100:Src/stm32f1xx_hal_msp.c **** 
 101:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 102:Src/stm32f1xx_hal_msp.c **** }
  79              		.loc 1 102 1 is_stmt 0 view .LVU16
  80 0036 02B0     		add	sp, sp, #8
  81              	.LCFI1:
  82              		.cfi_def_cfa_offset 0
  83              		@ sp needed
  84 0038 7047     		bx	lr
  85              	.L4:
  86 003a 00BF     		.align	2
  87              	.L3:
  88 003c 00100240 		.word	1073876992
  89 0040 00000140 		.word	1073807360
  90              		.cfi_endproc
  91              	.LFE66:
  93              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_CAN_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu softvfp
 101              	HAL_CAN_MspInit:
 102              	.LVL3:
 103              	.LFB67:
 103:Src/stm32f1xx_hal_msp.c **** 
 104:Src/stm32f1xx_hal_msp.c **** /**
 105:Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
 106:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 107:Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 108:Src/stm32f1xx_hal_msp.c **** * @retval None
 109:Src/stm32f1xx_hal_msp.c **** */
 110:Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 111:Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 111 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 111 1 is_stmt 0 view .LVU18
 109 0000 10B5     		push	{r4, lr}
 110              	.LCFI2:
 111              		.cfi_def_cfa_offset 8
 112              		.cfi_offset 4, -8
 113              		.cfi_offset 14, -4
 114 0002 86B0     		sub	sp, sp, #24
 115              	.LCFI3:
 116              		.cfi_def_cfa_offset 32
 112:Src/stm32f1xx_hal_msp.c **** 
 113:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 113 3 is_stmt 1 view .LVU19
 118              		.loc 1 113 20 is_stmt 0 view .LVU20
ARM GAS  /tmp/ccIDnEwY.s 			page 5


 119 0004 0023     		movs	r3, #0
 120 0006 0293     		str	r3, [sp, #8]
 121 0008 0393     		str	r3, [sp, #12]
 122 000a 0493     		str	r3, [sp, #16]
 123 000c 0593     		str	r3, [sp, #20]
 114:Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 124              		.loc 1 114 3 is_stmt 1 view .LVU21
 125              		.loc 1 114 10 is_stmt 0 view .LVU22
 126 000e 0268     		ldr	r2, [r0]
 127              		.loc 1 114 5 view .LVU23
 128 0010 164B     		ldr	r3, .L9
 129 0012 9A42     		cmp	r2, r3
 130 0014 01D0     		beq	.L8
 131              	.LVL4:
 132              	.L5:
 115:Src/stm32f1xx_hal_msp.c ****   {
 116:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 117:Src/stm32f1xx_hal_msp.c **** 
 118:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 119:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 120:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 121:Src/stm32f1xx_hal_msp.c ****   
 122:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 123:Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration    
 124:Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 125:Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX 
 126:Src/stm32f1xx_hal_msp.c ****     */
 127:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 128:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 129:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 130:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 131:Src/stm32f1xx_hal_msp.c **** 
 132:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 133:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 135:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 136:Src/stm32f1xx_hal_msp.c **** 
 137:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 138:Src/stm32f1xx_hal_msp.c **** 
 139:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 140:Src/stm32f1xx_hal_msp.c ****   }
 141:Src/stm32f1xx_hal_msp.c **** 
 142:Src/stm32f1xx_hal_msp.c **** }
 133              		.loc 1 142 1 view .LVU24
 134 0016 06B0     		add	sp, sp, #24
 135              	.LCFI4:
 136              		.cfi_remember_state
 137              		.cfi_def_cfa_offset 8
 138              		@ sp needed
 139 0018 10BD     		pop	{r4, pc}
 140              	.LVL5:
 141              	.L8:
 142              	.LCFI5:
 143              		.cfi_restore_state
 120:Src/stm32f1xx_hal_msp.c ****   
 144              		.loc 1 120 5 is_stmt 1 view .LVU25
 145              	.LBB5:
ARM GAS  /tmp/ccIDnEwY.s 			page 6


 120:Src/stm32f1xx_hal_msp.c ****   
 146              		.loc 1 120 5 view .LVU26
 120:Src/stm32f1xx_hal_msp.c ****   
 147              		.loc 1 120 5 view .LVU27
 148 001a 03F5D633 		add	r3, r3, #109568
 149 001e DA69     		ldr	r2, [r3, #28]
 150 0020 42F00072 		orr	r2, r2, #33554432
 151 0024 DA61     		str	r2, [r3, #28]
 120:Src/stm32f1xx_hal_msp.c ****   
 152              		.loc 1 120 5 view .LVU28
 153 0026 DA69     		ldr	r2, [r3, #28]
 154 0028 02F00072 		and	r2, r2, #33554432
 155 002c 0092     		str	r2, [sp]
 120:Src/stm32f1xx_hal_msp.c ****   
 156              		.loc 1 120 5 view .LVU29
 157 002e 009A     		ldr	r2, [sp]
 158              	.LBE5:
 122:Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration    
 159              		.loc 1 122 5 view .LVU30
 160              	.LBB6:
 122:Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration    
 161              		.loc 1 122 5 view .LVU31
 122:Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration    
 162              		.loc 1 122 5 view .LVU32
 163 0030 9A69     		ldr	r2, [r3, #24]
 164 0032 42F00402 		orr	r2, r2, #4
 165 0036 9A61     		str	r2, [r3, #24]
 122:Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration    
 166              		.loc 1 122 5 view .LVU33
 167 0038 9B69     		ldr	r3, [r3, #24]
 168 003a 03F00403 		and	r3, r3, #4
 169 003e 0193     		str	r3, [sp, #4]
 122:Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration    
 170              		.loc 1 122 5 view .LVU34
 171 0040 019B     		ldr	r3, [sp, #4]
 172              	.LBE6:
 127:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 173              		.loc 1 127 5 view .LVU35
 127:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 174              		.loc 1 127 25 is_stmt 0 view .LVU36
 175 0042 4FF40063 		mov	r3, #2048
 176 0046 0293     		str	r3, [sp, #8]
 128:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 128 5 is_stmt 1 view .LVU37
 129:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 178              		.loc 1 129 5 view .LVU38
 130:Src/stm32f1xx_hal_msp.c **** 
 179              		.loc 1 130 5 view .LVU39
 180 0048 094C     		ldr	r4, .L9+4
 181 004a 02A9     		add	r1, sp, #8
 182 004c 2046     		mov	r0, r4
 183              	.LVL6:
 130:Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 130 5 is_stmt 0 view .LVU40
 185 004e FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL7:
 132:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccIDnEwY.s 			page 7


 187              		.loc 1 132 5 is_stmt 1 view .LVU41
 132:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 132 25 is_stmt 0 view .LVU42
 189 0052 4FF48053 		mov	r3, #4096
 190 0056 0293     		str	r3, [sp, #8]
 133:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 191              		.loc 1 133 5 is_stmt 1 view .LVU43
 133:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 192              		.loc 1 133 26 is_stmt 0 view .LVU44
 193 0058 0223     		movs	r3, #2
 194 005a 0393     		str	r3, [sp, #12]
 134:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195              		.loc 1 134 5 is_stmt 1 view .LVU45
 134:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 196              		.loc 1 134 27 is_stmt 0 view .LVU46
 197 005c 0323     		movs	r3, #3
 198 005e 0593     		str	r3, [sp, #20]
 135:Src/stm32f1xx_hal_msp.c **** 
 199              		.loc 1 135 5 is_stmt 1 view .LVU47
 200 0060 02A9     		add	r1, sp, #8
 201 0062 2046     		mov	r0, r4
 202 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL8:
 204              		.loc 1 142 1 is_stmt 0 view .LVU48
 205 0068 D5E7     		b	.L5
 206              	.L10:
 207 006a 00BF     		.align	2
 208              	.L9:
 209 006c 00640040 		.word	1073767424
 210 0070 00080140 		.word	1073809408
 211              		.cfi_endproc
 212              	.LFE67:
 214              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 215              		.align	1
 216              		.global	HAL_CAN_MspDeInit
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 220              		.fpu softvfp
 222              	HAL_CAN_MspDeInit:
 223              	.LVL9:
 224              	.LFB68:
 143:Src/stm32f1xx_hal_msp.c **** 
 144:Src/stm32f1xx_hal_msp.c **** /**
 145:Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 146:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 147:Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 148:Src/stm32f1xx_hal_msp.c **** * @retval None
 149:Src/stm32f1xx_hal_msp.c **** */
 150:Src/stm32f1xx_hal_msp.c **** 
 151:Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 152:Src/stm32f1xx_hal_msp.c **** {
 225              		.loc 1 152 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		.loc 1 152 1 is_stmt 0 view .LVU50
ARM GAS  /tmp/ccIDnEwY.s 			page 8


 230 0000 08B5     		push	{r3, lr}
 231              	.LCFI6:
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 3, -8
 234              		.cfi_offset 14, -4
 153:Src/stm32f1xx_hal_msp.c **** 
 154:Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 235              		.loc 1 154 3 is_stmt 1 view .LVU51
 236              		.loc 1 154 10 is_stmt 0 view .LVU52
 237 0002 0268     		ldr	r2, [r0]
 238              		.loc 1 154 5 view .LVU53
 239 0004 074B     		ldr	r3, .L15
 240 0006 9A42     		cmp	r2, r3
 241 0008 00D0     		beq	.L14
 242              	.LVL10:
 243              	.L11:
 155:Src/stm32f1xx_hal_msp.c ****   {
 156:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 157:Src/stm32f1xx_hal_msp.c **** 
 158:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 159:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 160:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 161:Src/stm32f1xx_hal_msp.c ****   
 162:Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration    
 163:Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 164:Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX 
 165:Src/stm32f1xx_hal_msp.c ****     */
 166:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 167:Src/stm32f1xx_hal_msp.c **** 
 168:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 169:Src/stm32f1xx_hal_msp.c **** 
 170:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 171:Src/stm32f1xx_hal_msp.c ****   }
 172:Src/stm32f1xx_hal_msp.c **** 
 173:Src/stm32f1xx_hal_msp.c **** }
 244              		.loc 1 173 1 view .LVU54
 245 000a 08BD     		pop	{r3, pc}
 246              	.LVL11:
 247              	.L14:
 160:Src/stm32f1xx_hal_msp.c ****   
 248              		.loc 1 160 5 is_stmt 1 view .LVU55
 249 000c 064A     		ldr	r2, .L15+4
 250 000e D369     		ldr	r3, [r2, #28]
 251 0010 23F00073 		bic	r3, r3, #33554432
 252 0014 D361     		str	r3, [r2, #28]
 166:Src/stm32f1xx_hal_msp.c **** 
 253              		.loc 1 166 5 view .LVU56
 254 0016 4FF4C051 		mov	r1, #6144
 255 001a 0448     		ldr	r0, .L15+8
 256              	.LVL12:
 166:Src/stm32f1xx_hal_msp.c **** 
 257              		.loc 1 166 5 is_stmt 0 view .LVU57
 258 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 259              	.LVL13:
 260              		.loc 1 173 1 view .LVU58
 261 0020 F3E7     		b	.L11
 262              	.L16:
ARM GAS  /tmp/ccIDnEwY.s 			page 9


 263 0022 00BF     		.align	2
 264              	.L15:
 265 0024 00640040 		.word	1073767424
 266 0028 00100240 		.word	1073876992
 267 002c 00080140 		.word	1073809408
 268              		.cfi_endproc
 269              	.LFE68:
 271              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 272              		.align	1
 273              		.global	HAL_SPI_MspInit
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 277              		.fpu softvfp
 279              	HAL_SPI_MspInit:
 280              	.LVL14:
 281              	.LFB69:
 174:Src/stm32f1xx_hal_msp.c **** 
 175:Src/stm32f1xx_hal_msp.c **** /**
 176:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 177:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 178:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 179:Src/stm32f1xx_hal_msp.c **** * @retval None
 180:Src/stm32f1xx_hal_msp.c **** */
 181:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 182:Src/stm32f1xx_hal_msp.c **** {
 282              		.loc 1 182 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 24
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		.loc 1 182 1 is_stmt 0 view .LVU60
 287 0000 10B5     		push	{r4, lr}
 288              	.LCFI7:
 289              		.cfi_def_cfa_offset 8
 290              		.cfi_offset 4, -8
 291              		.cfi_offset 14, -4
 292 0002 86B0     		sub	sp, sp, #24
 293              	.LCFI8:
 294              		.cfi_def_cfa_offset 32
 183:Src/stm32f1xx_hal_msp.c **** 
 184:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 295              		.loc 1 184 3 is_stmt 1 view .LVU61
 296              		.loc 1 184 20 is_stmt 0 view .LVU62
 297 0004 0023     		movs	r3, #0
 298 0006 0293     		str	r3, [sp, #8]
 299 0008 0393     		str	r3, [sp, #12]
 300 000a 0493     		str	r3, [sp, #16]
 301 000c 0593     		str	r3, [sp, #20]
 185:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 302              		.loc 1 185 3 is_stmt 1 view .LVU63
 303              		.loc 1 185 10 is_stmt 0 view .LVU64
 304 000e 0268     		ldr	r2, [r0]
 305              		.loc 1 185 5 view .LVU65
 306 0010 164B     		ldr	r3, .L21
 307 0012 9A42     		cmp	r2, r3
 308 0014 01D0     		beq	.L20
 309              	.LVL15:
ARM GAS  /tmp/ccIDnEwY.s 			page 10


 310              	.L17:
 186:Src/stm32f1xx_hal_msp.c ****   {
 187:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 188:Src/stm32f1xx_hal_msp.c **** 
 189:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 190:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 191:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 192:Src/stm32f1xx_hal_msp.c ****   
 193:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 194:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 195:Src/stm32f1xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 196:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 197:Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 198:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 199:Src/stm32f1xx_hal_msp.c ****     */
 200:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 201:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 202:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 203:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 204:Src/stm32f1xx_hal_msp.c **** 
 205:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 206:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 207:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 208:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209:Src/stm32f1xx_hal_msp.c **** 
 210:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 211:Src/stm32f1xx_hal_msp.c **** 
 212:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 213:Src/stm32f1xx_hal_msp.c ****   }
 214:Src/stm32f1xx_hal_msp.c **** 
 215:Src/stm32f1xx_hal_msp.c **** }
 311              		.loc 1 215 1 view .LVU66
 312 0016 06B0     		add	sp, sp, #24
 313              	.LCFI9:
 314              		.cfi_remember_state
 315              		.cfi_def_cfa_offset 8
 316              		@ sp needed
 317 0018 10BD     		pop	{r4, pc}
 318              	.LVL16:
 319              	.L20:
 320              	.LCFI10:
 321              		.cfi_restore_state
 191:Src/stm32f1xx_hal_msp.c ****   
 322              		.loc 1 191 5 is_stmt 1 view .LVU67
 323              	.LBB7:
 191:Src/stm32f1xx_hal_msp.c ****   
 324              		.loc 1 191 5 view .LVU68
 191:Src/stm32f1xx_hal_msp.c ****   
 325              		.loc 1 191 5 view .LVU69
 326 001a 03F56043 		add	r3, r3, #57344
 327 001e 9A69     		ldr	r2, [r3, #24]
 328 0020 42F48052 		orr	r2, r2, #4096
 329 0024 9A61     		str	r2, [r3, #24]
 191:Src/stm32f1xx_hal_msp.c ****   
 330              		.loc 1 191 5 view .LVU70
 331 0026 9A69     		ldr	r2, [r3, #24]
 332 0028 02F48052 		and	r2, r2, #4096
ARM GAS  /tmp/ccIDnEwY.s 			page 11


 333 002c 0092     		str	r2, [sp]
 191:Src/stm32f1xx_hal_msp.c ****   
 334              		.loc 1 191 5 view .LVU71
 335 002e 009A     		ldr	r2, [sp]
 336              	.LBE7:
 193:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 337              		.loc 1 193 5 view .LVU72
 338              	.LBB8:
 193:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 339              		.loc 1 193 5 view .LVU73
 193:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 340              		.loc 1 193 5 view .LVU74
 341 0030 9A69     		ldr	r2, [r3, #24]
 342 0032 42F00402 		orr	r2, r2, #4
 343 0036 9A61     		str	r2, [r3, #24]
 193:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 344              		.loc 1 193 5 view .LVU75
 345 0038 9B69     		ldr	r3, [r3, #24]
 346 003a 03F00403 		and	r3, r3, #4
 347 003e 0193     		str	r3, [sp, #4]
 193:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 348              		.loc 1 193 5 view .LVU76
 349 0040 019B     		ldr	r3, [sp, #4]
 350              	.LBE8:
 200:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 351              		.loc 1 200 5 view .LVU77
 200:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 352              		.loc 1 200 25 is_stmt 0 view .LVU78
 353 0042 A023     		movs	r3, #160
 354 0044 0293     		str	r3, [sp, #8]
 201:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 355              		.loc 1 201 5 is_stmt 1 view .LVU79
 201:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 356              		.loc 1 201 26 is_stmt 0 view .LVU80
 357 0046 0223     		movs	r3, #2
 358 0048 0393     		str	r3, [sp, #12]
 202:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 359              		.loc 1 202 5 is_stmt 1 view .LVU81
 202:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 360              		.loc 1 202 27 is_stmt 0 view .LVU82
 361 004a 0323     		movs	r3, #3
 362 004c 0593     		str	r3, [sp, #20]
 203:Src/stm32f1xx_hal_msp.c **** 
 363              		.loc 1 203 5 is_stmt 1 view .LVU83
 364 004e 084C     		ldr	r4, .L21+4
 365 0050 02A9     		add	r1, sp, #8
 366 0052 2046     		mov	r0, r4
 367              	.LVL17:
 203:Src/stm32f1xx_hal_msp.c **** 
 368              		.loc 1 203 5 is_stmt 0 view .LVU84
 369 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 370              	.LVL18:
 205:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 371              		.loc 1 205 5 is_stmt 1 view .LVU85
 205:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 372              		.loc 1 205 25 is_stmt 0 view .LVU86
 373 0058 4023     		movs	r3, #64
ARM GAS  /tmp/ccIDnEwY.s 			page 12


 374 005a 0293     		str	r3, [sp, #8]
 206:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 375              		.loc 1 206 5 is_stmt 1 view .LVU87
 206:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 376              		.loc 1 206 26 is_stmt 0 view .LVU88
 377 005c 0023     		movs	r3, #0
 378 005e 0393     		str	r3, [sp, #12]
 207:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379              		.loc 1 207 5 is_stmt 1 view .LVU89
 207:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 380              		.loc 1 207 26 is_stmt 0 view .LVU90
 381 0060 0493     		str	r3, [sp, #16]
 208:Src/stm32f1xx_hal_msp.c **** 
 382              		.loc 1 208 5 is_stmt 1 view .LVU91
 383 0062 02A9     		add	r1, sp, #8
 384 0064 2046     		mov	r0, r4
 385 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 386              	.LVL19:
 387              		.loc 1 215 1 is_stmt 0 view .LVU92
 388 006a D4E7     		b	.L17
 389              	.L22:
 390              		.align	2
 391              	.L21:
 392 006c 00300140 		.word	1073819648
 393 0070 00080140 		.word	1073809408
 394              		.cfi_endproc
 395              	.LFE69:
 397              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 398              		.align	1
 399              		.global	HAL_SPI_MspDeInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 403              		.fpu softvfp
 405              	HAL_SPI_MspDeInit:
 406              	.LVL20:
 407              	.LFB70:
 216:Src/stm32f1xx_hal_msp.c **** 
 217:Src/stm32f1xx_hal_msp.c **** /**
 218:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 219:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 220:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 221:Src/stm32f1xx_hal_msp.c **** * @retval None
 222:Src/stm32f1xx_hal_msp.c **** */
 223:Src/stm32f1xx_hal_msp.c **** 
 224:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 225:Src/stm32f1xx_hal_msp.c **** {
 408              		.loc 1 225 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		.loc 1 225 1 is_stmt 0 view .LVU94
 413 0000 08B5     		push	{r3, lr}
 414              	.LCFI11:
 415              		.cfi_def_cfa_offset 8
 416              		.cfi_offset 3, -8
 417              		.cfi_offset 14, -4
ARM GAS  /tmp/ccIDnEwY.s 			page 13


 226:Src/stm32f1xx_hal_msp.c **** 
 227:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 418              		.loc 1 227 3 is_stmt 1 view .LVU95
 419              		.loc 1 227 10 is_stmt 0 view .LVU96
 420 0002 0268     		ldr	r2, [r0]
 421              		.loc 1 227 5 view .LVU97
 422 0004 064B     		ldr	r3, .L27
 423 0006 9A42     		cmp	r2, r3
 424 0008 00D0     		beq	.L26
 425              	.LVL21:
 426              	.L23:
 228:Src/stm32f1xx_hal_msp.c ****   {
 229:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 230:Src/stm32f1xx_hal_msp.c **** 
 231:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 232:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 233:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 234:Src/stm32f1xx_hal_msp.c ****   
 235:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 236:Src/stm32f1xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 237:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 238:Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 239:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 240:Src/stm32f1xx_hal_msp.c ****     */
 241:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 242:Src/stm32f1xx_hal_msp.c **** 
 243:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 244:Src/stm32f1xx_hal_msp.c **** 
 245:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 246:Src/stm32f1xx_hal_msp.c ****   }
 247:Src/stm32f1xx_hal_msp.c **** 
 248:Src/stm32f1xx_hal_msp.c **** }
 427              		.loc 1 248 1 view .LVU98
 428 000a 08BD     		pop	{r3, pc}
 429              	.LVL22:
 430              	.L26:
 233:Src/stm32f1xx_hal_msp.c ****   
 431              		.loc 1 233 5 is_stmt 1 view .LVU99
 432 000c 054A     		ldr	r2, .L27+4
 433 000e 9369     		ldr	r3, [r2, #24]
 434 0010 23F48053 		bic	r3, r3, #4096
 435 0014 9361     		str	r3, [r2, #24]
 241:Src/stm32f1xx_hal_msp.c **** 
 436              		.loc 1 241 5 view .LVU100
 437 0016 F021     		movs	r1, #240
 438 0018 0348     		ldr	r0, .L27+8
 439              	.LVL23:
 241:Src/stm32f1xx_hal_msp.c **** 
 440              		.loc 1 241 5 is_stmt 0 view .LVU101
 441 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 442              	.LVL24:
 443              		.loc 1 248 1 view .LVU102
 444 001e F4E7     		b	.L23
 445              	.L28:
 446              		.align	2
 447              	.L27:
 448 0020 00300140 		.word	1073819648
ARM GAS  /tmp/ccIDnEwY.s 			page 14


 449 0024 00100240 		.word	1073876992
 450 0028 00080140 		.word	1073809408
 451              		.cfi_endproc
 452              	.LFE70:
 454              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 455              		.align	1
 456              		.global	HAL_TIM_Base_MspInit
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 460              		.fpu softvfp
 462              	HAL_TIM_Base_MspInit:
 463              	.LVL25:
 464              	.LFB71:
 249:Src/stm32f1xx_hal_msp.c **** 
 250:Src/stm32f1xx_hal_msp.c **** /**
 251:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 252:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 253:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 254:Src/stm32f1xx_hal_msp.c **** * @retval None
 255:Src/stm32f1xx_hal_msp.c **** */
 256:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 257:Src/stm32f1xx_hal_msp.c **** {
 465              		.loc 1 257 1 is_stmt 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 8
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469              		@ link register save eliminated.
 258:Src/stm32f1xx_hal_msp.c **** 
 259:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 470              		.loc 1 259 3 view .LVU104
 471              		.loc 1 259 15 is_stmt 0 view .LVU105
 472 0000 0368     		ldr	r3, [r0]
 473              		.loc 1 259 5 view .LVU106
 474 0002 B3F1804F 		cmp	r3, #1073741824
 475 0006 00D0     		beq	.L35
 476 0008 7047     		bx	lr
 477              	.L35:
 257:Src/stm32f1xx_hal_msp.c **** 
 478              		.loc 1 257 1 view .LVU107
 479 000a 82B0     		sub	sp, sp, #8
 480              	.LCFI12:
 481              		.cfi_def_cfa_offset 8
 260:Src/stm32f1xx_hal_msp.c ****   {
 261:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 262:Src/stm32f1xx_hal_msp.c **** 
 263:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 264:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 265:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 482              		.loc 1 265 5 is_stmt 1 view .LVU108
 483              	.LBB9:
 484              		.loc 1 265 5 view .LVU109
 485              		.loc 1 265 5 view .LVU110
 486 000c 03F50433 		add	r3, r3, #135168
 487 0010 DA69     		ldr	r2, [r3, #28]
 488 0012 42F00102 		orr	r2, r2, #1
 489 0016 DA61     		str	r2, [r3, #28]
ARM GAS  /tmp/ccIDnEwY.s 			page 15


 490              		.loc 1 265 5 view .LVU111
 491 0018 DB69     		ldr	r3, [r3, #28]
 492 001a 03F00103 		and	r3, r3, #1
 493 001e 0193     		str	r3, [sp, #4]
 494              		.loc 1 265 5 view .LVU112
 495 0020 019B     		ldr	r3, [sp, #4]
 496              	.LBE9:
 266:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 267:Src/stm32f1xx_hal_msp.c **** 
 268:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 269:Src/stm32f1xx_hal_msp.c ****   }
 270:Src/stm32f1xx_hal_msp.c **** 
 271:Src/stm32f1xx_hal_msp.c **** }
 497              		.loc 1 271 1 is_stmt 0 view .LVU113
 498 0022 02B0     		add	sp, sp, #8
 499              	.LCFI13:
 500              		.cfi_def_cfa_offset 0
 501              		@ sp needed
 502 0024 7047     		bx	lr
 503              		.cfi_endproc
 504              	.LFE71:
 506              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 507              		.align	1
 508              		.global	HAL_TIM_Base_MspDeInit
 509              		.syntax unified
 510              		.thumb
 511              		.thumb_func
 512              		.fpu softvfp
 514              	HAL_TIM_Base_MspDeInit:
 515              	.LVL26:
 516              	.LFB72:
 272:Src/stm32f1xx_hal_msp.c **** 
 273:Src/stm32f1xx_hal_msp.c **** /**
 274:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 275:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 276:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 277:Src/stm32f1xx_hal_msp.c **** * @retval None
 278:Src/stm32f1xx_hal_msp.c **** */
 279:Src/stm32f1xx_hal_msp.c **** 
 280:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 281:Src/stm32f1xx_hal_msp.c **** {
 517              		.loc 1 281 1 is_stmt 1 view -0
 518              		.cfi_startproc
 519              		@ args = 0, pretend = 0, frame = 0
 520              		@ frame_needed = 0, uses_anonymous_args = 0
 521              		.loc 1 281 1 is_stmt 0 view .LVU115
 522 0000 08B5     		push	{r3, lr}
 523              	.LCFI14:
 524              		.cfi_def_cfa_offset 8
 525              		.cfi_offset 3, -8
 526              		.cfi_offset 14, -4
 282:Src/stm32f1xx_hal_msp.c **** 
 283:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 527              		.loc 1 283 3 is_stmt 1 view .LVU116
 528              		.loc 1 283 15 is_stmt 0 view .LVU117
 529 0002 0368     		ldr	r3, [r0]
 530              		.loc 1 283 5 view .LVU118
ARM GAS  /tmp/ccIDnEwY.s 			page 16


 531 0004 B3F1804F 		cmp	r3, #1073741824
 532 0008 00D0     		beq	.L39
 533              	.LVL27:
 534              	.L36:
 284:Src/stm32f1xx_hal_msp.c ****   {
 285:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 286:Src/stm32f1xx_hal_msp.c **** 
 287:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 288:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 289:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 290:Src/stm32f1xx_hal_msp.c **** 
 291:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 292:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 293:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 294:Src/stm32f1xx_hal_msp.c **** 
 295:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 296:Src/stm32f1xx_hal_msp.c ****   }
 297:Src/stm32f1xx_hal_msp.c **** 
 298:Src/stm32f1xx_hal_msp.c **** }
 535              		.loc 1 298 1 view .LVU119
 536 000a 08BD     		pop	{r3, pc}
 537              	.LVL28:
 538              	.L39:
 289:Src/stm32f1xx_hal_msp.c **** 
 539              		.loc 1 289 5 is_stmt 1 view .LVU120
 540 000c 044A     		ldr	r2, .L40
 541 000e D369     		ldr	r3, [r2, #28]
 542 0010 23F00103 		bic	r3, r3, #1
 543 0014 D361     		str	r3, [r2, #28]
 292:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 544              		.loc 1 292 5 view .LVU121
 545 0016 1C20     		movs	r0, #28
 546              	.LVL29:
 292:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 547              		.loc 1 292 5 is_stmt 0 view .LVU122
 548 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 549              	.LVL30:
 550              		.loc 1 298 1 view .LVU123
 551 001c F5E7     		b	.L36
 552              	.L41:
 553 001e 00BF     		.align	2
 554              	.L40:
 555 0020 00100240 		.word	1073876992
 556              		.cfi_endproc
 557              	.LFE72:
 559              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 560              		.align	1
 561              		.global	HAL_UART_MspInit
 562              		.syntax unified
 563              		.thumb
 564              		.thumb_func
 565              		.fpu softvfp
 567              	HAL_UART_MspInit:
 568              	.LVL31:
 569              	.LFB73:
 299:Src/stm32f1xx_hal_msp.c **** 
 300:Src/stm32f1xx_hal_msp.c **** /**
ARM GAS  /tmp/ccIDnEwY.s 			page 17


 301:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 302:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 303:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 304:Src/stm32f1xx_hal_msp.c **** * @retval None
 305:Src/stm32f1xx_hal_msp.c **** */
 306:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 307:Src/stm32f1xx_hal_msp.c **** {
 570              		.loc 1 307 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 24
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 574              		.loc 1 307 1 is_stmt 0 view .LVU125
 575 0000 10B5     		push	{r4, lr}
 576              	.LCFI15:
 577              		.cfi_def_cfa_offset 8
 578              		.cfi_offset 4, -8
 579              		.cfi_offset 14, -4
 580 0002 86B0     		sub	sp, sp, #24
 581              	.LCFI16:
 582              		.cfi_def_cfa_offset 32
 308:Src/stm32f1xx_hal_msp.c **** 
 309:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 583              		.loc 1 309 3 is_stmt 1 view .LVU126
 584              		.loc 1 309 20 is_stmt 0 view .LVU127
 585 0004 0023     		movs	r3, #0
 586 0006 0293     		str	r3, [sp, #8]
 587 0008 0393     		str	r3, [sp, #12]
 588 000a 0493     		str	r3, [sp, #16]
 589 000c 0593     		str	r3, [sp, #20]
 310:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 590              		.loc 1 310 3 is_stmt 1 view .LVU128
 591              		.loc 1 310 11 is_stmt 0 view .LVU129
 592 000e 0268     		ldr	r2, [r0]
 593              		.loc 1 310 5 view .LVU130
 594 0010 174B     		ldr	r3, .L46
 595 0012 9A42     		cmp	r2, r3
 596 0014 01D0     		beq	.L45
 597              	.LVL32:
 598              	.L42:
 311:Src/stm32f1xx_hal_msp.c ****   {
 312:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 313:Src/stm32f1xx_hal_msp.c **** 
 314:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 315:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 316:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 317:Src/stm32f1xx_hal_msp.c ****   
 318:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 319:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 320:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 321:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 322:Src/stm32f1xx_hal_msp.c ****     */
 323:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 324:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 325:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 326:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 327:Src/stm32f1xx_hal_msp.c **** 
 328:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
ARM GAS  /tmp/ccIDnEwY.s 			page 18


 329:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 330:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 331:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 332:Src/stm32f1xx_hal_msp.c **** 
 333:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 334:Src/stm32f1xx_hal_msp.c **** 
 335:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 336:Src/stm32f1xx_hal_msp.c ****   }
 337:Src/stm32f1xx_hal_msp.c **** 
 338:Src/stm32f1xx_hal_msp.c **** }
 599              		.loc 1 338 1 view .LVU131
 600 0016 06B0     		add	sp, sp, #24
 601              	.LCFI17:
 602              		.cfi_remember_state
 603              		.cfi_def_cfa_offset 8
 604              		@ sp needed
 605 0018 10BD     		pop	{r4, pc}
 606              	.LVL33:
 607              	.L45:
 608              	.LCFI18:
 609              		.cfi_restore_state
 316:Src/stm32f1xx_hal_msp.c ****   
 610              		.loc 1 316 5 is_stmt 1 view .LVU132
 611              	.LBB10:
 316:Src/stm32f1xx_hal_msp.c ****   
 612              		.loc 1 316 5 view .LVU133
 316:Src/stm32f1xx_hal_msp.c ****   
 613              		.loc 1 316 5 view .LVU134
 614 001a 03F55843 		add	r3, r3, #55296
 615 001e 9A69     		ldr	r2, [r3, #24]
 616 0020 42F48042 		orr	r2, r2, #16384
 617 0024 9A61     		str	r2, [r3, #24]
 316:Src/stm32f1xx_hal_msp.c ****   
 618              		.loc 1 316 5 view .LVU135
 619 0026 9A69     		ldr	r2, [r3, #24]
 620 0028 02F48042 		and	r2, r2, #16384
 621 002c 0092     		str	r2, [sp]
 316:Src/stm32f1xx_hal_msp.c ****   
 622              		.loc 1 316 5 view .LVU136
 623 002e 009A     		ldr	r2, [sp]
 624              	.LBE10:
 318:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 625              		.loc 1 318 5 view .LVU137
 626              	.LBB11:
 318:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 627              		.loc 1 318 5 view .LVU138
 318:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 628              		.loc 1 318 5 view .LVU139
 629 0030 9A69     		ldr	r2, [r3, #24]
 630 0032 42F00402 		orr	r2, r2, #4
 631 0036 9A61     		str	r2, [r3, #24]
 318:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 632              		.loc 1 318 5 view .LVU140
 633 0038 9B69     		ldr	r3, [r3, #24]
 634 003a 03F00403 		and	r3, r3, #4
 635 003e 0193     		str	r3, [sp, #4]
 318:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
ARM GAS  /tmp/ccIDnEwY.s 			page 19


 636              		.loc 1 318 5 view .LVU141
 637 0040 019B     		ldr	r3, [sp, #4]
 638              	.LBE11:
 323:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 639              		.loc 1 323 5 view .LVU142
 323:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 640              		.loc 1 323 25 is_stmt 0 view .LVU143
 641 0042 4FF40073 		mov	r3, #512
 642 0046 0293     		str	r3, [sp, #8]
 324:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 643              		.loc 1 324 5 is_stmt 1 view .LVU144
 324:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 644              		.loc 1 324 26 is_stmt 0 view .LVU145
 645 0048 0223     		movs	r3, #2
 646 004a 0393     		str	r3, [sp, #12]
 325:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 647              		.loc 1 325 5 is_stmt 1 view .LVU146
 325:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 648              		.loc 1 325 27 is_stmt 0 view .LVU147
 649 004c 0323     		movs	r3, #3
 650 004e 0593     		str	r3, [sp, #20]
 326:Src/stm32f1xx_hal_msp.c **** 
 651              		.loc 1 326 5 is_stmt 1 view .LVU148
 652 0050 084C     		ldr	r4, .L46+4
 653 0052 02A9     		add	r1, sp, #8
 654 0054 2046     		mov	r0, r4
 655              	.LVL34:
 326:Src/stm32f1xx_hal_msp.c **** 
 656              		.loc 1 326 5 is_stmt 0 view .LVU149
 657 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 658              	.LVL35:
 328:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 659              		.loc 1 328 5 is_stmt 1 view .LVU150
 328:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 660              		.loc 1 328 25 is_stmt 0 view .LVU151
 661 005a 4FF48063 		mov	r3, #1024
 662 005e 0293     		str	r3, [sp, #8]
 329:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 663              		.loc 1 329 5 is_stmt 1 view .LVU152
 329:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 664              		.loc 1 329 26 is_stmt 0 view .LVU153
 665 0060 0023     		movs	r3, #0
 666 0062 0393     		str	r3, [sp, #12]
 330:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 667              		.loc 1 330 5 is_stmt 1 view .LVU154
 330:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 668              		.loc 1 330 26 is_stmt 0 view .LVU155
 669 0064 0493     		str	r3, [sp, #16]
 331:Src/stm32f1xx_hal_msp.c **** 
 670              		.loc 1 331 5 is_stmt 1 view .LVU156
 671 0066 02A9     		add	r1, sp, #8
 672 0068 2046     		mov	r0, r4
 673 006a FFF7FEFF 		bl	HAL_GPIO_Init
 674              	.LVL36:
 675              		.loc 1 338 1 is_stmt 0 view .LVU157
 676 006e D2E7     		b	.L42
 677              	.L47:
ARM GAS  /tmp/ccIDnEwY.s 			page 20


 678              		.align	2
 679              	.L46:
 680 0070 00380140 		.word	1073821696
 681 0074 00080140 		.word	1073809408
 682              		.cfi_endproc
 683              	.LFE73:
 685              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 686              		.align	1
 687              		.global	HAL_UART_MspDeInit
 688              		.syntax unified
 689              		.thumb
 690              		.thumb_func
 691              		.fpu softvfp
 693              	HAL_UART_MspDeInit:
 694              	.LVL37:
 695              	.LFB74:
 339:Src/stm32f1xx_hal_msp.c **** 
 340:Src/stm32f1xx_hal_msp.c **** /**
 341:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 342:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 343:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 344:Src/stm32f1xx_hal_msp.c **** * @retval None
 345:Src/stm32f1xx_hal_msp.c **** */
 346:Src/stm32f1xx_hal_msp.c **** 
 347:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 348:Src/stm32f1xx_hal_msp.c **** {
 696              		.loc 1 348 1 is_stmt 1 view -0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 0
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 700              		.loc 1 348 1 is_stmt 0 view .LVU159
 701 0000 08B5     		push	{r3, lr}
 702              	.LCFI19:
 703              		.cfi_def_cfa_offset 8
 704              		.cfi_offset 3, -8
 705              		.cfi_offset 14, -4
 349:Src/stm32f1xx_hal_msp.c **** 
 350:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 706              		.loc 1 350 3 is_stmt 1 view .LVU160
 707              		.loc 1 350 11 is_stmt 0 view .LVU161
 708 0002 0268     		ldr	r2, [r0]
 709              		.loc 1 350 5 view .LVU162
 710 0004 074B     		ldr	r3, .L52
 711 0006 9A42     		cmp	r2, r3
 712 0008 00D0     		beq	.L51
 713              	.LVL38:
 714              	.L48:
 351:Src/stm32f1xx_hal_msp.c ****   {
 352:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 353:Src/stm32f1xx_hal_msp.c **** 
 354:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 355:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 356:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 357:Src/stm32f1xx_hal_msp.c ****   
 358:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 359:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 360:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
ARM GAS  /tmp/ccIDnEwY.s 			page 21


 361:Src/stm32f1xx_hal_msp.c ****     */
 362:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 363:Src/stm32f1xx_hal_msp.c **** 
 364:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 365:Src/stm32f1xx_hal_msp.c **** 
 366:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 367:Src/stm32f1xx_hal_msp.c ****   }
 368:Src/stm32f1xx_hal_msp.c **** 
 369:Src/stm32f1xx_hal_msp.c **** }
 715              		.loc 1 369 1 view .LVU163
 716 000a 08BD     		pop	{r3, pc}
 717              	.LVL39:
 718              	.L51:
 356:Src/stm32f1xx_hal_msp.c ****   
 719              		.loc 1 356 5 is_stmt 1 view .LVU164
 720 000c 064A     		ldr	r2, .L52+4
 721 000e 9369     		ldr	r3, [r2, #24]
 722 0010 23F48043 		bic	r3, r3, #16384
 723 0014 9361     		str	r3, [r2, #24]
 362:Src/stm32f1xx_hal_msp.c **** 
 724              		.loc 1 362 5 view .LVU165
 725 0016 4FF4C061 		mov	r1, #1536
 726 001a 0448     		ldr	r0, .L52+8
 727              	.LVL40:
 362:Src/stm32f1xx_hal_msp.c **** 
 728              		.loc 1 362 5 is_stmt 0 view .LVU166
 729 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 730              	.LVL41:
 731              		.loc 1 369 1 view .LVU167
 732 0020 F3E7     		b	.L48
 733              	.L53:
 734 0022 00BF     		.align	2
 735              	.L52:
 736 0024 00380140 		.word	1073821696
 737 0028 00100240 		.word	1073876992
 738 002c 00080140 		.word	1073809408
 739              		.cfi_endproc
 740              	.LFE74:
 742              		.text
 743              	.Letext0:
 744              		.file 2 "/mnt/c/Users/evanc/Documents/IFE/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/
 745              		.file 3 "/mnt/c/Users/evanc/Documents/IFE/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/
 746              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 747              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 748              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 749              		.file 7 "/mnt/c/Users/evanc/Documents/IFE/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/
 750              		.file 8 "/mnt/c/Users/evanc/Documents/IFE/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/
 751              		.file 9 "/mnt/c/Users/evanc/Documents/IFE/gcc-arm-none-eabi-8-2018-q4-major/lib/gcc/arm-none-eabi/
 752              		.file 10 "/mnt/c/Users/evanc/Documents/IFE/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include
 753              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 754              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 755              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 756              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 757              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 758              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 759              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 760              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccIDnEwY.s 			page 22


ARM GAS  /tmp/ccIDnEwY.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccIDnEwY.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccIDnEwY.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccIDnEwY.s:88     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccIDnEwY.s:94     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccIDnEwY.s:101    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccIDnEwY.s:209    .text.HAL_CAN_MspInit:000000000000006c $d
     /tmp/ccIDnEwY.s:215    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccIDnEwY.s:222    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccIDnEwY.s:265    .text.HAL_CAN_MspDeInit:0000000000000024 $d
     /tmp/ccIDnEwY.s:272    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccIDnEwY.s:279    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccIDnEwY.s:392    .text.HAL_SPI_MspInit:000000000000006c $d
     /tmp/ccIDnEwY.s:398    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccIDnEwY.s:405    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccIDnEwY.s:448    .text.HAL_SPI_MspDeInit:0000000000000020 $d
     /tmp/ccIDnEwY.s:455    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccIDnEwY.s:462    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccIDnEwY.s:507    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccIDnEwY.s:514    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccIDnEwY.s:555    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccIDnEwY.s:560    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccIDnEwY.s:567    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccIDnEwY.s:680    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccIDnEwY.s:686    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccIDnEwY.s:693    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccIDnEwY.s:736    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
