INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/riscv/riscv.gen/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/riscv/riscv.gen/sources_1/ip/instr_mem_gen/sim/instr_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
WARNING: [VRFC 10-8497] literal value 'b10110011_101_0100000 truncated to fit in 17 bits [/home/agamubuntu/Github/processor/core/alu/alu_control.v:122]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/control/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/branch_prediction/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/comparator/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/control/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
WARNING: [VRFC 10-3380] identifier 'mem_mem_read' is used before its declaration [/home/agamubuntu/Github/processor/core/core.v:375]
WARNING: [VRFC 10-3380] identifier 'mem_mem_read' is used before its declaration [/home/agamubuntu/Github/processor/core/core.v:384]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/data_mem_unit/data_mem_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/data_mem_unit/data_mem_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/stall_unit/div_stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_stall_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/hazard/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/fpu/fpu_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/hazard/hdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
WARNING: [VRFC 10-2938] 'branch_src' is already implicitly declared on line 81 [/home/agamubuntu/Github/processor/core/pipeline/id_stage.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/immgen/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/branch_prediction/predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/regfile/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/alu/shift_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_right
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/pipeline/stall_unit/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/agamubuntu/Github/processor/core/core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_tb
