Analysis & Synthesis report for MainController
Wed May 23 11:33:01 2012
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed May 23 11:33:01 2012       ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Web Edition ;
; Revision Name                      ; MainController                          ;
; Top-level Entity Name              ; MainController                          ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                          ; MainController     ; MainController     ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Wed May 23 11:32:59 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Prewitt_VHDL_Sintese -c MainController
Info: Found 2 design units, including 1 entities, in source file ConvolutionHV.vhd
    Info: Found design unit 1: ConvolutionHV-rtl
    Info: Found entity 1: ConvolutionHV
Info: Found 2 design units, including 1 entities, in source file ConvolutionN.vhd
    Info: Found design unit 1: ConvolutionN-rtl
    Info: Found entity 1: ConvolutionN
Info: Found 1 design units, including 0 entities, in source file filter_masks.vhd
    Info: Found design unit 1: filter_masks
Info: Found 2 design units, including 1 entities, in source file MAC_signed.vhd
    Info: Found design unit 1: MAC_signed-rtl
    Info: Found entity 1: MAC_signed
Info: Found 2 design units, including 1 entities, in source file MainController.vhd
    Info: Found design unit 1: MainController-rtl
    Info: Found entity 1: MainController
Info: Found 1 design units, including 0 entities, in source file matrix_types.vhd
    Info: Found design unit 1: matrix_types
Info: Found 1 design units, including 0 entities, in source file mem_size.vhd
    Info: Found design unit 1: mem_size
Info: Found 2 design units, including 1 entities, in source file MemImgROM.vhd
    Info: Found design unit 1: MemImgROM-rtl
    Info: Found entity 1: MemImgROM
Info: Found 2 design units, including 1 entities, in source file Saturator.vhd
    Info: Found design unit 1: Saturator-sature
    Info: Found entity 1: Saturator
Info: Elaborating entity "MainController" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at MainController.vhd(107): signal "sc_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MainController.vhd(108): signal "sig_count_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MainController.vhd(110): signal "sc_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MainController.vhd(111): signal "si_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at MainController.vhd(105): inferring latch(es) for signal or variable "si_addr_i", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at MainController.vhd(105): inferring latch(es) for signal or variable "si_addr_j", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at MainController.vhd(105): inferring latch(es) for signal or variable "sc_img_in", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "sc_img_in[5][5][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][5][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][5][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][5][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][5][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][5][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][5][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][5][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][4][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][4][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][4][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][4][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][4][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][4][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][4][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][4][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][3][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][3][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][3][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][3][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][3][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][3][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][3][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][3][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][2][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][2][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][2][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][2][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][2][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][2][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][2][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][2][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][1][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][1][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][1][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][1][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][1][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][1][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][1][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][1][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][0][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][0][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][0][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][0][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][0][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][0][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][0][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[5][0][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][5][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][5][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][5][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][5][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][5][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][5][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][5][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][5][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][4][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][4][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][4][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][4][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][4][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][4][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][4][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][4][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][3][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][3][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][3][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][3][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][3][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][3][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][3][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][3][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][2][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][2][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][2][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][2][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][2][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][2][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][2][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][2][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][1][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][1][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][1][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][1][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][1][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][1][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][1][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][1][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][0][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][0][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][0][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][0][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][0][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][0][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][0][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[4][0][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][5][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][5][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][5][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][5][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][5][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][5][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][5][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][5][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][4][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][4][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][4][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][4][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][4][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][4][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][4][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][4][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][3][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][3][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][3][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][3][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][3][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][3][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][3][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][3][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][2][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][2][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][2][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][2][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][2][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][2][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][2][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][2][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][1][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][1][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][1][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][1][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][1][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][1][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][1][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][1][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][0][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][0][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][0][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][0][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][0][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][0][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][0][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[3][0][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][5][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][5][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][5][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][5][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][5][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][5][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][5][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][5][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][4][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][4][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][4][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][4][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][4][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][4][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][4][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][4][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][3][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][3][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][3][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][3][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][3][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][3][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][3][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][3][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][2][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][2][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][2][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][2][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][2][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][2][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][2][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][2][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][1][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][1][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][1][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][1][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][1][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][1][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][1][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][1][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][0][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][0][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][0][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][0][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][0][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][0][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][0][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[2][0][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][5][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][5][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][5][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][5][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][5][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][5][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][5][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][5][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][4][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][4][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][4][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][4][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][4][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][4][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][4][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][4][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][3][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][3][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][3][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][3][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][3][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][3][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][3][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][3][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][2][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][2][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][2][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][2][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][2][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][2][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][2][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][2][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][1][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][1][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][1][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][1][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][1][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][1][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][1][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][1][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][0][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][0][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][0][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][0][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][0][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][0][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][0][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[1][0][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][5][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][5][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][5][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][5][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][5][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][5][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][5][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][5][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][4][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][4][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][4][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][4][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][4][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][4][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][4][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][4][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][3][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][3][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][3][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][3][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][3][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][3][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][3][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][3][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][2][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][2][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][2][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][2][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][2][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][2][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][2][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][2][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][1][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][1][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][1][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][1][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][1][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][1][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][1][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][1][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][0][0]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][0][1]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][0][2]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][0][3]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][0][4]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][0][5]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][0][6]" at MainController.vhd(105)
Info (10041): Inferred latch for "sc_img_in[0][0][7]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_j[0]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_j[1]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_j[2]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_j[3]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_j[4]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_j[5]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_i[0]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_i[1]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_i[2]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_i[3]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_i[4]" at MainController.vhd(105)
Info (10041): Inferred latch for "si_addr_i[5]" at MainController.vhd(105)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "m" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "o" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "si_q" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sc_img_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sc_img_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "m" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "o" into its bus
Info: Elaborating entity "MemImgROM" for hierarchy "MemImgROM:imgROM"
Warning (10540): VHDL Signal Declaration warning at MemImgROM.vhd(1803): used explicit default value for signal "rom" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(1810): signal "rom" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(1810): signal "addr_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(1810): signal "addr_j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "q" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "t" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "q" into its bus
Info: Elaborating entity "ConvolutionN" for hierarchy "ConvolutionN:convN"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "img_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "img_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sig_img_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "img_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "img_out" into its bus
Info: Elaborating entity "ConvolutionHV" for hierarchy "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con"
Info (10041): Inferred latch for "pixel_out[0]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[1]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[2]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[3]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[4]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[5]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[6]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[7]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "sig_s[0]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[1]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[2]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[3]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[4]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[5]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[6]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[7]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[8]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[9]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[10]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[11]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[12]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[13]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[14]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[15]" at ConvolutionHV.vhd(186)
Info: Elaborating entity "MAC_signed" for hierarchy "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH"
Info: Elaborating entity "Saturator" for hierarchy "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|Saturator:sat"
Error: Net "ConvolutionN:convN|sig_count[3]", which fans out to "ConvolutionN:convN|counter[3]", cannot be assigned more than one value File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionN.vhd Line: 54
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:4:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:4:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:1:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:2:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:3:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:4:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:1:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:2:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|count[3]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
Error: Net "ConvolutionN:convN|sig_count[2]", which fans out to "ConvolutionN:convN|counter[2]", cannot be assigned more than one value File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionN.vhd Line: 54
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:4:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:4:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:1:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:2:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:3:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:4:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:1:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:2:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|count[2]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
Error: Net "ConvolutionN:convN|sig_count[1]", which fans out to "ConvolutionN:convN|counter[1]", cannot be assigned more than one value File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionN.vhd Line: 54
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:4:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:4:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:1:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:2:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:3:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:4:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:1:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:2:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|count[1]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
Error: Net "ConvolutionN:convN|sig_count[0]", which fans out to "ConvolutionN:convN|counter[0]", cannot be assigned more than one value File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionN.vhd Line: 54
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:3:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:4:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:3:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:4:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:1:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:2:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:3:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:3:gen_col:4:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:1:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:2:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:3:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
    Error: Net is fed by "ConvolutionN:convN|ConvolutionHV:\gen_lin:4:gen_col:4:con|count[0]" File: D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/sinthesis/Prewitt_VHDL_1.0/ConvolutionHV.vhd Line: 22
Error: Quartus II Analysis & Synthesis was unsuccessful. 68 errors, 11 warnings
    Info: Allocated 248 megabytes of memory during processing
    Error: Processing ended: Wed May 23 11:33:02 2012
    Error: Elapsed time: 00:00:03


