// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16add_fast (
        ap_clk,
        ap_rst,
        a_bits,
        b_bits,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] a_bits;
input  [15:0] b_bits;
output  [15:0] ap_return;
input   ap_ce;

reg[15:0] ap_return;

reg   [15:0] b_bits_read_reg_1216;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] b_bits_read_reg_1216_pp0_iter1_reg;
reg   [15:0] a_bits_read_reg_1222;
reg   [15:0] a_bits_read_reg_1222_pp0_iter1_reg;
reg   [0:0] tmp_420_reg_1229;
reg   [0:0] tmp_420_reg_1229_pp0_iter1_reg;
reg   [0:0] tmp_421_reg_1236;
reg   [0:0] tmp_421_reg_1236_pp0_iter1_reg;
wire   [0:0] icmp_ln134_fu_170_p2;
reg   [0:0] icmp_ln134_reg_1243;
reg   [0:0] icmp_ln134_reg_1243_pp0_iter1_reg;
wire   [0:0] icmp_ln135_fu_176_p2;
reg   [0:0] icmp_ln135_reg_1251;
reg   [0:0] icmp_ln135_reg_1251_pp0_iter1_reg;
wire   [0:0] icmp_ln142_fu_182_p2;
reg   [0:0] icmp_ln142_reg_1257;
reg   [0:0] icmp_ln142_reg_1257_pp0_iter1_reg;
wire   [0:0] icmp_ln144_fu_220_p2;
reg   [0:0] icmp_ln144_reg_1263;
reg   [0:0] icmp_ln144_reg_1263_pp0_iter1_reg;
wire   [0:0] icmp_ln138_fu_226_p2;
reg   [0:0] icmp_ln138_reg_1268;
reg   [0:0] icmp_ln138_reg_1268_pp0_iter1_reg;
wire   [0:0] icmp_ln145_fu_264_p2;
reg   [0:0] icmp_ln145_reg_1273;
reg   [0:0] icmp_ln145_reg_1273_pp0_iter1_reg;
wire   [0:0] xor_ln166_fu_364_p2;
reg   [0:0] xor_ln166_reg_1279;
reg   [0:0] xor_ln166_reg_1279_pp0_iter1_reg;
wire   [0:0] icmp_ln172_fu_410_p2;
reg   [0:0] icmp_ln172_reg_1284;
reg   [0:0] icmp_ln172_reg_1284_pp0_iter1_reg;
wire   [0:0] icmp_ln178_fu_416_p2;
reg   [0:0] icmp_ln178_reg_1290;
wire   [7:0] maxe_288_fu_422_p3;
reg   [7:0] maxe_288_reg_1296;
wire   [15:0] A_64_fu_438_p3;
reg   [15:0] A_64_reg_1301;
wire   [0:0] icmp_ln182_fu_456_p2;
reg   [0:0] icmp_ln182_reg_1306;
wire   [0:0] sticky_fu_512_p2;
reg   [0:0] sticky_reg_1311;
wire   [15:0] B_aln_97_fu_528_p3;
reg   [15:0] B_aln_97_reg_1316;
wire   [0:0] icmp_ln203_fu_536_p2;
reg   [0:0] icmp_ln203_reg_1321;
wire   [0:0] s_fu_632_p3;
reg   [0:0] s_reg_1326;
wire   [0:0] icmp_ln207_fu_640_p2;
reg   [0:0] icmp_ln207_reg_1332;
wire   [15:0] maxe_293_fu_832_p3;
reg   [15:0] maxe_293_reg_1338;
reg   [7:0] frac_keep_reg_1344;
reg   [6:0] trunc_ln4_reg_1350;
wire   [0:0] round_up_98_fu_932_p2;
reg   [0:0] round_up_98_reg_1355;
wire    ap_block_pp0_stage0;
wire   [6:0] ma_fu_122_p1;
wire   [6:0] mb_fu_118_p1;
wire   [7:0] ea_fu_142_p4;
wire   [7:0] eb_fu_152_p4;
wire   [6:0] trunc_ln_fu_188_p4;
wire   [0:0] tmp_422_fu_204_p3;
wire   [6:0] or_ln144_fu_198_p2;
wire   [7:0] or_ln_fu_212_p3;
wire   [6:0] trunc_ln2_fu_232_p4;
wire   [0:0] tmp_423_fu_248_p3;
wire   [6:0] or_ln145_126_fu_242_p2;
wire   [7:0] or_ln3_fu_256_p3;
wire   [0:0] icmp_ln158_fu_270_p2;
wire   [7:0] or_ln5_fu_276_p3;
wire   [7:0] zext_ln129_fu_162_p1;
wire   [7:0] select_ln158_fu_298_p3;
wire   [0:0] icmp_ln158_64_fu_284_p2;
wire   [7:0] or_ln158_s_fu_290_p3;
wire   [7:0] zext_ln129_64_fu_166_p1;
wire   [7:0] select_ln158_64_fu_314_p3;
wire   [0:0] icmp_ln162_fu_330_p2;
wire   [0:0] icmp_ln163_fu_344_p2;
wire   [7:0] ea1_fu_336_p3;
wire   [7:0] eb1_fu_350_p3;
wire   [0:0] icmp_ln166_fu_358_p2;
wire   [8:0] zext_ln167_fu_378_p1;
wire   [8:0] zext_ln167_64_fu_382_p1;
wire   [8:0] sub_ln167_fu_386_p2;
wire   [8:0] sub_ln167_64_fu_392_p2;
wire  signed [8:0] diff_fu_398_p3;
wire   [7:0] maxe_fu_370_p3;
wire   [15:0] A_fu_306_p3;
wire   [15:0] B_fu_322_p3;
wire   [7:0] tmp_424_fu_446_p4;
wire   [15:0] B_64_fu_430_p3;
wire   [14:0] lshr_ln_fu_468_p4;
wire   [0:0] icmp_ln184_fu_462_p2;
wire   [15:0] zext_ln184_fu_478_p1;
wire  signed [31:0] sext_ln167_fu_406_p1;
wire   [31:0] shl_ln191_fu_490_p2;
wire   [15:0] trunc_ln191_fu_496_p1;
wire   [15:0] add_ln191_fu_500_p2;
wire   [15:0] lost_fu_506_p2;
wire   [15:0] sext_ln167cast_fu_518_p1;
wire   [15:0] B_aln_fu_482_p3;
wire   [15:0] B_aln_96_fu_522_p2;
wire   [0:0] xor_ln182_fu_561_p2;
wire   [0:0] sa_fu_553_p3;
wire   [0:0] sb_fu_548_p3;
wire   [16:0] zext_ln181_fu_558_p1;
wire   [16:0] zext_ln178_97_fu_545_p1;
wire   [16:0] M_fu_577_p2;
wire   [0:0] xor_ln203_fu_587_p2;
wire   [16:0] M_256_fu_592_p2;
wire   [16:0] M_257_fu_598_p2;
wire   [16:0] M_258_fu_604_p3;
wire   [0:0] xor_ln200_fu_571_p2;
wire  signed [17:0] sext_ln203_fu_612_p1;
wire   [17:0] zext_ln198_fu_583_p1;
wire   [0:0] s_132_fu_616_p3;
wire   [17:0] M_259_fu_624_p3;
wire   [1:0] tmp_425_fu_646_p4;
wire   [16:0] trunc_ln3_fu_662_p4;
wire   [8:0] zext_ln178_fu_542_p1;
wire   [0:0] icmp_ln217_fu_656_p2;
wire   [8:0] maxe_289_fu_676_p2;
wire   [8:0] maxe_290_fu_682_p3;
wire  signed [17:0] sext_ln217_fu_672_p1;
wire  signed [17:0] M_260_fu_694_p3;
wire  signed [30:0] sext_ln198_fu_702_p1;
wire   [2:0] tmp_426_fu_714_p4;
wire   [31:0] zext_ln198_64_fu_706_p1;
reg   [31:0] tmp_fu_736_p3;
wire   [31:0] lz_fu_744_p2;
wire   [31:0] zext_ln223_fu_756_p1;
wire   [0:0] icmp_ln223_fu_760_p2;
wire   [0:0] xor_ln223_fu_766_p2;
wire   [31:0] lz_64_fu_772_p3;
wire   [31:0] M_261_fu_780_p2;
wire   [15:0] zext_ln217_fu_690_p1;
wire   [15:0] trunc_ln225_fu_790_p1;
wire   [0:0] icmp_ln220_64_fu_730_p2;
wire   [0:0] icmp_ln222_fu_750_p2;
wire   [0:0] xor_ln220_fu_800_p2;
wire   [0:0] and_ln222_fu_806_p2;
wire   [0:0] icmp_ln220_fu_724_p2;
wire   [0:0] and_ln222_64_fu_812_p2;
wire   [15:0] maxe_291_fu_794_p2;
wire   [0:0] and_ln220_fu_826_p2;
wire   [15:0] maxe_292_fu_818_p3;
wire   [15:0] trunc_ln198_64_fu_786_p1;
wire   [15:0] trunc_ln198_fu_710_p1;
wire   [15:0] M_262_fu_840_p3;
wire   [0:0] sticky_64_fu_566_p2;
wire   [1:0] trunc_ln240_fu_884_p1;
wire   [1:0] tmp_s_fu_876_p3;
wire   [4:0] tmp_428_fu_894_p4;
wire   [1:0] or_ln240_fu_888_p2;
wire   [6:0] or_ln4_fu_904_p3;
wire   [0:0] icmp_ln240_fu_912_p2;
wire   [0:0] round_up_fu_848_p3;
wire   [0:0] round_up_97_fu_918_p2;
wire   [0:0] tmp_429_fu_924_p3;
wire   [0:0] xor_ln138_fu_942_p2;
wire   [0:0] and_ln138_fu_946_p2;
wire   [0:0] and_ln138_64_fu_951_p2;
wire   [8:0] zext_ln238_fu_971_p1;
wire   [8:0] zext_ln231_fu_968_p1;
wire   [7:0] zext_ln244_64_fu_977_p1;
wire   [8:0] rounded_fu_980_p2;
wire   [0:0] tmp_430_fu_991_p3;
wire   [15:0] maxe_294_fu_999_p2;
wire   [7:0] add_ln244_33_fu_986_p2;
wire   [6:0] zext_ln244_fu_974_p1;
wire   [6:0] trunc_ln5_fu_1011_p4;
wire   [6:0] add_ln247_fu_1021_p2;
wire   [15:0] maxe_295_fu_1004_p3;
wire   [15:0] shl_ln_fu_1040_p3;
wire   [6:0] m7_fu_1026_p3;
wire   [15:0] tmp54_fu_1059_p4;
wire   [15:0] shl_ln23_fu_1053_p2;
wire   [0:0] or_ln142_fu_938_p2;
wire   [0:0] or_ln142_64_fu_1074_p2;
wire   [0:0] or_ln145_fu_1079_p2;
wire   [0:0] xor_ln145_fu_1084_p2;
wire   [0:0] and_ln172_fu_1090_p2;
wire   [15:0] select_ln174_fu_963_p3;
wire   [15:0] or_ln23_64_fu_1068_p2;
wire   [0:0] or_ln172_fu_1103_p2;
wire   [0:0] or_ln207_fu_1108_p2;
wire   [0:0] icmp_ln250_fu_1034_p2;
wire   [0:0] xor_ln207_fu_1113_p2;
wire   [0:0] and_ln250_fu_1119_p2;
wire   [15:0] or_ln23_fu_1047_p2;
wire   [15:0] select_ln172_fu_1095_p3;
wire   [0:0] and_ln135_fu_1133_p2;
wire   [15:0] select_ln138_fu_956_p3;
wire   [15:0] select_ln250_fu_1125_p3;
wire   [0:0] xor_ln135_fu_1145_p2;
wire   [0:0] xor_ln142_fu_1155_p2;
wire   [0:0] and_ln135_64_fu_1150_p2;
wire   [0:0] and_ln145_fu_1161_p2;
wire   [0:0] or_ln145_127_fu_1166_p2;
wire   [15:0] select_ln135_fu_1137_p3;
wire   [0:0] xor_ln134_fu_1179_p2;
wire   [0:0] and_ln142_fu_1184_p2;
wire   [15:0] select_ln145_fu_1172_p3;
wire   [0:0] xor_ln172_fu_1197_p2;
wire   [0:0] and_ln207_fu_1203_p2;
wire   [15:0] select_ln142_fu_1190_p3;
wire   [15:0] select_ln207_fu_1208_p3;
reg    ap_ce_reg;
reg   [15:0] a_bits_int_reg;
reg   [15:0] b_bits_int_reg;
reg   [15:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        A_64_reg_1301[15 : 8] <= A_64_fu_438_p3[15 : 8];
        B_aln_97_reg_1316 <= B_aln_97_fu_528_p3;
        a_bits_read_reg_1222 <= a_bits_int_reg;
        a_bits_read_reg_1222_pp0_iter1_reg <= a_bits_read_reg_1222;
        b_bits_read_reg_1216 <= b_bits_int_reg;
        b_bits_read_reg_1216_pp0_iter1_reg <= b_bits_read_reg_1216;
        frac_keep_reg_1344 <= {{M_262_fu_840_p3[15:8]}};
        icmp_ln134_reg_1243 <= icmp_ln134_fu_170_p2;
        icmp_ln134_reg_1243_pp0_iter1_reg <= icmp_ln134_reg_1243;
        icmp_ln135_reg_1251 <= icmp_ln135_fu_176_p2;
        icmp_ln135_reg_1251_pp0_iter1_reg <= icmp_ln135_reg_1251;
        icmp_ln138_reg_1268 <= icmp_ln138_fu_226_p2;
        icmp_ln138_reg_1268_pp0_iter1_reg <= icmp_ln138_reg_1268;
        icmp_ln142_reg_1257 <= icmp_ln142_fu_182_p2;
        icmp_ln142_reg_1257_pp0_iter1_reg <= icmp_ln142_reg_1257;
        icmp_ln144_reg_1263 <= icmp_ln144_fu_220_p2;
        icmp_ln144_reg_1263_pp0_iter1_reg <= icmp_ln144_reg_1263;
        icmp_ln145_reg_1273 <= icmp_ln145_fu_264_p2;
        icmp_ln145_reg_1273_pp0_iter1_reg <= icmp_ln145_reg_1273;
        icmp_ln172_reg_1284 <= icmp_ln172_fu_410_p2;
        icmp_ln172_reg_1284_pp0_iter1_reg <= icmp_ln172_reg_1284;
        icmp_ln178_reg_1290 <= icmp_ln178_fu_416_p2;
        icmp_ln182_reg_1306 <= icmp_ln182_fu_456_p2;
        icmp_ln203_reg_1321 <= icmp_ln203_fu_536_p2;
        icmp_ln207_reg_1332 <= icmp_ln207_fu_640_p2;
        maxe_288_reg_1296 <= maxe_288_fu_422_p3;
        maxe_293_reg_1338 <= maxe_293_fu_832_p3;
        round_up_98_reg_1355 <= round_up_98_fu_932_p2;
        s_reg_1326 <= s_fu_632_p3;
        sticky_reg_1311 <= sticky_fu_512_p2;
        tmp_420_reg_1229 <= a_bits_int_reg[32'd15];
        tmp_420_reg_1229_pp0_iter1_reg <= tmp_420_reg_1229;
        tmp_421_reg_1236 <= b_bits_int_reg[32'd15];
        tmp_421_reg_1236_pp0_iter1_reg <= tmp_421_reg_1236;
        trunc_ln4_reg_1350 <= {{M_262_fu_840_p3[14:8]}};
        xor_ln166_reg_1279 <= xor_ln166_fu_364_p2;
        xor_ln166_reg_1279_pp0_iter1_reg <= xor_ln166_reg_1279;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        a_bits_int_reg <= a_bits;
        b_bits_int_reg <= b_bits;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= select_ln207_fu_1208_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = select_ln207_fu_1208_p3;
    end else begin
        ap_return = 'bx;
    end
end

assign A_64_fu_438_p3 = ((icmp_ln178_fu_416_p2[0:0] == 1'b1) ? B_fu_322_p3 : A_fu_306_p3);

assign A_fu_306_p3 = {{select_ln158_fu_298_p3}, {8'd0}};

assign B_64_fu_430_p3 = ((icmp_ln178_fu_416_p2[0:0] == 1'b1) ? A_fu_306_p3 : B_fu_322_p3);

assign B_aln_96_fu_522_p2 = B_64_fu_430_p3 >> sext_ln167cast_fu_518_p1;

assign B_aln_97_fu_528_p3 = ((icmp_ln182_fu_456_p2[0:0] == 1'b1) ? B_aln_fu_482_p3 : B_aln_96_fu_522_p2);

assign B_aln_fu_482_p3 = ((icmp_ln184_fu_462_p2[0:0] == 1'b1) ? B_64_fu_430_p3 : zext_ln184_fu_478_p1);

assign B_fu_322_p3 = {{select_ln158_64_fu_314_p3}, {8'd0}};

assign M_256_fu_592_p2 = (zext_ln178_97_fu_545_p1 - zext_ln181_fu_558_p1);

assign M_257_fu_598_p2 = (zext_ln181_fu_558_p1 - zext_ln178_97_fu_545_p1);

assign M_258_fu_604_p3 = ((xor_ln203_fu_587_p2[0:0] == 1'b1) ? M_256_fu_592_p2 : M_257_fu_598_p2);

assign M_259_fu_624_p3 = ((xor_ln200_fu_571_p2[0:0] == 1'b1) ? sext_ln203_fu_612_p1 : zext_ln198_fu_583_p1);

assign M_260_fu_694_p3 = ((icmp_ln217_fu_656_p2[0:0] == 1'b1) ? sext_ln217_fu_672_p1 : M_259_fu_624_p3);

assign M_261_fu_780_p2 = zext_ln198_64_fu_706_p1 << lz_64_fu_772_p3;

assign M_262_fu_840_p3 = ((and_ln222_64_fu_812_p2[0:0] == 1'b1) ? trunc_ln198_64_fu_786_p1 : trunc_ln198_fu_710_p1);

assign M_fu_577_p2 = (zext_ln181_fu_558_p1 + zext_ln178_97_fu_545_p1);

assign add_ln191_fu_500_p2 = ($signed(trunc_ln191_fu_496_p1) + $signed(16'd65535));

assign add_ln244_33_fu_986_p2 = (zext_ln244_64_fu_977_p1 + frac_keep_reg_1344);

assign add_ln247_fu_1021_p2 = (zext_ln244_fu_974_p1 + trunc_ln4_reg_1350);

assign and_ln135_64_fu_1150_p2 = (xor_ln135_fu_1145_p2 & icmp_ln134_reg_1243_pp0_iter1_reg);

assign and_ln135_fu_1133_p2 = (icmp_ln135_reg_1251_pp0_iter1_reg & icmp_ln134_reg_1243_pp0_iter1_reg);

assign and_ln138_64_fu_951_p2 = (icmp_ln142_reg_1257_pp0_iter1_reg & and_ln138_fu_946_p2);

assign and_ln138_fu_946_p2 = (xor_ln138_fu_942_p2 & icmp_ln138_reg_1268_pp0_iter1_reg);

assign and_ln142_fu_1184_p2 = (xor_ln134_fu_1179_p2 & or_ln142_fu_938_p2);

assign and_ln145_fu_1161_p2 = (xor_ln142_fu_1155_p2 & icmp_ln145_reg_1273_pp0_iter1_reg);

assign and_ln172_fu_1090_p2 = (xor_ln145_fu_1084_p2 & icmp_ln172_reg_1284_pp0_iter1_reg);

assign and_ln207_fu_1203_p2 = (xor_ln172_fu_1197_p2 & icmp_ln207_reg_1332);

assign and_ln220_fu_826_p2 = (icmp_ln220_fu_724_p2 & icmp_ln220_64_fu_730_p2);

assign and_ln222_64_fu_812_p2 = (icmp_ln220_fu_724_p2 & and_ln222_fu_806_p2);

assign and_ln222_fu_806_p2 = (xor_ln220_fu_800_p2 & icmp_ln222_fu_750_p2);

assign and_ln250_fu_1119_p2 = (xor_ln207_fu_1113_p2 & icmp_ln250_fu_1034_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign diff_fu_398_p3 = ((xor_ln166_fu_364_p2[0:0] == 1'b1) ? sub_ln167_fu_386_p2 : sub_ln167_64_fu_392_p2);

assign ea1_fu_336_p3 = ((icmp_ln162_fu_330_p2[0:0] == 1'b1) ? 8'd1 : ea_fu_142_p4);

assign ea_fu_142_p4 = {{a_bits_int_reg[14:7]}};

assign eb1_fu_350_p3 = ((icmp_ln163_fu_344_p2[0:0] == 1'b1) ? 8'd1 : eb_fu_152_p4);

assign eb_fu_152_p4 = {{b_bits_int_reg[14:7]}};

assign icmp_ln134_fu_170_p2 = ((ea_fu_142_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_176_p2 = ((ma_fu_122_p1 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_226_p2 = ((mb_fu_118_p1 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_182_p2 = ((eb_fu_152_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_220_p2 = ((or_ln_fu_212_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_264_p2 = ((or_ln3_fu_256_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln158_64_fu_284_p2 = ((eb_fu_152_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_270_p2 = ((ea_fu_142_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_330_p2 = ((ea_fu_142_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_344_p2 = ((eb_fu_152_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_358_p2 = ((ea1_fu_336_p3 < eb1_fu_350_p3) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_410_p2 = (($signed(diff_fu_398_p3) > $signed(9'd11)) ? 1'b1 : 1'b0);

assign icmp_ln178_fu_416_p2 = ((ea1_fu_336_p3 < eb1_fu_350_p3) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_456_p2 = (($signed(tmp_424_fu_446_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_462_p2 = ((diff_fu_398_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_536_p2 = ((A_64_fu_438_p3 < B_aln_97_fu_528_p3) ? 1'b1 : 1'b0);

assign icmp_ln207_fu_640_p2 = ((M_259_fu_624_p3 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln217_fu_656_p2 = ((tmp_425_fu_646_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln220_64_fu_730_p2 = ((maxe_290_fu_682_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_724_p2 = ((tmp_426_fu_714_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_750_p2 = (($signed(lz_fu_744_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln223_fu_760_p2 = (($signed(lz_fu_744_p2) < $signed(zext_ln223_fu_756_p1)) ? 1'b1 : 1'b0);

assign icmp_ln240_fu_912_p2 = ((or_ln4_fu_904_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln250_fu_1034_p2 = ((maxe_295_fu_1004_p3 > 16'd254) ? 1'b1 : 1'b0);

assign lost_fu_506_p2 = (add_ln191_fu_500_p2 & B_64_fu_430_p3);

assign lshr_ln_fu_468_p4 = {{B_64_fu_430_p3[15:1]}};

assign lz_64_fu_772_p3 = ((xor_ln223_fu_766_p2[0:0] == 1'b1) ? zext_ln223_fu_756_p1 : lz_fu_744_p2);

assign lz_fu_744_p2 = ($signed(tmp_fu_736_p3) + $signed(32'd4294967280));

assign m7_fu_1026_p3 = ((tmp_430_fu_991_p3[0:0] == 1'b1) ? trunc_ln5_fu_1011_p4 : add_ln247_fu_1021_p2);

assign ma_fu_122_p1 = a_bits_int_reg[6:0];

assign maxe_288_fu_422_p3 = ((icmp_ln178_fu_416_p2[0:0] == 1'b1) ? eb_fu_152_p4 : maxe_fu_370_p3);

assign maxe_289_fu_676_p2 = (zext_ln178_fu_542_p1 + 9'd1);

assign maxe_290_fu_682_p3 = ((icmp_ln217_fu_656_p2[0:0] == 1'b1) ? maxe_289_fu_676_p2 : zext_ln178_fu_542_p1);

assign maxe_291_fu_794_p2 = (zext_ln217_fu_690_p1 - trunc_ln225_fu_790_p1);

assign maxe_292_fu_818_p3 = ((and_ln222_64_fu_812_p2[0:0] == 1'b1) ? maxe_291_fu_794_p2 : zext_ln217_fu_690_p1);

assign maxe_293_fu_832_p3 = ((and_ln220_fu_826_p2[0:0] == 1'b1) ? 16'd0 : maxe_292_fu_818_p3);

assign maxe_294_fu_999_p2 = (maxe_293_reg_1338 + 16'd1);

assign maxe_295_fu_1004_p3 = ((tmp_430_fu_991_p3[0:0] == 1'b1) ? maxe_294_fu_999_p2 : maxe_293_reg_1338);

assign maxe_fu_370_p3 = ((xor_ln166_fu_364_p2[0:0] == 1'b1) ? ea_fu_142_p4 : eb_fu_152_p4);

assign mb_fu_118_p1 = b_bits_int_reg[6:0];

assign or_ln142_64_fu_1074_p2 = (or_ln142_fu_938_p2 | icmp_ln134_reg_1243_pp0_iter1_reg);

assign or_ln142_fu_938_p2 = (icmp_ln144_reg_1263_pp0_iter1_reg | icmp_ln142_reg_1257_pp0_iter1_reg);

assign or_ln144_fu_198_p2 = (trunc_ln_fu_188_p4 | ma_fu_122_p1);

assign or_ln145_126_fu_242_p2 = (trunc_ln2_fu_232_p4 | mb_fu_118_p1);

assign or_ln145_127_fu_1166_p2 = (and_ln145_fu_1161_p2 | and_ln135_64_fu_1150_p2);

assign or_ln145_fu_1079_p2 = (or_ln142_64_fu_1074_p2 | icmp_ln145_reg_1273_pp0_iter1_reg);

assign or_ln158_s_fu_290_p3 = {{1'd1}, {mb_fu_118_p1}};

assign or_ln172_fu_1103_p2 = (or_ln145_fu_1079_p2 | icmp_ln172_reg_1284_pp0_iter1_reg);

assign or_ln207_fu_1108_p2 = (or_ln172_fu_1103_p2 | icmp_ln207_reg_1332);

assign or_ln23_64_fu_1068_p2 = (tmp54_fu_1059_p4 | shl_ln23_fu_1053_p2);

assign or_ln23_fu_1047_p2 = (shl_ln_fu_1040_p3 | 16'd32640);

assign or_ln240_fu_888_p2 = (trunc_ln240_fu_884_p1 | tmp_s_fu_876_p3);

assign or_ln3_fu_256_p3 = {{tmp_423_fu_248_p3}, {or_ln145_126_fu_242_p2}};

assign or_ln4_fu_904_p3 = {{tmp_428_fu_894_p4}, {or_ln240_fu_888_p2}};

assign or_ln5_fu_276_p3 = {{1'd1}, {ma_fu_122_p1}};

assign or_ln_fu_212_p3 = {{tmp_422_fu_204_p3}, {or_ln144_fu_198_p2}};

assign round_up_97_fu_918_p2 = (round_up_fu_848_p3 | icmp_ln240_fu_912_p2);

assign round_up_98_fu_932_p2 = (tmp_429_fu_924_p3 & round_up_97_fu_918_p2);

assign round_up_fu_848_p3 = M_262_fu_840_p3[32'd8];

assign rounded_fu_980_p2 = (zext_ln238_fu_971_p1 + zext_ln231_fu_968_p1);

assign s_132_fu_616_p3 = ((xor_ln203_fu_587_p2[0:0] == 1'b1) ? sa_fu_553_p3 : sb_fu_548_p3);

assign s_fu_632_p3 = ((xor_ln200_fu_571_p2[0:0] == 1'b1) ? s_132_fu_616_p3 : sb_fu_548_p3);

assign sa_fu_553_p3 = ((icmp_ln178_reg_1290[0:0] == 1'b1) ? tmp_421_reg_1236 : tmp_420_reg_1229);

assign sb_fu_548_p3 = ((icmp_ln178_reg_1290[0:0] == 1'b1) ? tmp_420_reg_1229 : tmp_421_reg_1236);

assign select_ln135_fu_1137_p3 = ((and_ln135_fu_1133_p2[0:0] == 1'b1) ? select_ln138_fu_956_p3 : select_ln250_fu_1125_p3);

assign select_ln138_fu_956_p3 = ((and_ln138_64_fu_951_p2[0:0] == 1'b1) ? 16'd32641 : a_bits_read_reg_1222_pp0_iter1_reg);

assign select_ln142_fu_1190_p3 = ((and_ln142_fu_1184_p2[0:0] == 1'b1) ? b_bits_read_reg_1216_pp0_iter1_reg : select_ln145_fu_1172_p3);

assign select_ln145_fu_1172_p3 = ((or_ln145_127_fu_1166_p2[0:0] == 1'b1) ? a_bits_read_reg_1222_pp0_iter1_reg : select_ln135_fu_1137_p3);

assign select_ln158_64_fu_314_p3 = ((icmp_ln158_64_fu_284_p2[0:0] == 1'b1) ? or_ln158_s_fu_290_p3 : zext_ln129_64_fu_166_p1);

assign select_ln158_fu_298_p3 = ((icmp_ln158_fu_270_p2[0:0] == 1'b1) ? or_ln5_fu_276_p3 : zext_ln129_fu_162_p1);

assign select_ln172_fu_1095_p3 = ((and_ln172_fu_1090_p2[0:0] == 1'b1) ? select_ln174_fu_963_p3 : or_ln23_64_fu_1068_p2);

assign select_ln174_fu_963_p3 = ((xor_ln166_reg_1279_pp0_iter1_reg[0:0] == 1'b1) ? a_bits_read_reg_1222_pp0_iter1_reg : b_bits_read_reg_1216_pp0_iter1_reg);

assign select_ln207_fu_1208_p3 = ((and_ln207_fu_1203_p2[0:0] == 1'b1) ? 16'd0 : select_ln142_fu_1190_p3);

assign select_ln250_fu_1125_p3 = ((and_ln250_fu_1119_p2[0:0] == 1'b1) ? or_ln23_fu_1047_p2 : select_ln172_fu_1095_p3);

assign sext_ln167_fu_406_p1 = diff_fu_398_p3;

assign sext_ln167cast_fu_518_p1 = sext_ln167_fu_406_p1[15:0];

assign sext_ln198_fu_702_p1 = M_260_fu_694_p3;

assign sext_ln203_fu_612_p1 = $signed(M_258_fu_604_p3);

assign sext_ln217_fu_672_p1 = $signed(trunc_ln3_fu_662_p4);

assign shl_ln191_fu_490_p2 = 32'd1 << sext_ln167_fu_406_p1;

assign shl_ln23_fu_1053_p2 = maxe_295_fu_1004_p3 << 16'd7;

assign shl_ln_fu_1040_p3 = {{s_reg_1326}, {15'd0}};

assign sticky_64_fu_566_p2 = (xor_ln182_fu_561_p2 & sticky_reg_1311);

assign sticky_fu_512_p2 = ((lost_fu_506_p2 != 16'd0) ? 1'b1 : 1'b0);

assign sub_ln167_64_fu_392_p2 = (zext_ln167_64_fu_382_p1 - zext_ln167_fu_378_p1);

assign sub_ln167_fu_386_p2 = (zext_ln167_fu_378_p1 - zext_ln167_64_fu_382_p1);

assign tmp54_fu_1059_p4 = {{{s_reg_1326}, {8'd0}}, {m7_fu_1026_p3}};

assign tmp_422_fu_204_p3 = a_bits_int_reg[32'd14];

assign tmp_423_fu_248_p3 = b_bits_int_reg[32'd14];

assign tmp_424_fu_446_p4 = {{diff_fu_398_p3[8:1]}};

assign tmp_425_fu_646_p4 = {{M_259_fu_624_p3[17:16]}};

assign tmp_426_fu_714_p4 = {{M_260_fu_694_p3[17:15]}};

assign tmp_428_fu_894_p4 = {{M_262_fu_840_p3[6:2]}};

assign tmp_429_fu_924_p3 = M_262_fu_840_p3[32'd7];

assign tmp_430_fu_991_p3 = rounded_fu_980_p2[32'd8];

always @ (zext_ln198_64_fu_706_p1) begin
    if (zext_ln198_64_fu_706_p1[31] == 1'b1) begin
        tmp_fu_736_p3 = 32'd0;
    end else if (zext_ln198_64_fu_706_p1[30] == 1'b1) begin
        tmp_fu_736_p3 = 32'd1;
    end else if (zext_ln198_64_fu_706_p1[29] == 1'b1) begin
        tmp_fu_736_p3 = 32'd2;
    end else if (zext_ln198_64_fu_706_p1[28] == 1'b1) begin
        tmp_fu_736_p3 = 32'd3;
    end else if (zext_ln198_64_fu_706_p1[27] == 1'b1) begin
        tmp_fu_736_p3 = 32'd4;
    end else if (zext_ln198_64_fu_706_p1[26] == 1'b1) begin
        tmp_fu_736_p3 = 32'd5;
    end else if (zext_ln198_64_fu_706_p1[25] == 1'b1) begin
        tmp_fu_736_p3 = 32'd6;
    end else if (zext_ln198_64_fu_706_p1[24] == 1'b1) begin
        tmp_fu_736_p3 = 32'd7;
    end else if (zext_ln198_64_fu_706_p1[23] == 1'b1) begin
        tmp_fu_736_p3 = 32'd8;
    end else if (zext_ln198_64_fu_706_p1[22] == 1'b1) begin
        tmp_fu_736_p3 = 32'd9;
    end else if (zext_ln198_64_fu_706_p1[21] == 1'b1) begin
        tmp_fu_736_p3 = 32'd10;
    end else if (zext_ln198_64_fu_706_p1[20] == 1'b1) begin
        tmp_fu_736_p3 = 32'd11;
    end else if (zext_ln198_64_fu_706_p1[19] == 1'b1) begin
        tmp_fu_736_p3 = 32'd12;
    end else if (zext_ln198_64_fu_706_p1[18] == 1'b1) begin
        tmp_fu_736_p3 = 32'd13;
    end else if (zext_ln198_64_fu_706_p1[17] == 1'b1) begin
        tmp_fu_736_p3 = 32'd14;
    end else if (zext_ln198_64_fu_706_p1[16] == 1'b1) begin
        tmp_fu_736_p3 = 32'd15;
    end else if (zext_ln198_64_fu_706_p1[15] == 1'b1) begin
        tmp_fu_736_p3 = 32'd16;
    end else if (zext_ln198_64_fu_706_p1[14] == 1'b1) begin
        tmp_fu_736_p3 = 32'd17;
    end else if (zext_ln198_64_fu_706_p1[13] == 1'b1) begin
        tmp_fu_736_p3 = 32'd18;
    end else if (zext_ln198_64_fu_706_p1[12] == 1'b1) begin
        tmp_fu_736_p3 = 32'd19;
    end else if (zext_ln198_64_fu_706_p1[11] == 1'b1) begin
        tmp_fu_736_p3 = 32'd20;
    end else if (zext_ln198_64_fu_706_p1[10] == 1'b1) begin
        tmp_fu_736_p3 = 32'd21;
    end else if (zext_ln198_64_fu_706_p1[9] == 1'b1) begin
        tmp_fu_736_p3 = 32'd22;
    end else if (zext_ln198_64_fu_706_p1[8] == 1'b1) begin
        tmp_fu_736_p3 = 32'd23;
    end else if (zext_ln198_64_fu_706_p1[7] == 1'b1) begin
        tmp_fu_736_p3 = 32'd24;
    end else if (zext_ln198_64_fu_706_p1[6] == 1'b1) begin
        tmp_fu_736_p3 = 32'd25;
    end else if (zext_ln198_64_fu_706_p1[5] == 1'b1) begin
        tmp_fu_736_p3 = 32'd26;
    end else if (zext_ln198_64_fu_706_p1[4] == 1'b1) begin
        tmp_fu_736_p3 = 32'd27;
    end else if (zext_ln198_64_fu_706_p1[3] == 1'b1) begin
        tmp_fu_736_p3 = 32'd28;
    end else if (zext_ln198_64_fu_706_p1[2] == 1'b1) begin
        tmp_fu_736_p3 = 32'd29;
    end else if (zext_ln198_64_fu_706_p1[1] == 1'b1) begin
        tmp_fu_736_p3 = 32'd30;
    end else if (zext_ln198_64_fu_706_p1[0] == 1'b1) begin
        tmp_fu_736_p3 = 32'd31;
    end else begin
        tmp_fu_736_p3 = 32'd32;
    end
end

assign tmp_s_fu_876_p3 = {{1'd0}, {sticky_64_fu_566_p2}};

assign trunc_ln191_fu_496_p1 = shl_ln191_fu_490_p2[15:0];

assign trunc_ln198_64_fu_786_p1 = M_261_fu_780_p2[15:0];

assign trunc_ln198_fu_710_p1 = M_260_fu_694_p3[15:0];

assign trunc_ln225_fu_790_p1 = lz_64_fu_772_p3[15:0];

assign trunc_ln240_fu_884_p1 = M_262_fu_840_p3[1:0];

assign trunc_ln2_fu_232_p4 = {{b_bits_int_reg[13:7]}};

assign trunc_ln3_fu_662_p4 = {{M_259_fu_624_p3[17:1]}};

assign trunc_ln5_fu_1011_p4 = {{add_ln244_33_fu_986_p2[7:1]}};

assign trunc_ln_fu_188_p4 = {{a_bits_int_reg[13:7]}};

assign xor_ln134_fu_1179_p2 = (icmp_ln134_reg_1243_pp0_iter1_reg ^ 1'd1);

assign xor_ln135_fu_1145_p2 = (icmp_ln135_reg_1251_pp0_iter1_reg ^ 1'd1);

assign xor_ln138_fu_942_p2 = (tmp_421_reg_1236_pp0_iter1_reg ^ tmp_420_reg_1229_pp0_iter1_reg);

assign xor_ln142_fu_1155_p2 = (or_ln142_64_fu_1074_p2 ^ 1'd1);

assign xor_ln145_fu_1084_p2 = (or_ln145_fu_1079_p2 ^ 1'd1);

assign xor_ln166_fu_364_p2 = (icmp_ln166_fu_358_p2 ^ 1'd1);

assign xor_ln172_fu_1197_p2 = (or_ln172_fu_1103_p2 ^ 1'd1);

assign xor_ln182_fu_561_p2 = (icmp_ln182_reg_1306 ^ 1'd1);

assign xor_ln200_fu_571_p2 = (sb_fu_548_p3 ^ sa_fu_553_p3);

assign xor_ln203_fu_587_p2 = (icmp_ln203_reg_1321 ^ 1'd1);

assign xor_ln207_fu_1113_p2 = (or_ln207_fu_1108_p2 ^ 1'd1);

assign xor_ln220_fu_800_p2 = (icmp_ln220_64_fu_730_p2 ^ 1'd1);

assign xor_ln223_fu_766_p2 = (icmp_ln223_fu_760_p2 ^ 1'd1);

assign zext_ln129_64_fu_166_p1 = mb_fu_118_p1;

assign zext_ln129_fu_162_p1 = ma_fu_122_p1;

assign zext_ln167_64_fu_382_p1 = eb1_fu_350_p3;

assign zext_ln167_fu_378_p1 = ea1_fu_336_p3;

assign zext_ln178_97_fu_545_p1 = A_64_reg_1301;

assign zext_ln178_fu_542_p1 = maxe_288_reg_1296;

assign zext_ln181_fu_558_p1 = B_aln_97_reg_1316;

assign zext_ln184_fu_478_p1 = lshr_ln_fu_468_p4;

assign zext_ln198_64_fu_706_p1 = $unsigned(sext_ln198_fu_702_p1);

assign zext_ln198_fu_583_p1 = M_fu_577_p2;

assign zext_ln217_fu_690_p1 = maxe_290_fu_682_p3;

assign zext_ln223_fu_756_p1 = maxe_290_fu_682_p3;

assign zext_ln231_fu_968_p1 = frac_keep_reg_1344;

assign zext_ln238_fu_971_p1 = round_up_98_reg_1355;

assign zext_ln244_64_fu_977_p1 = round_up_98_reg_1355;

assign zext_ln244_fu_974_p1 = round_up_98_reg_1355;

always @ (posedge ap_clk) begin
    A_64_reg_1301[7:0] <= 8'b00000000;
end

endmodule //activation_accelerator_bf16add_fast
