{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491598913134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491598913134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 00:01:52 2017 " "Processing started: Sat Apr 08 00:01:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491598913134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491598913134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divgmx -c divgmx " "Command: quartus_map --read_settings_files=on --write_settings_files=off divgmx -c divgmx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491598913135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491598913436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv 7 7 " "Found 7 design units, including 7 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" { { "Info" "ISGN_ENTITY_NAME" "1 saa1099 " "Found entity 1: saa1099" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913486 ""} { "Info" "ISGN_ENTITY_NAME" "2 saa1099_tone_gen " "Found entity 2: saa1099_tone_gen" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913486 ""} { "Info" "ISGN_ENTITY_NAME" "3 saa1099_noise_gen " "Found entity 3: saa1099_noise_gen" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913486 ""} { "Info" "ISGN_ENTITY_NAME" "4 sa1099_mixer_and_amplitude " "Found entity 4: sa1099_mixer_and_amplitude" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913486 ""} { "Info" "ISGN_ENTITY_NAME" "5 saa1099_envelope_gen " "Found entity 5: saa1099_envelope_gen" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913486 ""} { "Info" "ISGN_ENTITY_NAME" "6 saa1099_mul4x4 " "Found entity 6: saa1099_mul4x4" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913486 ""} { "Info" "ISGN_ENTITY_NAME" "7 saa1099_output_mixer " "Found entity 7: saa1099_output_mixer" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 578 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/i2c/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/i2c/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtc_arch " "Found design unit 1: i2c-rtc_arch" {  } { { "../rtl/i2c/i2c.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/i2c/i2c.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913953 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../rtl/i2c/i2c.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/i2c/i2c.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/hid/receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hid/receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-rtl " "Found design unit 1: receiver-rtl" {  } { { "../rtl/hid/receiver.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hid/receiver.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913955 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "../rtl/hid/receiver.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hid/receiver.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/hid/deserializer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hid/deserializer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deserializer-rtl " "Found design unit 1: deserializer-rtl" {  } { { "../rtl/hid/deserializer.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hid/deserializer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913958 ""} { "Info" "ISGN_ENTITY_NAME" "1 deserializer " "Found entity 1: deserializer" {  } { { "../rtl/hid/deserializer.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hid/deserializer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/dac/dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/dac/dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "../rtl/dac/dac.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/dac/dac.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913960 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../rtl/dac/dac.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/dac/dac.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/zc/zcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/zc/zcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zcontroller-rtl " "Found design unit 1: zcontroller-rtl" {  } { { "../rtl/zc/zcontroller.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/zc/zcontroller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913962 ""} { "Info" "ISGN_ENTITY_NAME" "1 zcontroller " "Found entity 1: zcontroller" {  } { { "../rtl/zc/zcontroller.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/zc/zcontroller.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/sound/soundrive/soundrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sound/soundrive/soundrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soundrive-soundrive_unit " "Found design unit 1: soundrive-soundrive_unit" {  } { { "../rtl/sound/soundrive/soundrive.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/soundrive/soundrive.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913964 ""} { "Info" "ISGN_ENTITY_NAME" "1 soundrive " "Found entity 1: soundrive" {  } { { "../rtl/sound/soundrive/soundrive.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/soundrive/soundrive.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/divmmc/divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/divmmc/divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-rtl " "Found design unit 1: divmmc-rtl" {  } { { "../rtl/divmmc/divmmc.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/divmmc/divmmc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913966 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "../rtl/divmmc/divmmc.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/divmmc/divmmc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/pll/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/pll/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "../rtl/pll/altpll0.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/pll/altpll0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913969 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "../rtl/pll/altpll0.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/pll/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/video/vga_zx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/video/vga_zx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_zx-rtl " "Found design unit 1: vga_zx-rtl" {  } { { "../rtl/video/vga_zx.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/video/vga_zx.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913971 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_zx " "Found entity 1: vga_zx" {  } { { "../rtl/video/vga_zx.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/video/vga_zx.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/video/sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/video/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-rtl " "Found design unit 1: sync-rtl" {  } { { "../rtl/video/sync.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/video/sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913973 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../rtl/video/sync.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/video/sync.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic-rtl " "Found design unit 1: basic-rtl" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913976 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic " "Found entity 1: basic" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmidataencoder " "Found entity 1: hdmidataencoder" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/hdmi/hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hdmi/hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi-rtl " "Found design unit 1: hdmi-rtl" {  } { { "../rtl/hdmi/hdmi.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmi.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913981 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "../rtl/hdmi/hdmi.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmi.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/hdmi/encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hdmi/encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-rtl " "Found design unit 1: encoder-rtl" {  } { { "../rtl/hdmi/encoder.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/encoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913984 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../rtl/hdmi/encoder.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/encoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddio_out1-SYN " "Found design unit 1: altddio_out1-SYN" {  } { { "../rtl/hdmi/altddio_out1.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913986 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddio_out1 " "Found entity 1: altddio_out1" {  } { { "../rtl/hdmi/altddio_out1.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/video/vram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/video/vram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vram-SYN " "Found design unit 1: vram-SYN" {  } { { "../rtl/video/vram.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/video/vram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913988 ""} { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "../rtl/video/vram.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/video/vram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/ram/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/ram/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "../rtl/ram/rom.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/ram/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913990 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/ram/rom.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/ram/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/sdram/sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sdram/sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-rtl " "Found design unit 1: sdram-rtl" {  } { { "../rtl/sdram/sdram.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sdram/sdram.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913993 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../rtl/sdram/sdram.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sdram/sdram.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/sound/turbosound/ym2149.sv 1 1 " "Found 1 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sound/turbosound/ym2149.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ym2149 " "Found entity 1: ym2149" {  } { { "../rtl/sound/turbosound/ym2149.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/ym2149.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/divgmx-master/divgmx_basic/rtl/sound/turbosound/turbosound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/divgmx-master/divgmx_basic/rtl/sound/turbosound/turbosound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 turbosound-rtl " "Found design unit 1: turbosound-rtl" {  } { { "../rtl/sound/turbosound/turbosound.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/turbosound.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913997 ""} { "Info" "ISGN_ENTITY_NAME" "1 turbosound " "Found entity 1: turbosound" {  } { { "../rtl/sound/turbosound/turbosound.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/turbosound.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598913997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598913997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basic " "Elaborating entity \"basic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491598914097 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_i basic.vhd(618) " "VHDL Process Statement warning at basic.vhd(618): signal \"a_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491598914114 "|basic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_d_i basic.vhd(622) " "VHDL Process Statement warning at basic.vhd(622): signal \"reg_d_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1491598914114 "|basic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_a13 basic.vhd(615) " "VHDL Process Statement warning at basic.vhd(615): inferring latch(es) for signal or variable \"rom_a13\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 615 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491598914114 "|basic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_a14 basic.vhd(615) " "VHDL Process Statement warning at basic.vhd(615): inferring latch(es) for signal or variable \"rom_a14\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 615 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491598914114 "|basic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_a14 basic.vhd(615) " "Inferred latch for \"rom_a14\" at basic.vhd(615)" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 615 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491598914122 "|basic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_a13 basic.vhd(615) " "Inferred latch for \"rom_a13\" at basic.vhd(615)" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 615 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491598914123 "|basic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:U1 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:U1\"" {  } { { "../rtl/basic.vhd" "U1" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:U1\|altpll:altpll_component\"" {  } { { "../rtl/pll/altpll0.vhd" "altpll_component" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/pll/altpll0.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:U1\|altpll:altpll_component\"" {  } { { "../rtl/pll/altpll0.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/pll/altpll0.vhd" 171 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598914193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:U1\|altpll:altpll_component " "Instantiated megafunction \"altpll0:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 63 " "Parameter \"clk1_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 42 " "Parameter \"clk3_multiply_by\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 25 " "Parameter \"clk4_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914194 ""}  } { { "../rtl/pll/altpll0.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/pll/altpll0.vhd" 171 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491598914194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_he63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_he63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_he63 " "Found entity 1: altpll_he63" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598914269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598914269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_he63 altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated " "Elaborating entity \"altpll_he63\" for hierarchy \"altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi hdmi:U2 " "Elaborating entity \"hdmi\" for hierarchy \"hdmi:U2\"" {  } { { "../rtl/basic.vhd" "U2" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmidataencoder hdmi:U2\|hdmidataencoder:dataenc " "Elaborating entity \"hdmidataencoder\" for hierarchy \"hdmi:U2\|hdmidataencoder:dataenc\"" {  } { { "../rtl/hdmi/hdmi.vhd" "dataenc" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmi.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 hdmidataencoder.v(210) " "Verilog HDL assignment warning at hdmidataencoder.v(210): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 hdmidataencoder.v(225) " "Verilog HDL assignment warning at hdmidataencoder.v(225): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 16 hdmidataencoder.v(198) " "Verilog HDL assignment warning at hdmidataencoder.v(198): truncated value with size 26 to match size of target (16)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 16 hdmidataencoder.v(199) " "Verilog HDL assignment warning at hdmidataencoder.v(199): truncated value with size 26 to match size of target (16)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hdmidataencoder.v(200) " "Verilog HDL assignment warning at hdmidataencoder.v(200): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 hdmidataencoder.v(229) " "Verilog HDL assignment warning at hdmidataencoder.v(229): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hdmidataencoder.v(103) " "Verilog HDL assignment warning at hdmidataencoder.v(103): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 hdmidataencoder.v(264) " "Verilog HDL assignment warning at hdmidataencoder.v(264): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 hdmidataencoder.v(166) " "Verilog HDL assignment warning at hdmidataencoder.v(166): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 hdmidataencoder.v(279) " "Verilog HDL assignment warning at hdmidataencoder.v(279): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914290 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 hdmidataencoder.v(283) " "Verilog HDL assignment warning at hdmidataencoder.v(283): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491598914291 "|basic|hdmi:U2|hdmidataencoder:dataenc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder hdmi:U2\|encoder:enc0 " "Elaborating entity \"encoder\" for hierarchy \"hdmi:U2\|encoder:enc0\"" {  } { { "../rtl/hdmi/hdmi.vhd" "enc0" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmi.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out1 hdmi:U2\|altddio_out1:ddio_inst " "Elaborating entity \"altddio_out1\" for hierarchy \"hdmi:U2\|altddio_out1:ddio_inst\"" {  } { { "../rtl/hdmi/hdmi.vhd" "ddio_inst" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmi.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi:U2\|altddio_out1:ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi:U2\|altddio_out1:ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../rtl/hdmi/altddio_out1.vhd" "ALTDDIO_OUT_component" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi:U2\|altddio_out1:ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi:U2\|altddio_out1:ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../rtl/hdmi/altddio_out1.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598914322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi:U2\|altddio_out1:ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi:U2\|altddio_out1:ddio_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914322 ""}  } { { "../rtl/hdmi/altddio_out1.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/altddio_out1.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491598914322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_n8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_n8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_n8j " "Found entity 1: ddio_out_n8j" {  } { { "db/ddio_out_n8j.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/ddio_out_n8j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598914384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598914384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_n8j hdmi:U2\|altddio_out1:ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_n8j:auto_generated " "Elaborating entity \"ddio_out_n8j\" for hierarchy \"hdmi:U2\|altddio_out1:ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_n8j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:U3 " "Elaborating entity \"sync\" for hierarchy \"sync:U3\"" {  } { { "../rtl/basic.vhd" "U3" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_zx vga_zx:U4 " "Elaborating entity \"vga_zx\" for hierarchy \"vga_zx:U4\"" {  } { { "../rtl/basic.vhd" "U4" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram vram:U5 " "Elaborating entity \"vram\" for hierarchy \"vram:U5\"" {  } { { "../rtl/basic.vhd" "U5" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vram:U5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vram:U5\|altsyncram:altsyncram_component\"" {  } { { "../rtl/video/vram.vhd" "altsyncram_component" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/video/vram.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vram:U5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vram:U5\|altsyncram:altsyncram_component\"" {  } { { "../rtl/video/vram.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/video/vram.vhd" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vram:U5\|altsyncram:altsyncram_component " "Instantiated megafunction \"vram:U5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914430 ""}  } { { "../rtl/video/vram.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/video/vram.vhd" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491598914430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qjd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qjd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qjd2 " "Found entity 1: altsyncram_qjd2" {  } { { "db/altsyncram_qjd2.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_qjd2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598914500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598914500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qjd2 vram:U5\|altsyncram:altsyncram_component\|altsyncram_qjd2:auto_generated " "Elaborating entity \"altsyncram_qjd2\" for hierarchy \"vram:U5\|altsyncram:altsyncram_component\|altsyncram_qjd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598914566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598914566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara vram:U5\|altsyncram:altsyncram_component\|altsyncram_qjd2:auto_generated\|decode_ara:decode2 " "Elaborating entity \"decode_ara\" for hierarchy \"vram:U5\|altsyncram:altsyncram_component\|altsyncram_qjd2:auto_generated\|decode_ara:decode2\"" {  } { { "db/altsyncram_qjd2.tdf" "decode2" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_qjd2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_37a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_37a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_37a " "Found entity 1: decode_37a" {  } { { "db/decode_37a.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/decode_37a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598914633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598914633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_37a vram:U5\|altsyncram:altsyncram_component\|altsyncram_qjd2:auto_generated\|decode_37a:rden_decode_a " "Elaborating entity \"decode_37a\" for hierarchy \"vram:U5\|altsyncram:altsyncram_component\|altsyncram_qjd2:auto_generated\|decode_37a:rden_decode_a\"" {  } { { "db/altsyncram_qjd2.tdf" "rden_decode_a" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_qjd2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qlb " "Found entity 1: mux_qlb" {  } { { "db/mux_qlb.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/mux_qlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598914699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598914699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qlb vram:U5\|altsyncram:altsyncram_component\|altsyncram_qjd2:auto_generated\|mux_qlb:mux4 " "Elaborating entity \"mux_qlb\" for hierarchy \"vram:U5\|altsyncram:altsyncram_component\|altsyncram_qjd2:auto_generated\|mux_qlb:mux4\"" {  } { { "db/altsyncram_qjd2.tdf" "mux4" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_qjd2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:U6 " "Elaborating entity \"rom\" for hierarchy \"rom:U6\"" {  } { { "../rtl/basic.vhd" "U6" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:U6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:U6\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram/rom.vhd" "altsyncram_component" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/ram/rom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:U6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:U6\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram/rom.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/ram/rom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:U6\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:U6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../rom/24.hex " "Parameter \"init_file\" = \"../../rom/24.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 24576 " "Parameter \"numwords_a\" = \"24576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914717 ""}  } { { "../rtl/ram/rom.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/ram/rom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491598914717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76a1 " "Found entity 1: altsyncram_76a1" {  } { { "db/altsyncram_76a1.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_76a1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598914785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598914785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_76a1 rom:U6\|altsyncram:altsyncram_component\|altsyncram_76a1:auto_generated " "Elaborating entity \"altsyncram_76a1\" for hierarchy \"rom:U6\|altsyncram:altsyncram_component\|altsyncram_76a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_57a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_57a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_57a " "Found entity 1: decode_57a" {  } { { "db/decode_57a.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/decode_57a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598914851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598914851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_57a rom:U6\|altsyncram:altsyncram_component\|altsyncram_76a1:auto_generated\|decode_57a:rden_decode " "Elaborating entity \"decode_57a\" for hierarchy \"rom:U6\|altsyncram:altsyncram_component\|altsyncram_76a1:auto_generated\|decode_57a:rden_decode\"" {  } { { "db/altsyncram_76a1.tdf" "rden_decode" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_76a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_slb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_slb " "Found entity 1: mux_slb" {  } { { "db/mux_slb.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/mux_slb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598914916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598914916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_slb rom:U6\|altsyncram:altsyncram_component\|altsyncram_76a1:auto_generated\|mux_slb:mux2 " "Elaborating entity \"mux_slb\" for hierarchy \"rom:U6\|altsyncram:altsyncram_component\|altsyncram_76a1:auto_generated\|mux_slb:mux2\"" {  } { { "db/altsyncram_76a1.tdf" "mux2" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_76a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:U7 " "Elaborating entity \"sdram\" for hierarchy \"sdram:U7\"" {  } { { "../rtl/basic.vhd" "U7" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divmmc divmmc:U8 " "Elaborating entity \"divmmc\" for hierarchy \"divmmc:U8\"" {  } { { "../rtl/basic.vhd" "U8" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundrive soundrive:U9 " "Elaborating entity \"soundrive\" for hierarchy \"soundrive:U9\"" {  } { { "../rtl/basic.vhd" "U9" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turbosound turbosound:U10 " "Elaborating entity \"turbosound\" for hierarchy \"turbosound:U10\"" {  } { { "../rtl/basic.vhd" "U10" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ym2149 turbosound:U10\|ym2149:ssg0 " "Elaborating entity \"ym2149\" for hierarchy \"turbosound:U10\|ym2149:ssg0\"" {  } { { "../rtl/sound/turbosound/turbosound.vhd" "ssg0" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/turbosound.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zcontroller zcontroller:U11 " "Elaborating entity \"zcontroller\" for hierarchy \"zcontroller:U11\"" {  } { { "../rtl/basic.vhd" "U11" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:U12 " "Elaborating entity \"dac\" for hierarchy \"dac:U12\"" {  } { { "../rtl/basic.vhd" "U12" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deserializer deserializer:U14 " "Elaborating entity \"deserializer\" for hierarchy \"deserializer:U14\"" {  } { { "../rtl/basic.vhd" "U14" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver deserializer:U14\|receiver:inst_rx " "Elaborating entity \"receiver\" for hierarchy \"deserializer:U14\|receiver:inst_rx\"" {  } { { "../rtl/hid/deserializer.vhd" "inst_rx" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hid/deserializer.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saa1099 saa1099:U16 " "Elaborating entity \"saa1099\" for hierarchy \"saa1099:U16\"" {  } { { "../rtl/basic.vhd" "U16" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saa1099_tone_gen saa1099:U16\|saa1099_tone_gen:freq_gen0 " "Elaborating entity \"saa1099_tone_gen\" for hierarchy \"saa1099:U16\|saa1099_tone_gen:freq_gen0\"" {  } { { "../rtl/sound/turbosound/saa1099.sv" "freq_gen0" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saa1099_noise_gen saa1099:U16\|saa1099_noise_gen:noise_gen0 " "Elaborating entity \"saa1099_noise_gen\" for hierarchy \"saa1099:U16\|saa1099_noise_gen:noise_gen0\"" {  } { { "../rtl/sound/turbosound/saa1099.sv" "noise_gen0" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sa1099_mixer_and_amplitude saa1099:U16\|sa1099_mixer_and_amplitude:mixer0 " "Elaborating entity \"sa1099_mixer_and_amplitude\" for hierarchy \"saa1099:U16\|sa1099_mixer_and_amplitude:mixer0\"" {  } { { "../rtl/sound/turbosound/saa1099.sv" "mixer0" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saa1099_envelope_gen saa1099:U16\|saa1099_envelope_gen:envelope_gen0 " "Elaborating entity \"saa1099_envelope_gen\" for hierarchy \"saa1099:U16\|saa1099_envelope_gen:envelope_gen0\"" {  } { { "../rtl/sound/turbosound/saa1099.sv" "envelope_gen0" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598914998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saa1099_mul4x4 saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|saa1099_mul4x4:modulate_left " "Elaborating entity \"saa1099_mul4x4\" for hierarchy \"saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|saa1099_mul4x4:modulate_left\"" {  } { { "../rtl/sound/turbosound/saa1099.sv" "modulate_left" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598915002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saa1099_output_mixer saa1099:U16\|saa1099_output_mixer:outmix_left " "Elaborating entity \"saa1099_output_mixer\" for hierarchy \"saa1099:U16\|saa1099_output_mixer:outmix_left\"" {  } { { "../rtl/sound/turbosound/saa1099.sv" "outmix_left" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598915018 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "hdmi:U2\|q_pipe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"hdmi:U2\|q_pipe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1491598923383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1491598923383 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 19 " "Parameter WIDTH set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1491598923383 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598923383 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1491598923383 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hdmi:U2\|hdmidataencoder:dataenc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hdmi:U2\|hdmidataencoder:dataenc\|Div0\"" {  } { { "../rtl/hdmi/hdmidataencoder.v" "Div0" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598923385 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hdmi:U2\|hdmidataencoder:dataenc\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hdmi:U2\|hdmidataencoder:dataenc\|Div1\"" {  } { { "../rtl/hdmi/hdmidataencoder.v" "Div1" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 199 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598923385 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1491598923385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi:U2\|altshift_taps:q_pipe_rtl_0 " "Elaborated megafunction instantiation \"hdmi:U2\|altshift_taps:q_pipe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598923431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi:U2\|altshift_taps:q_pipe_rtl_0 " "Instantiated megafunction \"hdmi:U2\|altshift_taps:q_pipe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598923431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598923431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 19 " "Parameter \"WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598923431 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491598923431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_l6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_l6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_l6m " "Found entity 1: shift_taps_l6m" {  } { { "db/shift_taps_l6m.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/shift_taps_l6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598923497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598923497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fd81 " "Found entity 1: altsyncram_fd81" {  } { { "db/altsyncram_fd81.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altsyncram_fd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598923567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598923567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5of " "Found entity 1: cntr_5of" {  } { { "db/cntr_5of.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/cntr_5of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598923632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598923632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598923699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598923699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi:U2\|hdmidataencoder:dataenc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hdmi:U2\|hdmidataencoder:dataenc\|lpm_divide:Div0\"" {  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598923724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi:U2\|hdmidataencoder:dataenc\|lpm_divide:Div0 " "Instantiated megafunction \"hdmi:U2\|hdmidataencoder:dataenc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598923724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598923724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598923724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491598923724 ""}  } { { "../rtl/hdmi/hdmidataencoder.v" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hdmi/hdmidataencoder.v" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491598923724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598923790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598923790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598923801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598923801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598923843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598923843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598923918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598923918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491598923983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491598923983 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1491598924861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_a13 " "Latch rom_a13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_i\[13\] " "Ports D and ENA on the latch are fed by the same signal a_i\[13\]" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 680 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491598925177 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491598925177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom_a14 " "Latch rom_a14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a_i\[13\] " "Ports D and ENA on the latch are fed by the same signal a_i\[13\]" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 680 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491598925177 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491598925177 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/zc/zcontroller.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/zc/zcontroller.vhd" 77 -1 0 } } { "../rtl/divmmc/divmmc.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/divmmc/divmmc.vhd" 87 -1 0 } } { "../rtl/zc/zcontroller.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/zc/zcontroller.vhd" 61 -1 0 } } { "../rtl/divmmc/divmmc.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/divmmc/divmmc.vhd" 49 -1 0 } } { "../rtl/hid/deserializer.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hid/deserializer.vhd" 114 -1 0 } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 572 -1 0 } } { "../rtl/hid/receiver.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hid/receiver.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1491598925212 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1491598925212 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NCSO VCC " "Pin \"NCSO\" is stuck at VCC" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491598937440 "|basic|NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUF_DIR\[0\] GND " "Pin \"BUF_DIR\[0\]\" is stuck at GND" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491598937440 "|basic|BUF_DIR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_NINT VCC " "Pin \"BUS_NINT\" is stuck at VCC" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491598937440 "|basic|BUS_NINT"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_NWAIT VCC " "Pin \"BUS_NWAIT\" is stuck at VCC" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491598937440 "|basic|BUS_NWAIT"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_NBUSRQ VCC " "Pin \"BUS_NBUSRQ\" is stuck at VCC" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491598937440 "|basic|BUS_NBUSRQ"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_NROMOE VCC " "Pin \"BUS_NROMOE\" is stuck at VCC" {  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491598937440 "|basic|BUS_NROMOE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491598937440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491598937931 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1491598946854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491598947519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491598947519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5648 " "Implemented 5648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491598948054 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491598948054 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "38 " "Implemented 38 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1491598948054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5495 " "Implemented 5495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491598948054 ""} { "Info" "ICUT_CUT_TM_RAMS" "59 " "Implemented 59 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1491598948054 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1491598948054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491598948054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491598948098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 00:02:28 2017 " "Processing ended: Sat Apr 08 00:02:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491598948098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491598948098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491598948098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491598948098 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491598949198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491598949199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 00:02:28 2017 " "Processing started: Sat Apr 08 00:02:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491598949199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491598949199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off divgmx -c divgmx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off divgmx -c divgmx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491598949199 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1491598949268 ""}
{ "Info" "0" "" "Project  = divgmx" {  } {  } 0 0 "Project  = divgmx" 0 0 "Fitter" 0 0 1491598949269 ""}
{ "Info" "0" "" "Revision = divgmx" {  } {  } 0 0 "Revision = divgmx" 0 0 "Fitter" 0 0 1491598949269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1491598949399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divgmx EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"divgmx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491598949461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491598949514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491598949514 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[0\] 121 240 0 0 " "Implementing clock multiplication of 121, clock division of 240, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[0\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491598949580 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[1\] 121 48 0 0 " "Implementing clock multiplication of 121, clock division of 48, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[1\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2167 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491598949580 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[2\] 121 216 0 0 " "Implementing clock multiplication of 121, clock division of 216, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[2\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2168 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491598949580 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[3\] 121 72 0 0 " "Implementing clock multiplication of 121, clock division of 72, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[3\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2169 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491598949580 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[4\] 121 756 0 0 " "Implementing clock multiplication of 121, clock division of 756, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[4\] port" {  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2170 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491598949580 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 30 2 0 } } { "" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1491598949580 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491598949698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491598949955 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491598949955 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491598949955 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491598949955 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1491598949965 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491598949968 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1491598949975 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491598951302 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "divgmx.sdc " "Synopsys Design Constraints File file not found: 'divgmx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491598951308 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491598951308 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491598951330 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: selector~31  from: datad  to: combout " "Cell: selector~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491598951351 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1491598951351 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491598951382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491598951383 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491598951385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491598951687 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491598951687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491598951687 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491598951687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491598951687 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491598951687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[3\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[3\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491598951687 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491598951687 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491598951687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[4\] (placed in counter C4 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_he63:auto_generated\|clk\[4\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""}  } { { "db/altpll_he63.tdf" "" { Text "C:/altera/DivGMX-master/divgmx_basic/syn/db/altpll_he63.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_he63:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491598951688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux9~2  " "Automatically promoted node Mux9~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 617 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux9~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 7766 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491598951688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n_i  " "Automatically promoted node reset_n_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "deserializer:U14\|count\[3\]~1 " "Destination node deserializer:U14\|count\[3\]~1" {  } { { "../rtl/hid/deserializer.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/hid/deserializer.vhd" 114 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { deserializer:U14|count[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5845 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "turbosound:U10\|ym2149:ssg0\|ymreg~0 " "Destination node turbosound:U10\|ym2149:ssg0\|ymreg~0" {  } { { "../rtl/sound/turbosound/ym2149.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/ym2149.sv" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { turbosound:U10|ym2149:ssg0|ymreg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5855 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|ctrl\[1\]~1 " "Destination node saa1099:U16\|ctrl\[1\]~1" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|ctrl[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5859 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|freq2\[8\]~0 " "Destination node saa1099:U16\|freq2\[8\]~0" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|freq2[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|rst " "Destination node saa1099:U16\|rst" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~0 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~0" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen0|envshape~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5979 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~2 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~2" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen0|envshape~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5983 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~3 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen0\|envshape~3" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen0|envshape~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 5984 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen1\|envshape~0 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen1\|envshape~0" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen1|envshape~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 6046 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "saa1099:U16\|saa1099_envelope_gen:envelope_gen1\|envshape~2 " "Destination node saa1099:U16\|saa1099_envelope_gen:envelope_gen1\|envshape~2" {  } { { "../rtl/sound/turbosound/saa1099.sv" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/sound/turbosound/saa1099.sv" 488 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saa1099:U16|saa1099_envelope_gen:envelope_gen1|envshape~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 6050 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491598951688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1491598951688 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491598951688 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 156 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 2339 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491598951688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491598952671 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491598952681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491598952682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491598952692 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491598952705 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491598952714 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491598952714 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491598952723 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491598953040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1491598953050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491598953050 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491598953219 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491598953219 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1491598953219 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491598953219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491598954513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491598956887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491598956934 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491598968246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491598968246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491598969533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491598975666 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491598975666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491598985204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1491598985207 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491598985207 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.00 " "Total time spent on timing analysis during the Fitter is 10.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1491598985370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491598985415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491598986448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491598986489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491598987610 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491598989122 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1491598989666 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1491598989708 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "43 Cyclone III " "43 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL 7 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at 7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL 136 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL 135 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL 127 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL 46 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL 44 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL 30 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL 31 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 81 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[0\] 3.3-V LVTTL 1 " "Pin BUS_D\[0\] uses I/O standard 3.3-V LVTTL at 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[1\] 3.3-V LVTTL 2 " "Pin BUS_D\[1\] uses I/O standard 3.3-V LVTTL at 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[2\] 3.3-V LVTTL 3 " "Pin BUS_D\[2\] uses I/O standard 3.3-V LVTTL at 3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[3\] 3.3-V LVTTL 32 " "Pin BUS_D\[3\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[4\] 3.3-V LVTTL 28 " "Pin BUS_D\[4\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[5\] 3.3-V LVTTL 11 " "Pin BUS_D\[5\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[6\] 3.3-V LVTTL 10 " "Pin BUS_D\[6\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[7\] 3.3-V LVTTL 142 " "Pin BUS_D\[7\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[0\] 3.3-V LVTTL 137 " "Pin BUS_A\[0\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[1\] 3.3-V LVTTL 126 " "Pin BUS_A\[1\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[2\] 3.3-V LVTTL 138 " "Pin BUS_A\[2\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[3\] 3.3-V LVTTL 141 " "Pin BUS_A\[3\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[4\] 3.3-V LVTTL 60 " "Pin BUS_A\[4\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[5\] 3.3-V LVTTL 59 " "Pin BUS_A\[5\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[6\] 3.3-V LVTTL 58 " "Pin BUS_A\[6\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[7\] 3.3-V LVTTL 55 " "Pin BUS_A\[7\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[8\] 3.3-V LVTTL 72 " "Pin BUS_A\[8\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[8\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[9\] 3.3-V LVTTL 65 " "Pin BUS_A\[9\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[9\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[10\] 3.3-V LVTTL 73 " "Pin BUS_A\[10\] uses I/O standard 3.3-V LVTTL at 73" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[10\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[11\] 3.3-V LVTTL 69 " "Pin BUS_A\[11\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[11\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[12\] 3.3-V LVTTL 120 " "Pin BUS_A\[12\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[12\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[13\] 3.3-V LVTTL 125 " "Pin BUS_A\[13\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[13\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[14\] 3.3-V LVTTL 121 " "Pin BUS_A\[14\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[14\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[15\] 3.3-V LVTTL 124 " "Pin BUS_A\[15\] uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[15\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NMREQ 3.3-V LVTTL 50 " "Pin BUS_NMREQ uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NMREQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NMREQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NMREQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NIORQ 3.3-V LVTTL 51 " "Pin BUS_NIORQ uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NIORQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NIORQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NIORQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NRD 3.3-V LVTTL 52 " "Pin BUS_NRD uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRD" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 103 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NWR 3.3-V LVTTL 53 " "Pin BUS_NWR uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NWR } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NWR" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 104 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NWR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NM1 3.3-V LVTTL 70 " "Pin BUS_NM1 uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NM1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NM1" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NRFSH 3.3-V LVTTL 71 " "Pin BUS_NRFSH uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRFSH } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRFSH" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRFSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50MHZ 3.3-V LVTTL 23 " "Pin CLK_50MHZ uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_IO3 3.3-V LVTTL 89 " "Pin USB_IO3 uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { USB_IO3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_IO3" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 66 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB_IO3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_NDET 3.3-V LVTTL 88 " "Pin SD_NDET uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_NDET } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_NDET" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 78 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_NDET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUF_NRESET 3.3-V LVTTL 91 " "Pin BUF_NRESET uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUF_NRESET } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUF_NRESET" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 95 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUF_NRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_TXD 3.3-V LVTTL 90 " "Pin USB_TXD uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { USB_TXD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_TXD" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989708 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1491598989708 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491598989714 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1491598989714 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "22 " "Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[0\] a permanently disabled " "Pin BUS_A\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[1\] a permanently disabled " "Pin BUS_A\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[2\] a permanently disabled " "Pin BUS_A\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[3\] a permanently disabled " "Pin BUS_A\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[4\] a permanently disabled " "Pin BUS_A\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[5\] a permanently disabled " "Pin BUS_A\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[6\] a permanently disabled " "Pin BUS_A\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[7\] a permanently disabled " "Pin BUS_A\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[8\] a permanently disabled " "Pin BUS_A\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[8\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[9\] a permanently disabled " "Pin BUS_A\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[9\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[10\] a permanently disabled " "Pin BUS_A\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[10\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[11\] a permanently disabled " "Pin BUS_A\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[11\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[12\] a permanently disabled " "Pin BUS_A\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[12\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[13\] a permanently disabled " "Pin BUS_A\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[13\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[14\] a permanently disabled " "Pin BUS_A\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[14\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[15\] a permanently disabled " "Pin BUS_A\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[15\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NMREQ a permanently disabled " "Pin BUS_NMREQ has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NMREQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NMREQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NMREQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NIORQ a permanently disabled " "Pin BUS_NIORQ has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NIORQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NIORQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NIORQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NRD a permanently disabled " "Pin BUS_NRD has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRD" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 103 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NWR a permanently disabled " "Pin BUS_NWR has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NWR } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NWR" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 104 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NWR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NM1 a permanently disabled " "Pin BUS_NM1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NM1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NM1" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NRFSH a permanently disabled " "Pin BUS_NRFSH has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRFSH } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRFSH" } } } } { "../rtl/basic.vhd" "" { Text "C:/altera/DivGMX-master/divgmx_basic/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRFSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/DivGMX-master/divgmx_basic/syn/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491598989714 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1491598989714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/DivGMX-master/divgmx_basic/syn/output_files/divgmx.fit.smsg " "Generated suppressed messages file C:/altera/DivGMX-master/divgmx_basic/syn/output_files/divgmx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491598990249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491598991947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 00:03:11 2017 " "Processing ended: Sat Apr 08 00:03:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491598991947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491598991947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491598991947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491598991947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491598992932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491598992932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 00:03:12 2017 " "Processing started: Sat Apr 08 00:03:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491598992932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491598992932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off divgmx -c divgmx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off divgmx -c divgmx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491598992932 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1491598993906 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491598993928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491598994286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 00:03:14 2017 " "Processing ended: Sat Apr 08 00:03:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491598994286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491598994286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491598994286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491598994286 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491598994916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491598995377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491598995378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 00:03:15 2017 " "Processing started: Sat Apr 08 00:03:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491598995378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491598995378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta divgmx -c divgmx " "Command: quartus_sta divgmx -c divgmx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491598995378 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1491598995452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491598995742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491598995794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491598995794 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1491598996330 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "divgmx.sdc " "Synopsys Design Constraints File file not found: 'divgmx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1491598996434 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1491598996435 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHZ CLK_50MHZ " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHZ CLK_50MHZ" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996457 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 240 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 240 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996457 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 48 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996457 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 216 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 216 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996457 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 72 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 72 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996457 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 756 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 756 -multiply_by 121 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996457 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1491598996458 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name a_i\[0\] a_i\[0\] " "create_clock -period 1.000 -name a_i\[0\] a_i\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996461 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996461 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: selector~31  from: datab  to: combout " "Cell: selector~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996586 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1491598996586 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1491598996603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996605 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1491598996608 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1491598996627 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1491598996941 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491598996941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -46.439 " "Worst-case setup slack is -46.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.439     -1906.862 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -46.439     -1906.862 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.353      -671.059 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -27.353      -671.059 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.670      -778.422 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -13.670      -778.422 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.915      -788.364 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -4.915      -788.364 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728        -1.435 a_i\[0\]  " "   -0.728        -1.435 a_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290        -2.319 CLK_50MHZ  " "   -0.290        -2.319 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.042         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.042         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491598996942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.495 " "Worst-case hold slack is -7.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.495       -14.979 a_i\[0\]  " "   -7.495       -14.979 a_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913       -11.217 CLK_50MHZ  " "   -0.913       -11.217 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165        -0.423 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.165        -0.423 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.379         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.432         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.433         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.454         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491598996986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.295 " "Worst-case recovery slack is -3.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.295       -22.936 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.295       -22.936 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.640      -135.960 CLK_50MHZ  " "   -1.640      -135.960 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.681         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.681         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491598996992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.313 " "Worst-case removal slack is -0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313        -3.114 CLK_50MHZ  " "   -0.313        -3.114 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.496         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.939         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.939         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598996998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491598996998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.284 " "Worst-case minimum pulse width slack is -2.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284       -68.532 a_i\[0\]  " "   -2.284       -68.532 a_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.684         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.684         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.660         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.660         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.529         0.000 CLK_50MHZ  " "    9.529         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.547         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   17.547         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.532         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.532         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.173         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   62.173         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491598997002 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1491598998736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1491598998783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1491599000278 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: selector~31  from: datab  to: combout " "Cell: selector~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000746 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1491599000746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000748 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1491599000850 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491599000850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.933 " "Worst-case setup slack is -38.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.933     -1668.903 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -38.933     -1668.903 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.082      -611.226 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  -25.082      -611.226 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.439      -709.651 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  -12.439      -709.651 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.506      -714.025 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -4.506      -714.025 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.906        -1.768 a_i\[0\]  " "   -0.906        -1.768 a_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485        -5.067 CLK_50MHZ  " "   -0.485        -5.067 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.138         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.138         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599000860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.723 " "Worst-case hold slack is -6.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.723       -13.443 a_i\[0\]  " "   -6.723       -13.443 a_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -8.780 CLK_50MHZ  " "   -0.742        -8.780 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132        -0.284 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.132        -0.284 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.356         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.381         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.386         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.404         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599000910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.895 " "Worst-case recovery slack is -2.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.895       -20.184 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.895       -20.184 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.697      -130.759 CLK_50MHZ  " "   -1.697      -130.759 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.001         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.001         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599000924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.207 " "Worst-case removal slack is -0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207        -1.014 CLK_50MHZ  " "   -0.207        -1.014 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.222         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.738         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.738         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599000938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.251 " "Worst-case minimum pulse width slack is -2.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.251       -63.187 a_i\[0\]  " "   -2.251       -63.187 a_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.682         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.682         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.623         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.623         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.441         0.000 CLK_50MHZ  " "    9.441         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.522         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   17.522         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.506         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.506         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.149         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   62.149         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599000949 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1491599002868 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: selector~31  from: datab  to: combout " "Cell: selector~31  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1491599003249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1491599003295 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491599003295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.195 " "Worst-case setup slack is -12.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.195      -486.837 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.195      -486.837 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.081      -192.296 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.081      -192.296 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.401      -377.847 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -6.401      -377.847 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.415      -391.621 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -2.415      -391.621 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019        -0.023 a_i\[0\]  " "   -0.019        -0.023 a_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191         0.000 CLK_50MHZ  " "    0.191         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.526         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.526         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599003313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.728 " "Worst-case hold slack is -3.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.728        -7.444 a_i\[0\]  " "   -3.728        -7.444 a_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748       -10.529 CLK_50MHZ  " "   -0.748       -10.529 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -0.370 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.108        -0.370 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.124         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.166         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.177         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.184         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599003368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.666 " "Worst-case recovery slack is -1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666       -11.880 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.666       -11.880 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566       -43.976 CLK_50MHZ  " "   -0.566       -43.976 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.402         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   10.402         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599003391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.649 " "Worst-case removal slack is -0.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649       -16.229 CLK_50MHZ  " "   -0.649       -16.229 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.671         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.869         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599003413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.849 " "Worst-case minimum pulse width slack is -0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849       -19.704 a_i\[0\]  " "   -0.849       -19.704 a_i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.764         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.764         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.678         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.678         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.264         0.000 CLK_50MHZ  " "    9.264         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.579         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   17.579         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.568         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.568         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.247         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   62.247         0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491599003434 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491599006024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491599006025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491599006389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 00:03:26 2017 " "Processing ended: Sat Apr 08 00:03:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491599006389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491599006389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491599006389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491599006389 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491599007276 ""}
