-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    TA@TA-PC                                            
-- Generated date:                  Fri Mar 29 21:07:08 +0330 2024                      

Solution Settings: matrix_mult.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/MATRIX_MULT.cpp
      $PROJECT_HOME/matrix_mult.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/MATRIX_MULT.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /matrix_mult/core                      79    1819       1832            0  0          
    Design Total:                          79    1819       1832            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                               Area Score Delay Post Alloc Post Assign 
    -------------------------------------------- ---------- ----- ---------- -----------
    [Lib: mgc_ioport]                                                                    
    mgc_out_stdreg(3,36)                              0.000 0.000          1           1 
    mgc_out_stdreg(4,1)                               0.000 0.000          1           1 
    mgc_out_stdreg(5,8)                               0.000 0.000          1           1 
    [Lib: mgc_sample-065nm-dw_beh_dc]                                                    
    mgc_add(1,0,1,0,2,1)                              6.132 0.000          0           1 
    mgc_add(2,0,1,0,2,4)                             13.790 0.000          1           0 
    mgc_add(2,0,1,1,2,4)                             18.887 0.000          1           1 
    mgc_add(3,0,1,0,3,4)                             20.175 0.035          0           1 
    mgc_add(3,0,2,1,3,4)                             27.273 0.029          1           0 
    mgc_add(32,0,32,0,32,4)                         266.788 1.792         11           4 
    mgc_add(4,0,1,0,4,4)                             26.560 0.098          0           1 
    mgc_add(4,0,1,0,5,4)                             26.560 0.098          0           1 
    mgc_add(4,0,3,0,4,4)                             30.525 0.093          1           1 
    mgc_add(4,0,3,0,5,4)                             30.525 0.093          0           2 
    mgc_add(4,0,4,0,5,4)                             32.507 0.096          1           3 
    mgc_add(4,0,4,1,5,4)                             35.528 0.336          2           0 
    mgc_add(5,0,3,0,5,4)                             36.909 0.153          1           0 
    mgc_add(5,0,3,1,5,4)                             44.177 0.153          1           0 
    mgc_add(5,0,4,0,5,4)                             38.892 0.156          3           2 
    mgc_add(5,0,4,0,6,4)                             38.892 0.156          0           1 
    mgc_add(5,0,5,0,5,4)                             40.874 0.161          4           3 
    mgc_add(6,0,4,0,6,4)                             45.277 0.214          1           0 
    mgc_add(6,0,5,1,6,4)                             52.432 0.219          0           1 
    mgc_add(7,0,4,0,8,4)                             51.661 0.271          0           1 
    mgc_add(8,0,4,0,8,4)                             58.046 0.326          1           0 
    mgc_add(8,0,5,0,8,4)                             60.028 0.331          1           0 
    mgc_add(8,0,8,0,8,4)                             65.976 0.350          1           0 
    mgc_and(1,2,4)                                    2.400 0.030          0           7 
    mgc_and(13,3,4)                                  36.400 0.049          0           1 
    mgc_and(3,3,4)                                    8.400 0.049          0           1 
    mgc_and(4,2,4)                                    9.600 0.030          0           4 
    mgc_and(4,3,4)                                   11.200 0.049          0           2 
    mgc_and(5,2,4)                                   12.000 0.030          0           2 
    mgc_and(5,3,4)                                   14.000 0.049          0           4 
    mgc_and(6,3,4)                                   16.800 0.049          0           2 
    mgc_mul(16,0,16,0,32,4)                        2138.696 2.082          1           1 
    mgc_mux(1,1,2,3)                                  3.997 0.081          0           1 
    mgc_mux(16,1,2,3)                                63.952 0.081          0          20 
    mgc_mux(2,1,2,3)                                  7.994 0.081          0           2 
    mgc_mux(3,1,2,3)                                 11.991 0.081          0           2 
    mgc_mux(32,1,2,3)                               127.903 0.081          0           3 
    mgc_mux(36,1,2,3)                               143.891 0.081          0           1 
    mgc_mux(4,1,2,3)                                 15.988 0.081          0           2 
    mgc_mux(5,1,2,3)                                 19.985 0.081          0           1 
    mgc_mux(8,1,2,3)                                 31.976 0.081          0           1 
    mgc_mux1hot(16,12,4)                            370.075 0.122          0           2 
    mgc_nand(1,2,1)                                   4.000 0.007          0           1 
    mgc_nor(1,13,4)                                  14.000 0.112          0           1 
    mgc_nor(1,2,1)                                    4.800 0.019          0           1 
    mgc_nor(1,3,4)                                    4.800 0.046          0           1 
    mgc_nor(11,2,1)                                  52.800 0.019          0           1 
    mgc_not(1,1)                                      2.800 0.010          0           9 
    mgc_not(3,1)                                      8.400 0.010          0           1 
    mgc_not(4,1)                                     11.200 0.010          0           3 
    mgc_or(1,11,4)                                   11.600 0.094          0           1 
    mgc_or(1,2,4)                                     2.400 0.028          0           3 
    mgc_or(1,3,4)                                     3.400 0.048          0           1 
    mgc_or(3,2,4)                                     7.200 0.028          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0,4)                     21.183 0.232          0           1 
    mgc_reg_pos(16,0,0,1,1,0,0,4)                   338.931 0.232          0          22 
    mgc_reg_pos(32,0,0,1,1,0,0,4)                   677.862 0.232          0           4 
    mgc_reg_pos(36,0,0,1,1,0,0,4)                   762.595 0.232          0           1 
    mgc_reg_pos(4,0,0,1,1,0,0,4)                     84.733 0.232          0           2 
    mgc_reg_pos(8,0,0,1,1,0,0,4)                    169.466 0.232          0           1 
    [Lib: ram_sample-065nm-register-file_beh_dc]                                         
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,4,1            0.000 0.010          1           0 
                                                                                         
    TOTAL AREA (After Assignment):                18214.984                              
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   17318.1          43645.9          18383.0        
    Total Reg:          11460.1  (66%)   11453.6  (26%)   11453.6  (62%) 
                                                                         
    DataPath:           17318.1 (100%)   43477.9 (100%)   18215.0  (99%) 
      MUX:                  0.0           2412.4   (6%)    2674.7  (15%) 
      FUNC:              5858.0  (34%)   29379.5  (68%)    3836.7  (21%) 
      LOGIC:                0.0            395.4   (1%)     413.0   (2%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:              11460.1  (66%)   11290.6  (26%)   11290.6  (62%) 
                                                                         
    
    FSM:                    0.0            168.0   (0%)     168.0   (1%) 
      FSM-REG:              0.0            163.0  (97%)     163.0  (97%) 
      FSM-COMB:             0.0              5.0   (3%)       5.0   (3%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                                                   Size(bits) Gated Register CG Opt Done Variables                                                  
    ---------------------------------------------------------- ---------- -------------- ----------- ----------------------------------------------------------
    output:rsc:mgc_out_stdreg.d                                        36                            output:rsc:mgc_out_stdreg.d                                
    loop3.reg                                                          32                            loop3:acc#23.itm                                           
                                                                                                     loop3:acc#25.itm                                           
                                                                                                     loop3:acc#31.itm                                           
    loop3:acc#29.itm                                                   32                            loop3:acc#29.itm                                           
    loop3:acc.itm                                                      32                            loop3:acc.itm                                              
    reg#2                                                              32                            loop3-10:mul#2.itm                                         
                                                                                                     loop3-12:mul#2.itm                                         
                                                                                                     loop3-2:mul#2.itm                                          
                                                                                                     loop3-4:mul#2.itm                                          
                                                                                                     loop3-6:mul#2.itm                                          
                                                                                                     loop3-8:mul#2.itm                                          
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#1.itm          16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#1.itm  
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#11.itm         16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#11.itm 
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#2.itm          16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#2.itm  
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#3.itm          16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#3.itm  
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#4.itm          16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#4.itm  
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#5.itm          16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#5.itm  
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#6.itm          16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#6.itm  
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#7.itm          16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#7.itm  
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#8.itm          16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#8.itm  
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#9.itm          16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#9.itm  
    loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out).itm            16                            loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out).itm    
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#1.itm          16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#1.itm  
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#10.itm         16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#10.itm 
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#11.itm         16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#11.itm 
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#2.itm          16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#2.itm  
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#3.itm          16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#3.itm  
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#4.itm          16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#4.itm  
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#5.itm          16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#5.itm  
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#6.itm          16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#6.itm  
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#7.itm          16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#7.itm  
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#8.itm          16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#8.itm  
    loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out).itm            16                            loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out).itm    
    addr:rsc:mgc_out_stdreg.d                                           8                            addr:rsc:mgc_out_stdreg.d                                  
    loop1:i#1.sva                                                       4                            loop1:i#1.sva                                              
    reg#1                                                               4                            loop2:j#1.sva                                              
                                                                                                     loop3:acc#12.cse.sva                                       
    loop2:slc.itm                                                       1                            loop2:slc.itm                                              
                                                                                                                                                                
    Total:                                                            533              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00)      
    
  Timing Report
    Critical Path
      Max Delay:  10.454097
      Slack:      89.545903
      
      Path                                                                               Startpoint                                                                       Endpoint                                          Delay   Slack   
      ---------------------------------------------------------------------------------- -------------------------------------------------------------------------------- ------------------------------------------------- ------- -------
      1                                                                                  matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                             matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 10.4541 89.5459 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                                                                                1.0000  1.0000  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                                                                           0.0000  1.0000  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#10                                                                                                                                             0.0000  1.0000  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#10.itm                                                                                                                                         0.0000  1.0000  
        matrix_mult:core/mux1h#12                                                        mgc_mux1hot_16_12_4                                                                                                                0.1224  1.1224  
        matrix_mult:core/mux1h#12.itm                                                                                                                                                                                       0.0000  1.1224  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  3.2048  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  3.2048  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.9968  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.9968  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.7888  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.7888  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  8.5808  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  8.5808  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  10.3729 
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  10.3729 
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  10.3729 
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  10.3729 
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  10.4541 
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  10.4541 
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  10.4541 
                                                                                                                                                                                                                                            
      2                                                                                  matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                             matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 10.4541 89.5459 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                                                                                1.0000  1.0000  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                                                                           0.0000  1.0000  
        matrix_mult:core/loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#9                                                                                                                                              0.0000  1.0000  
        matrix_mult:core/loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#9.itm                                                                                                                                          0.0000  1.0000  
        matrix_mult:core/mux1h#9                                                         mgc_mux1hot_16_12_4                                                                                                                0.1224  1.1224  
        matrix_mult:core/mux1h#9.itm                                                                                                                                                                                        0.0000  1.1224  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  3.2048  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  3.2048  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.9968  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.9968  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.7888  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.7888  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  8.5808  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  8.5808  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  10.3729 
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  10.3729 
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  10.3729 
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  10.3729 
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  10.4541 
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  10.4541 
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  10.4541 
                                                                                                                                                                                                                                            
      3                                                                                  matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#11.itm) matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 9.6862  90.3138 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#11.itm) mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                       0.2321  0.2321  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#11.itm                                                                                                                                         0.0000  0.2321  
        matrix_mult:core/mux1h#12                                                        mgc_mux1hot_16_12_4                                                                                                                0.1224  0.3545  
        matrix_mult:core/mux1h#12.itm                                                                                                                                                                                       0.0000  0.3545  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  2.4369  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  2.4369  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.2289  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.2289  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.0209  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.0209  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  7.8129  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  7.8129  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  9.6050  
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  9.6050  
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  9.6050  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  9.6050  
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  9.6862  
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  9.6862  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  9.6862  
                                                                                                                                                                                                                                            
      4                                                                                  matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#6.itm)  matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 9.6862  90.3138 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#6.itm)  mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                       0.2321  0.2321  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#6.itm                                                                                                                                          0.0000  0.2321  
        matrix_mult:core/mux1h#12                                                        mgc_mux1hot_16_12_4                                                                                                                0.1224  0.3545  
        matrix_mult:core/mux1h#12.itm                                                                                                                                                                                       0.0000  0.3545  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  2.4369  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  2.4369  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.2289  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.2289  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.0209  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.0209  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  7.8129  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  7.8129  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  9.6050  
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  9.6050  
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  9.6050  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  9.6050  
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  9.6862  
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  9.6862  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  9.6862  
                                                                                                                                                                                                                                            
      5                                                                                  matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#9.itm)  matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 9.6862  90.3138 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#9.itm)  mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                       0.2321  0.2321  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#9.itm                                                                                                                                          0.0000  0.2321  
        matrix_mult:core/mux1h#12                                                        mgc_mux1hot_16_12_4                                                                                                                0.1224  0.3545  
        matrix_mult:core/mux1h#12.itm                                                                                                                                                                                       0.0000  0.3545  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  2.4369  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  2.4369  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.2289  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.2289  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.0209  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.0209  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  7.8129  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  7.8129  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  9.6050  
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  9.6050  
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  9.6050  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  9.6050  
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  9.6862  
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  9.6862  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  9.6862  
                                                                                                                                                                                                                                            
      6                                                                                  matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#1.itm)  matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 9.6862  90.3138 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#1.itm)  mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                       0.2321  0.2321  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#1.itm                                                                                                                                          0.0000  0.2321  
        matrix_mult:core/mux1h#12                                                        mgc_mux1hot_16_12_4                                                                                                                0.1224  0.3545  
        matrix_mult:core/mux1h#12.itm                                                                                                                                                                                       0.0000  0.3545  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  2.4369  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  2.4369  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.2289  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.2289  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.0209  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.0209  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  7.8129  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  7.8129  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  9.6050  
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  9.6050  
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  9.6050  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  9.6050  
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  9.6862  
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  9.6862  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  9.6862  
                                                                                                                                                                                                                                            
      7                                                                                  matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#7.itm)  matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 9.6862  90.3138 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#7.itm)  mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                       0.2321  0.2321  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#7.itm                                                                                                                                          0.0000  0.2321  
        matrix_mult:core/mux1h#12                                                        mgc_mux1hot_16_12_4                                                                                                                0.1224  0.3545  
        matrix_mult:core/mux1h#12.itm                                                                                                                                                                                       0.0000  0.3545  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  2.4369  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  2.4369  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.2289  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.2289  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.0209  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.0209  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  7.8129  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  7.8129  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  9.6050  
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  9.6050  
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  9.6050  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  9.6050  
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  9.6862  
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  9.6862  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  9.6862  
                                                                                                                                                                                                                                            
      8                                                                                  matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#5.itm)  matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 9.6862  90.3138 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#5.itm)  mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                       0.2321  0.2321  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#5.itm                                                                                                                                          0.0000  0.2321  
        matrix_mult:core/mux1h#12                                                        mgc_mux1hot_16_12_4                                                                                                                0.1224  0.3545  
        matrix_mult:core/mux1h#12.itm                                                                                                                                                                                       0.0000  0.3545  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  2.4369  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  2.4369  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.2289  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.2289  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.0209  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.0209  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  7.8129  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  7.8129  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  9.6050  
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  9.6050  
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  9.6050  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  9.6050  
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  9.6862  
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  9.6862  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  9.6862  
                                                                                                                                                                                                                                            
      9                                                                                  matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#4.itm)  matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 9.6862  90.3138 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#4.itm)  mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                       0.2321  0.2321  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#4.itm                                                                                                                                          0.0000  0.2321  
        matrix_mult:core/mux1h#12                                                        mgc_mux1hot_16_12_4                                                                                                                0.1224  0.3545  
        matrix_mult:core/mux1h#12.itm                                                                                                                                                                                       0.0000  0.3545  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  2.4369  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  2.4369  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.2289  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.2289  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.0209  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.0209  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  7.8129  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  7.8129  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  9.6050  
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  9.6050  
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  9.6050  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  9.6050  
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  9.6862  
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  9.6862  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  9.6862  
                                                                                                                                                                                                                                            
      10                                                                                 matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#2.itm)  matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) 9.6862  90.3138 
                                                                                                                                                                                                                                            
        Instance                                                                         Component                                                                                                                          Delta   Delay   
        --------                                                                         ---------                                                                                                                          -----   -----   
        matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#2.itm)  mgc_reg_pos_16_0_0_1_1_0_0_4                                                                                                       0.2321  0.2321  
        matrix_mult:core/loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#2.itm                                                                                                                                          0.0000  0.2321  
        matrix_mult:core/mux1h#12                                                        mgc_mux1hot_16_12_4                                                                                                                0.1224  0.3545  
        matrix_mult:core/mux1h#12.itm                                                                                                                                                                                       0.0000  0.3545  
        matrix_mult:core/mgc_sample-065nm-dw_beh_dc.mgc_mul(16,0,16,0,32,4)              mgc_mul_16_0_16_0_32_4                                                                                                             2.0824  2.4369  
        matrix_mult:core/z.out                                                                                                                                                                                              0.0000  2.4369  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)        mgc_add_32_0_32_0_32_4                                                                                                             1.7920  4.2289  
        matrix_mult:core/z.out#1                                                                                                                                                                                            0.0000  4.2289  
        matrix_mult:core/loop3:mgc_sample-065nm-dw_beh_dc.mgc_add(32,0,32,0,32,4)#1      mgc_add_32_0_32_0_32_4                                                                                                             1.7920  6.0209  
        matrix_mult:core/z.out#2                                                                                                                                                                                            0.0000  6.0209  
        matrix_mult:core/loop3:acc#32                                                    mgc_add_32_0_32_0_32_4                                                                                                             1.7920  7.8129  
        matrix_mult:core/loop3:acc#32.itm                                                                                                                                                                                   0.0000  7.8129  
        matrix_mult:core/loop3-12:acc#5                                                  mgc_add_32_0_32_0_32_4                                                                                                             1.7920  9.6050  
        matrix_mult:core/loop3-12:acc#5.itm                                                                                                                                                                                 0.0000  9.6050  
        matrix_mult:core/loop2:exs                                                                                                                                                                                          0.0000  9.6050  
        matrix_mult:core/loop2:exs.itm                                                                                                                                                                                      0.0000  9.6050  
        matrix_mult:core/mux                                                             mgc_mux_36_1_2_3                                                                                                                   0.0812  9.6862  
        matrix_mult:core/mux.itm                                                                                                                                                                                            0.0000  9.6862  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mgc_reg_pos_36_0_0_1_1_0_0_4                                                                                                       0.0000  9.6862  
                                                                                                                                                                                                                                            
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 100.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                         Port                                                           Slack (Delay) Messages 
      -------------------------------------------------------------------------------- ----------------------------------------------------------- -------- ------- --------
      matrix_mult:core/reg(loop1:i#1.sva)                                              and.itm                                                      99.1044  0.8956          
      matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)                                mux.itm                                                      89.5459 10.4541          
      matrix_mult:core/reg(addr:rsc:mgc_out_stdreg.d)                                  mux#1.itm                                                    99.1342  0.8658          
      matrix_mult:core/reg(reg#1)                                                      and#63.itm                                                   99.5584  0.4416          
      matrix_mult:core/reg(loop2:slc.itm)                                              mux#5.itm                                                    99.4321  0.5679          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#11.itm) mux#6.itm                                                    98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#11.itm) mux#7.itm                                                    98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#10.itm) mux#8.itm                                                    98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out).itm)    mux#9.itm                                                    98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out).itm)    mux#10.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#1.itm)  mux#11.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#1.itm)  mux#12.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#2.itm)  mux#13.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#2.itm)  mux#14.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#3.itm)  mux#15.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#3.itm)  mux#16.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#4.itm)  mux#17.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#4.itm)  mux#18.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#5.itm)  mux#19.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#5.itm)  mux#20.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#6.itm)  mux#21.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#6.itm)  mux#22.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#7.itm)  mux#23.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#8.itm)  mux#24.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#7.itm)  mux#25.itm                                                   98.9188  1.0812          
      matrix_mult:core/reg(loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#9.itm)  loop3:slc(input_matrix1:rsc:REGISTER_FILE.data_out)#9.itm#2  99.0000  1.0000          
      matrix_mult:core/reg(loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#8.itm)  loop3:slc(input_matrix2:rsc:REGISTER_FILE.data_out)#8.itm#2  99.0000  1.0000          
      matrix_mult:core/reg(reg#2)                                                      z.out                                                        89.5459 10.4541          
      matrix_mult:core/reg(loop3.reg)                                                  mux#40.itm                                                   94.9219  5.0781          
      matrix_mult:core/reg(loop3:acc.itm)                                              mux#26.itm                                                   93.1299  6.8701          
      matrix_mult:core/reg(loop3:acc#29.itm)                                           mux#27.itm                                                   93.1299  6.8701          
      matrix_mult                                                                      output:rsc.z                                                 99.7679  0.2321          
      matrix_mult                                                                      output_valid:rsc.z                                          100.0000  0.0000          
      matrix_mult                                                                      addr:rsc.z                                                   99.7679  0.2321          
      matrix_mult                                                                      input_matrix1:rsc:REGISTER_FILE.data_in                      99.9800  0.0200          
      matrix_mult                                                                      input_matrix1:rsc:REGISTER_FILE.addr_rd                      99.5470  0.4530          
      matrix_mult                                                                      input_matrix1:rsc:REGISTER_FILE.addr_wr                      99.9800  0.0200          
      matrix_mult                                                                      input_matrix1:rsc:REGISTER_FILE.re                           99.9700  0.0300          
      matrix_mult                                                                      input_matrix1:rsc:REGISTER_FILE.we                           99.9800  0.0200          
      matrix_mult                                                                      input_matrix2:rsc:REGISTER_FILE.data_in                      99.9800  0.0200          
      matrix_mult                                                                      input_matrix2:rsc:REGISTER_FILE.addr_rd                      98.7645  1.2355          
      matrix_mult                                                                      input_matrix2:rsc:REGISTER_FILE.addr_wr                      99.9800  0.0200          
      matrix_mult                                                                      input_matrix2:rsc:REGISTER_FILE.re                           98.9777  1.0223          
      matrix_mult                                                                      input_matrix2:rsc:REGISTER_FILE.we                           99.9800  0.0200          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   32     4 
    -                    8     1 
    -                    6     2 
    -                    5    11 
    -                    4     2 
    -                    3     1 
    -                    2     2 
    and                          
    -                    3    10 
    -                    2    13 
    mul                          
    -                   32     1 
    mux                          
    -                    1    33 
    mux1h                        
    -                   12     2 
    nand                         
    -                    2     1 
    nor                          
    -                   13     1 
    -                    3     1 
    -                    2     2 
    not                          
    -                    4     3 
    -                    3     1 
    -                    1     9 
    or                           
    -                   11     1 
    -                    3     1 
    -                    2     4 
    reg                          
    -                   36     1 
    -                   32     4 
    -                   16    22 
    -                    8     1 
    -                    4     2 
    -                    1     1 
    write_port                   
    -                   36     1 
    -                    8     1 
    -                    1     1 
    
  End of Report
