// Seed: 1072396035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout tri0 id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_11 = -1;
endmodule
program module_1 #(
    parameter id_6 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6[id_6 : id_6],
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output logic [7:0] _id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_3,
      id_7,
      id_1,
      id_2,
      id_2,
      id_3,
      id_7,
      id_4,
      id_3
  );
  output wire id_1;
  logic id_9;
endprogram
