// Seed: 525606772
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout reg id_1;
  wire id_3;
  ;
  always id_1 <= #id_3 1'b0 == 1'b0;
  parameter id_4 = 1'b0;
  assign module_1.id_17 = 0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd33,
    parameter id_2 = 32'd57
) (
    input wand _id_0,
    input wand id_1,
    output supply1 _id_2,
    input supply0 id_3,
    output tri id_4
    , id_22,
    input supply0 id_5,
    input wor id_6,
    output tri id_7,
    input wor id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wand id_12,
    input tri0 id_13,
    output logic id_14,
    input wand id_15,
    input wand id_16,
    output wand id_17,
    input wire id_18,
    output wire id_19,
    output tri id_20
);
  always
  fork
    logic [id_0 : id_2] id_23;
    @(negedge 1) id_23 = 1;
    begin : LABEL_0
      id_22 = id_11;
      id_14 <= -1;
    end
  join : SymbolIdentifier
  localparam id_24 = 1;
  wire id_25, id_26;
  assign id_20 = -1;
  module_0 modCall_1 (
      id_22,
      id_26
  );
  wire id_27, id_28, id_29;
  assign id_29 = id_29;
endmodule
