;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-20
	SUB @107, 106
	ADD -270, 60
	SLT 270, 60
	SUB @0, @302
	SUB @0, @302
	CMP 10, 10
	MOV 7, <20
	CMP @0, @2
	CMP @0, @2
	SUB @127, 105
	SUB 0, 40
	ADD -270, 60
	SUB -207, <-130
	ADD 270, 60
	ADD -270, 60
	ADD -270, 60
	MOV -7, -20
	MOV -7, -20
	JMP -7, @-20
	SLT 13, @5
	CMP @0, @2
	CMP #0, @40
	SUB @400, @2
	SUB @0, @2
	SUB @400, @2
	ADD #0, 9
	SLT 270, 60
	SLT 270, 60
	SPL 700, 600
	SUB 310, @310
	SUB #-70, @-200
	SUB @127, 106
	ADD 10, 20
	ADD 270, 60
	SUB @127, 106
	MOV -7, -20
	SUB @0, @2
	SPL 0, 90
	SUB #72, @300
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-28
	CMP -207, <-130
	MOV -7, <-20
	MOV -7, <-20
