
---------- Begin Simulation Statistics ----------
final_tick                                77705102000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 685590                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681284                       # Number of bytes of host memory used
host_op_rate                                  1149499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.94                       # Real time elapsed on the host
host_tick_rate                             1143788491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    46576534                       # Number of instructions simulated
sim_ops                                      78093026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077705                       # Number of seconds simulated
sim_ticks                                 77705102000                       # Number of ticks simulated
system.cpu.Branches                           6851974                       # Number of branches fetched
system.cpu.committedInsts                    46576534                       # Number of instructions committed
system.cpu.committedOps                      78093026                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    13698424                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     5481832                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    57538145                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        155410204                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               155410203.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             26041561                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16446004                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4112122                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   2071                       # Number of float alu accesses
system.cpu.num_fp_insts                          2071                       # number of float instructions
system.cpu.num_fp_register_reads                 3981                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1590                       # number of times the floating registers were written
system.cpu.num_func_calls                     2739154                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              78091217                       # Number of integer alu accesses
system.cpu.num_int_insts                     78091217                       # number of integer instructions
system.cpu.num_int_register_reads           178083162                       # number of times the integer registers were read
system.cpu.num_int_register_writes           65757491                       # number of times the integer registers were written
system.cpu.num_load_insts                    13698419                       # Number of load instructions
system.cpu.num_mem_refs                      19180250                       # number of memory refs
system.cpu.num_store_insts                    5481831                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   114      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  58911567     75.44%     75.44% # Class of executed instruction
system.cpu.op_class::IntMult                       11      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                      14      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                       92      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                      132      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                     258      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::MemRead                 13698345     17.54%     92.98% # Class of executed instruction
system.cpu.op_class::MemWrite                 5481414      7.02%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  74      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                417      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   78093026                       # Class of executed instruction
system.cpu.workload.numSyscalls                   184                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          489                       # Transaction distribution
system.membus.trans_dist::WritebackClean          155                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14659                       # Transaction distribution
system.membus.trans_dist::ReadExReq               309                       # Transaction distribution
system.membus.trans_dist::ReadExResp              309                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14967                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        45700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        45824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        45824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1008960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1008960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1054784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15837                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15837    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15837                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33716500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2985750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           81842750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         977664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1013568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        31296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           31296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            462055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          12581722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13043777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       462055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           462055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         402753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               402753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         402753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           462055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         12581722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13446530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.154772130500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               50870                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                271                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15837                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        644                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15837                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      644                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    698                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   336                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               29                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    211273250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   75695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               495129500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13955.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32705.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7511                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     227                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15837                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  644                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.275107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.454359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    67.785329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1403     18.28%     18.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6177     80.46%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      0.35%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      0.22%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.16%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.17%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.09%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.09%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7677                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.159647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3424.171980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            16     94.12%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            17                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.941176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.911875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     52.94%     52.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     47.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            17                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 968896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   44672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   18432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1013568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                41216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        12.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77705087000                       # Total gap between requests
system.mem_ctrls.avgGap                    4714828.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       933184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 459583.722057272389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 12009301.525657864287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 237204.501706979296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          644                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14416250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    480713250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1246648897500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25697.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31468.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1935790213.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2241960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1165065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6097560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             715140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6133492560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1501283100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28574520960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36219516345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.115035                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  74272944750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2594540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    837617250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             52657500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             27969150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           101994900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             788220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6133492560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19275797730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13606508640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39199208700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.461196                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35194811750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2594540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39915750250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     57537584                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57537584                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57537584                       # number of overall hits
system.cpu.icache.overall_hits::total        57537584                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          561                       # number of overall misses
system.cpu.icache.overall_misses::total           561                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32584000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32584000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32584000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32584000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57538145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57538145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57538145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57538145                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58081.996435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58081.996435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58081.996435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58081.996435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          155                       # number of writebacks
system.cpu.icache.writebacks::total               155                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32023000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32023000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57081.996435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57081.996435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57081.996435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57081.996435                       # average overall mshr miss latency
system.cpu.icache.replacements                    155                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     57537584                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57537584                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           561                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32584000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32584000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57538145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57538145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58081.996435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58081.996435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32023000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32023000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57081.996435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57081.996435                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           298.931327                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57538145                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               561                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          102563.538324                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   298.931327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.583850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.583850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         115076851                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        115076851                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     19164980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19164980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     19164980                       # number of overall hits
system.cpu.dcache.overall_hits::total        19164980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        15276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15276                       # number of overall misses
system.cpu.dcache.overall_misses::total         15276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    968095500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    968095500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    968095500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    968095500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     19180256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19180256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     19180256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19180256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63373.625295                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63373.625295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63373.625295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63373.625295                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          489                       # number of writebacks
system.cpu.dcache.writebacks::total               489                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        15276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15276                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15276                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    952819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    952819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    952819500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    952819500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62373.625295                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62373.625295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62373.625295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62373.625295                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15148                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     13683457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13683457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14967                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14967                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    956428000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    956428000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13698424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13698424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63902.452061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63902.452061                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    941461000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    941461000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62902.452061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62902.452061                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5481523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5481523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     11667500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11667500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5481832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5481832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37758.899676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37758.899676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11358500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11358500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36758.899676                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36758.899676                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77705102000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.969424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19180256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1255.581042                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.969424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38375788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38375788                       # Number of data accesses

---------- End Simulation Statistics   ----------
