ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.comm	htim2,72,4
  16              		.comm	htim3,72,4
  17              		.comm	huart2,68,4
  18              		.section	.text.main,"ax",%progbits
  19              		.align	1
  20              		.global	main
  21              		.arch armv7-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu softvfp
  27              	main:
  28              	.LFB65:
  29              		.file 1 "./Core/Src/main.c"
   1:./Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:./Core/Src/main.c **** /**
   3:./Core/Src/main.c ****   ******************************************************************************
   4:./Core/Src/main.c ****   * @file           : main.c
   5:./Core/Src/main.c ****   * @brief          : Main program body
   6:./Core/Src/main.c ****   ******************************************************************************
   7:./Core/Src/main.c ****   * @attention
   8:./Core/Src/main.c ****   *
   9:./Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:./Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:./Core/Src/main.c ****   *
  12:./Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:./Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:./Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:./Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:./Core/Src/main.c ****   *
  17:./Core/Src/main.c ****   ******************************************************************************
  18:./Core/Src/main.c ****   */
  19:./Core/Src/main.c **** /* USER CODE END Header */
  20:./Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:./Core/Src/main.c **** #include "main.h"
  22:./Core/Src/main.c **** 
  23:./Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:./Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:./Core/Src/main.c **** #include "software_timer.h"
  26:./Core/Src/main.c **** #include "input_reading.h"
  27:./Core/Src/main.c **** #include "M1_fsm.h"
  28:./Core/Src/main.c **** #include "M2_fsm.h"
  29:./Core/Src/main.c **** #include "M3_fsm.h"
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 2


  30:./Core/Src/main.c **** #include "M4_fsm.h"
  31:./Core/Src/main.c **** #include "Pedestrian.h"
  32:./Core/Src/main.c **** #include "uart.h"
  33:./Core/Src/main.c **** #include "global.h"
  34:./Core/Src/main.c **** /* USER CODE END Includes */
  35:./Core/Src/main.c **** 
  36:./Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:./Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:./Core/Src/main.c **** 
  39:./Core/Src/main.c **** /* USER CODE END PTD */
  40:./Core/Src/main.c **** 
  41:./Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:./Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:./Core/Src/main.c **** /* USER CODE END PD */
  44:./Core/Src/main.c **** 
  45:./Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  46:./Core/Src/main.c **** /* USER CODE BEGIN PM */
  47:./Core/Src/main.c **** 
  48:./Core/Src/main.c **** /* USER CODE END PM */
  49:./Core/Src/main.c **** 
  50:./Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:./Core/Src/main.c **** TIM_HandleTypeDef htim2;
  52:./Core/Src/main.c **** TIM_HandleTypeDef htim3;
  53:./Core/Src/main.c **** 
  54:./Core/Src/main.c **** UART_HandleTypeDef huart2;
  55:./Core/Src/main.c **** 
  56:./Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:./Core/Src/main.c **** 
  58:./Core/Src/main.c **** /* USER CODE END PV */
  59:./Core/Src/main.c **** 
  60:./Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:./Core/Src/main.c **** void SystemClock_Config(void);
  62:./Core/Src/main.c **** static void MX_GPIO_Init(void);
  63:./Core/Src/main.c **** static void MX_TIM2_Init(void);
  64:./Core/Src/main.c **** static void MX_TIM3_Init(void);
  65:./Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  66:./Core/Src/main.c **** /* USER CODE BEGIN PFP */
  67:./Core/Src/main.c **** 
  68:./Core/Src/main.c **** /* USER CODE END PFP */
  69:./Core/Src/main.c **** 
  70:./Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  71:./Core/Src/main.c **** /* USER CODE BEGIN 0 */
  72:./Core/Src/main.c **** 
  73:./Core/Src/main.c **** 
  74:./Core/Src/main.c **** /* USER CODE END 0 */
  75:./Core/Src/main.c **** 
  76:./Core/Src/main.c **** /**
  77:./Core/Src/main.c ****   * @brief  The application entry point.
  78:./Core/Src/main.c ****   * @retval int
  79:./Core/Src/main.c ****   */
  80:./Core/Src/main.c **** int main(void)
  81:./Core/Src/main.c **** {
  30              		.loc 1 81 1
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 1, uses_anonymous_args = 0
  34 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 3


  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
  82:./Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  83:./Core/Src/main.c **** 
  84:./Core/Src/main.c ****   /* USER CODE END 1 */
  85:./Core/Src/main.c **** 
  86:./Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  87:./Core/Src/main.c **** 
  88:./Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  89:./Core/Src/main.c ****   HAL_Init();
  40              		.loc 1 89 3
  41 0004 FFF7FEFF 		bl	HAL_Init
  90:./Core/Src/main.c **** 
  91:./Core/Src/main.c ****   /* USER CODE BEGIN Init */
  92:./Core/Src/main.c **** 
  93:./Core/Src/main.c ****   /* USER CODE END Init */
  94:./Core/Src/main.c **** 
  95:./Core/Src/main.c ****   /* Configure the system clock */
  96:./Core/Src/main.c ****   SystemClock_Config();
  42              		.loc 1 96 3
  43 0008 FFF7FEFF 		bl	SystemClock_Config
  97:./Core/Src/main.c **** 
  98:./Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  99:./Core/Src/main.c **** 
 100:./Core/Src/main.c ****   /* USER CODE END SysInit */
 101:./Core/Src/main.c **** 
 102:./Core/Src/main.c ****   /* Initialize all configured peripherals */
 103:./Core/Src/main.c ****   MX_GPIO_Init();
  44              		.loc 1 103 3
  45 000c FFF7FEFF 		bl	MX_GPIO_Init
 104:./Core/Src/main.c ****   MX_TIM2_Init();
  46              		.loc 1 104 3
  47 0010 FFF7FEFF 		bl	MX_TIM2_Init
 105:./Core/Src/main.c ****   MX_TIM3_Init();
  48              		.loc 1 105 3
  49 0014 FFF7FEFF 		bl	MX_TIM3_Init
 106:./Core/Src/main.c ****   MX_USART2_UART_Init();
  50              		.loc 1 106 3
  51 0018 FFF7FEFF 		bl	MX_USART2_UART_Init
 107:./Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 108:./Core/Src/main.c ****   HAL_TIM_Base_Start_IT (&htim2 ) ;
  52              		.loc 1 108 3
  53 001c 0948     		ldr	r0, .L3
  54 001e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 109:./Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
  55              		.loc 1 109 3
  56 0022 0021     		movs	r1, #0
  57 0024 0848     		ldr	r0, .L3+4
  58 0026 FFF7FEFF 		bl	HAL_TIM_PWM_Start
  59              	.L2:
 110:./Core/Src/main.c ****   /* USER CODE END 2 */
 111:./Core/Src/main.c **** 
 112:./Core/Src/main.c ****   /* Infinite loop */
 113:./Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 4


 114:./Core/Src/main.c **** 
 115:./Core/Src/main.c ****   while (1)
 116:./Core/Src/main.c ****   {
 117:./Core/Src/main.c **** 	  M1_fsm_run();
  60              		.loc 1 117 4 discriminator 1
  61 002a FFF7FEFF 		bl	M1_fsm_run
 118:./Core/Src/main.c **** 	  M2_fsm_run();
  62              		.loc 1 118 4 discriminator 1
  63 002e FFF7FEFF 		bl	M2_fsm_run
 119:./Core/Src/main.c **** 	  M3_fsm_run();
  64              		.loc 1 119 4 discriminator 1
  65 0032 FFF7FEFF 		bl	M3_fsm_run
 120:./Core/Src/main.c **** 	  M4_fsm_run();
  66              		.loc 1 120 4 discriminator 1
  67 0036 FFF7FEFF 		bl	M4_fsm_run
 121:./Core/Src/main.c **** 	  transmitdata();
  68              		.loc 1 121 4 discriminator 1
  69 003a FFF7FEFF 		bl	transmitdata
 122:./Core/Src/main.c **** 	  Pedestrian_behavior();
  70              		.loc 1 122 4 discriminator 1
  71 003e FFF7FEFF 		bl	Pedestrian_behavior
 117:./Core/Src/main.c **** 	  M2_fsm_run();
  72              		.loc 1 117 4 discriminator 1
  73 0042 F2E7     		b	.L2
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 0044 00000000 		.word	htim2
  78 0048 00000000 		.word	htim3
  79              		.cfi_endproc
  80              	.LFE65:
  82              		.section	.text.SystemClock_Config,"ax",%progbits
  83              		.align	1
  84              		.global	SystemClock_Config
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu softvfp
  90              	SystemClock_Config:
  91              	.LFB66:
 123:./Core/Src/main.c ****     /* USER CODE END WHILE */
 124:./Core/Src/main.c **** 
 125:./Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 126:./Core/Src/main.c ****   }
 127:./Core/Src/main.c ****   /* USER CODE END 3 */
 128:./Core/Src/main.c **** }
 129:./Core/Src/main.c **** 
 130:./Core/Src/main.c **** /**
 131:./Core/Src/main.c ****   * @brief System Clock Configuration
 132:./Core/Src/main.c ****   * @retval None
 133:./Core/Src/main.c ****   */
 134:./Core/Src/main.c **** void SystemClock_Config(void)
 135:./Core/Src/main.c **** {
  92              		.loc 1 135 1
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 64
  95              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 5


  96 0000 80B5     		push	{r7, lr}
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 7, -8
  99              		.cfi_offset 14, -4
 100 0002 90B0     		sub	sp, sp, #64
 101              		.cfi_def_cfa_offset 72
 102 0004 00AF     		add	r7, sp, #0
 103              		.cfi_def_cfa_register 7
 136:./Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 104              		.loc 1 136 22
 105 0006 07F11803 		add	r3, r7, #24
 106 000a 2822     		movs	r2, #40
 107 000c 0021     		movs	r1, #0
 108 000e 1846     		mov	r0, r3
 109 0010 FFF7FEFF 		bl	memset
 137:./Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 110              		.loc 1 137 22
 111 0014 3B1D     		adds	r3, r7, #4
 112 0016 0022     		movs	r2, #0
 113 0018 1A60     		str	r2, [r3]
 114 001a 5A60     		str	r2, [r3, #4]
 115 001c 9A60     		str	r2, [r3, #8]
 116 001e DA60     		str	r2, [r3, #12]
 117 0020 1A61     		str	r2, [r3, #16]
 138:./Core/Src/main.c **** 
 139:./Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 140:./Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 141:./Core/Src/main.c ****   */
 142:./Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 118              		.loc 1 142 36
 119 0022 0223     		movs	r3, #2
 120 0024 BB61     		str	r3, [r7, #24]
 143:./Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121              		.loc 1 143 30
 122 0026 0123     		movs	r3, #1
 123 0028 BB62     		str	r3, [r7, #40]
 144:./Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 124              		.loc 1 144 41
 125 002a 1023     		movs	r3, #16
 126 002c FB62     		str	r3, [r7, #44]
 145:./Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 127              		.loc 1 145 34
 128 002e 0223     		movs	r3, #2
 129 0030 7B63     		str	r3, [r7, #52]
 146:./Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 130              		.loc 1 146 35
 131 0032 0023     		movs	r3, #0
 132 0034 BB63     		str	r3, [r7, #56]
 147:./Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 133              		.loc 1 147 32
 134 0036 4FF46013 		mov	r3, #3670016
 135 003a FB63     		str	r3, [r7, #60]
 148:./Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 136              		.loc 1 148 7
 137 003c 07F11803 		add	r3, r7, #24
 138 0040 1846     		mov	r0, r3
 139 0042 FFF7FEFF 		bl	HAL_RCC_OscConfig
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 6


 140 0046 0346     		mov	r3, r0
 141              		.loc 1 148 6
 142 0048 002B     		cmp	r3, #0
 143 004a 01D0     		beq	.L6
 149:./Core/Src/main.c ****   {
 150:./Core/Src/main.c ****     Error_Handler();
 144              		.loc 1 150 5
 145 004c FFF7FEFF 		bl	Error_Handler
 146              	.L6:
 151:./Core/Src/main.c ****   }
 152:./Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 153:./Core/Src/main.c ****   */
 154:./Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 147              		.loc 1 154 31
 148 0050 0F23     		movs	r3, #15
 149 0052 7B60     		str	r3, [r7, #4]
 155:./Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 156:./Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 150              		.loc 1 156 34
 151 0054 0223     		movs	r3, #2
 152 0056 BB60     		str	r3, [r7, #8]
 157:./Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 153              		.loc 1 157 35
 154 0058 0023     		movs	r3, #0
 155 005a FB60     		str	r3, [r7, #12]
 158:./Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 156              		.loc 1 158 36
 157 005c 4FF48063 		mov	r3, #1024
 158 0060 3B61     		str	r3, [r7, #16]
 159:./Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 159              		.loc 1 159 36
 160 0062 0023     		movs	r3, #0
 161 0064 7B61     		str	r3, [r7, #20]
 160:./Core/Src/main.c **** 
 161:./Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 162              		.loc 1 161 7
 163 0066 3B1D     		adds	r3, r7, #4
 164 0068 0221     		movs	r1, #2
 165 006a 1846     		mov	r0, r3
 166 006c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 167 0070 0346     		mov	r3, r0
 168              		.loc 1 161 6
 169 0072 002B     		cmp	r3, #0
 170 0074 01D0     		beq	.L8
 162:./Core/Src/main.c ****   {
 163:./Core/Src/main.c ****     Error_Handler();
 171              		.loc 1 163 5
 172 0076 FFF7FEFF 		bl	Error_Handler
 173              	.L8:
 164:./Core/Src/main.c ****   }
 165:./Core/Src/main.c **** }
 174              		.loc 1 165 1
 175 007a 00BF     		nop
 176 007c 4037     		adds	r7, r7, #64
 177              		.cfi_def_cfa_offset 8
 178 007e BD46     		mov	sp, r7
 179              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 7


 180              		@ sp needed
 181 0080 80BD     		pop	{r7, pc}
 182              		.cfi_endproc
 183              	.LFE66:
 185              		.section	.text.MX_TIM2_Init,"ax",%progbits
 186              		.align	1
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 190              		.fpu softvfp
 192              	MX_TIM2_Init:
 193              	.LFB67:
 166:./Core/Src/main.c **** 
 167:./Core/Src/main.c **** /**
 168:./Core/Src/main.c ****   * @brief TIM2 Initialization Function
 169:./Core/Src/main.c ****   * @param None
 170:./Core/Src/main.c ****   * @retval None
 171:./Core/Src/main.c ****   */
 172:./Core/Src/main.c **** static void MX_TIM2_Init(void)
 173:./Core/Src/main.c **** {
 194              		.loc 1 173 1
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 24
 197              		@ frame_needed = 1, uses_anonymous_args = 0
 198 0000 80B5     		push	{r7, lr}
 199              		.cfi_def_cfa_offset 8
 200              		.cfi_offset 7, -8
 201              		.cfi_offset 14, -4
 202 0002 86B0     		sub	sp, sp, #24
 203              		.cfi_def_cfa_offset 32
 204 0004 00AF     		add	r7, sp, #0
 205              		.cfi_def_cfa_register 7
 174:./Core/Src/main.c **** 
 175:./Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 176:./Core/Src/main.c **** 
 177:./Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 178:./Core/Src/main.c **** 
 179:./Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 206              		.loc 1 179 26
 207 0006 07F10803 		add	r3, r7, #8
 208 000a 0022     		movs	r2, #0
 209 000c 1A60     		str	r2, [r3]
 210 000e 5A60     		str	r2, [r3, #4]
 211 0010 9A60     		str	r2, [r3, #8]
 212 0012 DA60     		str	r2, [r3, #12]
 180:./Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 213              		.loc 1 180 27
 214 0014 3B46     		mov	r3, r7
 215 0016 0022     		movs	r2, #0
 216 0018 1A60     		str	r2, [r3]
 217 001a 5A60     		str	r2, [r3, #4]
 181:./Core/Src/main.c **** 
 182:./Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 183:./Core/Src/main.c **** 
 184:./Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 185:./Core/Src/main.c ****   htim2.Instance = TIM2;
 218              		.loc 1 185 18
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 8


 219 001c 1D4B     		ldr	r3, .L14
 220 001e 4FF08042 		mov	r2, #1073741824
 221 0022 1A60     		str	r2, [r3]
 186:./Core/Src/main.c ****   htim2.Init.Prescaler = 7999;
 222              		.loc 1 186 24
 223 0024 1B4B     		ldr	r3, .L14
 224 0026 41F63F72 		movw	r2, #7999
 225 002a 5A60     		str	r2, [r3, #4]
 187:./Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 226              		.loc 1 187 26
 227 002c 194B     		ldr	r3, .L14
 228 002e 0022     		movs	r2, #0
 229 0030 9A60     		str	r2, [r3, #8]
 188:./Core/Src/main.c ****   htim2.Init.Period = 79;
 230              		.loc 1 188 21
 231 0032 184B     		ldr	r3, .L14
 232 0034 4F22     		movs	r2, #79
 233 0036 DA60     		str	r2, [r3, #12]
 189:./Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 234              		.loc 1 189 28
 235 0038 164B     		ldr	r3, .L14
 236 003a 0022     		movs	r2, #0
 237 003c 1A61     		str	r2, [r3, #16]
 190:./Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 238              		.loc 1 190 32
 239 003e 154B     		ldr	r3, .L14
 240 0040 0022     		movs	r2, #0
 241 0042 9A61     		str	r2, [r3, #24]
 191:./Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 242              		.loc 1 191 7
 243 0044 1348     		ldr	r0, .L14
 244 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 245 004a 0346     		mov	r3, r0
 246              		.loc 1 191 6
 247 004c 002B     		cmp	r3, #0
 248 004e 01D0     		beq	.L10
 192:./Core/Src/main.c ****   {
 193:./Core/Src/main.c ****     Error_Handler();
 249              		.loc 1 193 5
 250 0050 FFF7FEFF 		bl	Error_Handler
 251              	.L10:
 194:./Core/Src/main.c ****   }
 195:./Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 252              		.loc 1 195 34
 253 0054 4FF48053 		mov	r3, #4096
 254 0058 BB60     		str	r3, [r7, #8]
 196:./Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 255              		.loc 1 196 7
 256 005a 07F10803 		add	r3, r7, #8
 257 005e 1946     		mov	r1, r3
 258 0060 0C48     		ldr	r0, .L14
 259 0062 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 260 0066 0346     		mov	r3, r0
 261              		.loc 1 196 6
 262 0068 002B     		cmp	r3, #0
 263 006a 01D0     		beq	.L11
 197:./Core/Src/main.c ****   {
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 9


 198:./Core/Src/main.c ****     Error_Handler();
 264              		.loc 1 198 5
 265 006c FFF7FEFF 		bl	Error_Handler
 266              	.L11:
 199:./Core/Src/main.c ****   }
 200:./Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 267              		.loc 1 200 37
 268 0070 0023     		movs	r3, #0
 269 0072 3B60     		str	r3, [r7]
 201:./Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 270              		.loc 1 201 33
 271 0074 0023     		movs	r3, #0
 272 0076 7B60     		str	r3, [r7, #4]
 202:./Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 273              		.loc 1 202 7
 274 0078 3B46     		mov	r3, r7
 275 007a 1946     		mov	r1, r3
 276 007c 0548     		ldr	r0, .L14
 277 007e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 278 0082 0346     		mov	r3, r0
 279              		.loc 1 202 6
 280 0084 002B     		cmp	r3, #0
 281 0086 01D0     		beq	.L13
 203:./Core/Src/main.c ****   {
 204:./Core/Src/main.c ****     Error_Handler();
 282              		.loc 1 204 5
 283 0088 FFF7FEFF 		bl	Error_Handler
 284              	.L13:
 205:./Core/Src/main.c ****   }
 206:./Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 207:./Core/Src/main.c **** 
 208:./Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 209:./Core/Src/main.c **** 
 210:./Core/Src/main.c **** }
 285              		.loc 1 210 1
 286 008c 00BF     		nop
 287 008e 1837     		adds	r7, r7, #24
 288              		.cfi_def_cfa_offset 8
 289 0090 BD46     		mov	sp, r7
 290              		.cfi_def_cfa_register 13
 291              		@ sp needed
 292 0092 80BD     		pop	{r7, pc}
 293              	.L15:
 294              		.align	2
 295              	.L14:
 296 0094 00000000 		.word	htim2
 297              		.cfi_endproc
 298              	.LFE67:
 300              		.section	.text.MX_TIM3_Init,"ax",%progbits
 301              		.align	1
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 305              		.fpu softvfp
 307              	MX_TIM3_Init:
 308              	.LFB68:
 211:./Core/Src/main.c **** 
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 10


 212:./Core/Src/main.c **** /**
 213:./Core/Src/main.c ****   * @brief TIM3 Initialization Function
 214:./Core/Src/main.c ****   * @param None
 215:./Core/Src/main.c ****   * @retval None
 216:./Core/Src/main.c ****   */
 217:./Core/Src/main.c **** static void MX_TIM3_Init(void)
 218:./Core/Src/main.c **** {
 309              		.loc 1 218 1
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 56
 312              		@ frame_needed = 1, uses_anonymous_args = 0
 313 0000 80B5     		push	{r7, lr}
 314              		.cfi_def_cfa_offset 8
 315              		.cfi_offset 7, -8
 316              		.cfi_offset 14, -4
 317 0002 8EB0     		sub	sp, sp, #56
 318              		.cfi_def_cfa_offset 64
 319 0004 00AF     		add	r7, sp, #0
 320              		.cfi_def_cfa_register 7
 219:./Core/Src/main.c **** 
 220:./Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 221:./Core/Src/main.c **** 
 222:./Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 223:./Core/Src/main.c **** 
 224:./Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 321              		.loc 1 224 26
 322 0006 07F12803 		add	r3, r7, #40
 323 000a 0022     		movs	r2, #0
 324 000c 1A60     		str	r2, [r3]
 325 000e 5A60     		str	r2, [r3, #4]
 326 0010 9A60     		str	r2, [r3, #8]
 327 0012 DA60     		str	r2, [r3, #12]
 225:./Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 328              		.loc 1 225 27
 329 0014 07F12003 		add	r3, r7, #32
 330 0018 0022     		movs	r2, #0
 331 001a 1A60     		str	r2, [r3]
 332 001c 5A60     		str	r2, [r3, #4]
 226:./Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 333              		.loc 1 226 22
 334 001e 3B1D     		adds	r3, r7, #4
 335 0020 0022     		movs	r2, #0
 336 0022 1A60     		str	r2, [r3]
 337 0024 5A60     		str	r2, [r3, #4]
 338 0026 9A60     		str	r2, [r3, #8]
 339 0028 DA60     		str	r2, [r3, #12]
 340 002a 1A61     		str	r2, [r3, #16]
 341 002c 5A61     		str	r2, [r3, #20]
 342 002e 9A61     		str	r2, [r3, #24]
 227:./Core/Src/main.c **** 
 228:./Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 229:./Core/Src/main.c **** 
 230:./Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 231:./Core/Src/main.c ****   htim3.Instance = TIM3;
 343              		.loc 1 231 18
 344 0030 2C4B     		ldr	r3, .L22
 345 0032 2D4A     		ldr	r2, .L22+4
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 11


 346 0034 1A60     		str	r2, [r3]
 232:./Core/Src/main.c ****   htim3.Init.Prescaler = 63;
 347              		.loc 1 232 24
 348 0036 2B4B     		ldr	r3, .L22
 349 0038 3F22     		movs	r2, #63
 350 003a 5A60     		str	r2, [r3, #4]
 233:./Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 351              		.loc 1 233 26
 352 003c 294B     		ldr	r3, .L22
 353 003e 0022     		movs	r2, #0
 354 0040 9A60     		str	r2, [r3, #8]
 234:./Core/Src/main.c ****   htim3.Init.Period = 999;
 355              		.loc 1 234 21
 356 0042 284B     		ldr	r3, .L22
 357 0044 40F2E732 		movw	r2, #999
 358 0048 DA60     		str	r2, [r3, #12]
 235:./Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 359              		.loc 1 235 28
 360 004a 264B     		ldr	r3, .L22
 361 004c 0022     		movs	r2, #0
 362 004e 1A61     		str	r2, [r3, #16]
 236:./Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 363              		.loc 1 236 32
 364 0050 244B     		ldr	r3, .L22
 365 0052 0022     		movs	r2, #0
 366 0054 9A61     		str	r2, [r3, #24]
 237:./Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 367              		.loc 1 237 7
 368 0056 2348     		ldr	r0, .L22
 369 0058 FFF7FEFF 		bl	HAL_TIM_Base_Init
 370 005c 0346     		mov	r3, r0
 371              		.loc 1 237 6
 372 005e 002B     		cmp	r3, #0
 373 0060 01D0     		beq	.L17
 238:./Core/Src/main.c ****   {
 239:./Core/Src/main.c ****     Error_Handler();
 374              		.loc 1 239 5
 375 0062 FFF7FEFF 		bl	Error_Handler
 376              	.L17:
 240:./Core/Src/main.c ****   }
 241:./Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 377              		.loc 1 241 34
 378 0066 4FF48053 		mov	r3, #4096
 379 006a BB62     		str	r3, [r7, #40]
 242:./Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 380              		.loc 1 242 7
 381 006c 07F12803 		add	r3, r7, #40
 382 0070 1946     		mov	r1, r3
 383 0072 1C48     		ldr	r0, .L22
 384 0074 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 385 0078 0346     		mov	r3, r0
 386              		.loc 1 242 6
 387 007a 002B     		cmp	r3, #0
 388 007c 01D0     		beq	.L18
 243:./Core/Src/main.c ****   {
 244:./Core/Src/main.c ****     Error_Handler();
 389              		.loc 1 244 5
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 12


 390 007e FFF7FEFF 		bl	Error_Handler
 391              	.L18:
 245:./Core/Src/main.c ****   }
 246:./Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 392              		.loc 1 246 7
 393 0082 1848     		ldr	r0, .L22
 394 0084 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 395 0088 0346     		mov	r3, r0
 396              		.loc 1 246 6
 397 008a 002B     		cmp	r3, #0
 398 008c 01D0     		beq	.L19
 247:./Core/Src/main.c ****   {
 248:./Core/Src/main.c ****     Error_Handler();
 399              		.loc 1 248 5
 400 008e FFF7FEFF 		bl	Error_Handler
 401              	.L19:
 249:./Core/Src/main.c ****   }
 250:./Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 402              		.loc 1 250 37
 403 0092 0023     		movs	r3, #0
 404 0094 3B62     		str	r3, [r7, #32]
 251:./Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 405              		.loc 1 251 33
 406 0096 0023     		movs	r3, #0
 407 0098 7B62     		str	r3, [r7, #36]
 252:./Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 408              		.loc 1 252 7
 409 009a 07F12003 		add	r3, r7, #32
 410 009e 1946     		mov	r1, r3
 411 00a0 1048     		ldr	r0, .L22
 412 00a2 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 413 00a6 0346     		mov	r3, r0
 414              		.loc 1 252 6
 415 00a8 002B     		cmp	r3, #0
 416 00aa 01D0     		beq	.L20
 253:./Core/Src/main.c ****   {
 254:./Core/Src/main.c ****     Error_Handler();
 417              		.loc 1 254 5
 418 00ac FFF7FEFF 		bl	Error_Handler
 419              	.L20:
 255:./Core/Src/main.c ****   }
 256:./Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 420              		.loc 1 256 20
 421 00b0 6023     		movs	r3, #96
 422 00b2 7B60     		str	r3, [r7, #4]
 257:./Core/Src/main.c ****   sConfigOC.Pulse = 0;
 423              		.loc 1 257 19
 424 00b4 0023     		movs	r3, #0
 425 00b6 BB60     		str	r3, [r7, #8]
 258:./Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 426              		.loc 1 258 24
 427 00b8 0023     		movs	r3, #0
 428 00ba FB60     		str	r3, [r7, #12]
 259:./Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 429              		.loc 1 259 24
 430 00bc 0023     		movs	r3, #0
 431 00be 7B61     		str	r3, [r7, #20]
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 13


 260:./Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 432              		.loc 1 260 7
 433 00c0 3B1D     		adds	r3, r7, #4
 434 00c2 0022     		movs	r2, #0
 435 00c4 1946     		mov	r1, r3
 436 00c6 0748     		ldr	r0, .L22
 437 00c8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 438 00cc 0346     		mov	r3, r0
 439              		.loc 1 260 6
 440 00ce 002B     		cmp	r3, #0
 441 00d0 01D0     		beq	.L21
 261:./Core/Src/main.c ****   {
 262:./Core/Src/main.c ****     Error_Handler();
 442              		.loc 1 262 5
 443 00d2 FFF7FEFF 		bl	Error_Handler
 444              	.L21:
 263:./Core/Src/main.c ****   }
 264:./Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 265:./Core/Src/main.c **** 
 266:./Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 267:./Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 445              		.loc 1 267 3
 446 00d6 0348     		ldr	r0, .L22
 447 00d8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 268:./Core/Src/main.c **** 
 269:./Core/Src/main.c **** }
 448              		.loc 1 269 1
 449 00dc 00BF     		nop
 450 00de 3837     		adds	r7, r7, #56
 451              		.cfi_def_cfa_offset 8
 452 00e0 BD46     		mov	sp, r7
 453              		.cfi_def_cfa_register 13
 454              		@ sp needed
 455 00e2 80BD     		pop	{r7, pc}
 456              	.L23:
 457              		.align	2
 458              	.L22:
 459 00e4 00000000 		.word	htim3
 460 00e8 00040040 		.word	1073742848
 461              		.cfi_endproc
 462              	.LFE68:
 464              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 465              		.align	1
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 469              		.fpu softvfp
 471              	MX_USART2_UART_Init:
 472              	.LFB69:
 270:./Core/Src/main.c **** 
 271:./Core/Src/main.c **** /**
 272:./Core/Src/main.c ****   * @brief USART2 Initialization Function
 273:./Core/Src/main.c ****   * @param None
 274:./Core/Src/main.c ****   * @retval None
 275:./Core/Src/main.c ****   */
 276:./Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 277:./Core/Src/main.c **** {
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 14


 473              		.loc 1 277 1
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 1, uses_anonymous_args = 0
 477 0000 80B5     		push	{r7, lr}
 478              		.cfi_def_cfa_offset 8
 479              		.cfi_offset 7, -8
 480              		.cfi_offset 14, -4
 481 0002 00AF     		add	r7, sp, #0
 482              		.cfi_def_cfa_register 7
 278:./Core/Src/main.c **** 
 279:./Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 280:./Core/Src/main.c **** 
 281:./Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 282:./Core/Src/main.c **** 
 283:./Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 284:./Core/Src/main.c **** 
 285:./Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 286:./Core/Src/main.c ****   huart2.Instance = USART2;
 483              		.loc 1 286 19
 484 0004 114B     		ldr	r3, .L27
 485 0006 124A     		ldr	r2, .L27+4
 486 0008 1A60     		str	r2, [r3]
 287:./Core/Src/main.c ****   huart2.Init.BaudRate = 9600;
 487              		.loc 1 287 24
 488 000a 104B     		ldr	r3, .L27
 489 000c 4FF41652 		mov	r2, #9600
 490 0010 5A60     		str	r2, [r3, #4]
 288:./Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 491              		.loc 1 288 26
 492 0012 0E4B     		ldr	r3, .L27
 493 0014 0022     		movs	r2, #0
 494 0016 9A60     		str	r2, [r3, #8]
 289:./Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 495              		.loc 1 289 24
 496 0018 0C4B     		ldr	r3, .L27
 497 001a 0022     		movs	r2, #0
 498 001c DA60     		str	r2, [r3, #12]
 290:./Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 499              		.loc 1 290 22
 500 001e 0B4B     		ldr	r3, .L27
 501 0020 0022     		movs	r2, #0
 502 0022 1A61     		str	r2, [r3, #16]
 291:./Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 503              		.loc 1 291 20
 504 0024 094B     		ldr	r3, .L27
 505 0026 0C22     		movs	r2, #12
 506 0028 5A61     		str	r2, [r3, #20]
 292:./Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 507              		.loc 1 292 25
 508 002a 084B     		ldr	r3, .L27
 509 002c 0022     		movs	r2, #0
 510 002e 9A61     		str	r2, [r3, #24]
 293:./Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 511              		.loc 1 293 28
 512 0030 064B     		ldr	r3, .L27
 513 0032 0022     		movs	r2, #0
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 15


 514 0034 DA61     		str	r2, [r3, #28]
 294:./Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 515              		.loc 1 294 7
 516 0036 0548     		ldr	r0, .L27
 517 0038 FFF7FEFF 		bl	HAL_UART_Init
 518 003c 0346     		mov	r3, r0
 519              		.loc 1 294 6
 520 003e 002B     		cmp	r3, #0
 521 0040 01D0     		beq	.L26
 295:./Core/Src/main.c ****   {
 296:./Core/Src/main.c ****     Error_Handler();
 522              		.loc 1 296 5
 523 0042 FFF7FEFF 		bl	Error_Handler
 524              	.L26:
 297:./Core/Src/main.c ****   }
 298:./Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 299:./Core/Src/main.c **** 
 300:./Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 301:./Core/Src/main.c **** 
 302:./Core/Src/main.c **** }
 525              		.loc 1 302 1
 526 0046 00BF     		nop
 527 0048 80BD     		pop	{r7, pc}
 528              	.L28:
 529 004a 00BF     		.align	2
 530              	.L27:
 531 004c 00000000 		.word	huart2
 532 0050 00440040 		.word	1073759232
 533              		.cfi_endproc
 534              	.LFE69:
 536              		.section	.text.MX_GPIO_Init,"ax",%progbits
 537              		.align	1
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 541              		.fpu softvfp
 543              	MX_GPIO_Init:
 544              	.LFB70:
 303:./Core/Src/main.c **** 
 304:./Core/Src/main.c **** /**
 305:./Core/Src/main.c ****   * @brief GPIO Initialization Function
 306:./Core/Src/main.c ****   * @param None
 307:./Core/Src/main.c ****   * @retval None
 308:./Core/Src/main.c ****   */
 309:./Core/Src/main.c **** static void MX_GPIO_Init(void)
 310:./Core/Src/main.c **** {
 545              		.loc 1 310 1
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 24
 548              		@ frame_needed = 1, uses_anonymous_args = 0
 549 0000 80B5     		push	{r7, lr}
 550              		.cfi_def_cfa_offset 8
 551              		.cfi_offset 7, -8
 552              		.cfi_offset 14, -4
 553 0002 86B0     		sub	sp, sp, #24
 554              		.cfi_def_cfa_offset 32
 555 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 16


 556              		.cfi_def_cfa_register 7
 311:./Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 557              		.loc 1 311 20
 558 0006 07F10803 		add	r3, r7, #8
 559 000a 0022     		movs	r2, #0
 560 000c 1A60     		str	r2, [r3]
 561 000e 5A60     		str	r2, [r3, #4]
 562 0010 9A60     		str	r2, [r3, #8]
 563 0012 DA60     		str	r2, [r3, #12]
 564              	.LBB4:
 312:./Core/Src/main.c **** 
 313:./Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 314:./Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 565              		.loc 1 314 3
 566 0014 2E4B     		ldr	r3, .L30
 567 0016 9B69     		ldr	r3, [r3, #24]
 568 0018 2D4A     		ldr	r2, .L30
 569 001a 43F00403 		orr	r3, r3, #4
 570 001e 9361     		str	r3, [r2, #24]
 571 0020 2B4B     		ldr	r3, .L30
 572 0022 9B69     		ldr	r3, [r3, #24]
 573 0024 03F00403 		and	r3, r3, #4
 574 0028 7B60     		str	r3, [r7, #4]
 575 002a 7B68     		ldr	r3, [r7, #4]
 576              	.LBE4:
 577              	.LBB5:
 315:./Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 578              		.loc 1 315 3
 579 002c 284B     		ldr	r3, .L30
 580 002e 9B69     		ldr	r3, [r3, #24]
 581 0030 274A     		ldr	r2, .L30
 582 0032 43F00803 		orr	r3, r3, #8
 583 0036 9361     		str	r3, [r2, #24]
 584 0038 254B     		ldr	r3, .L30
 585 003a 9B69     		ldr	r3, [r3, #24]
 586 003c 03F00803 		and	r3, r3, #8
 587 0040 3B60     		str	r3, [r7]
 588 0042 3B68     		ldr	r3, [r7]
 589              	.LBE5:
 316:./Core/Src/main.c **** 
 317:./Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 318:./Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, PEDES_R_Pin|B1_Pin|B2_Pin|A2_Pin, GPIO_PIN_RESET);
 590              		.loc 1 318 3
 591 0044 0022     		movs	r2, #0
 592 0046 4FF48761 		mov	r1, #1080
 593 004a 2248     		ldr	r0, .L30+4
 594 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 319:./Core/Src/main.c **** 
 320:./Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 321:./Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, PEDES_G_Pin|A1_Pin, GPIO_PIN_RESET);
 595              		.loc 1 321 3
 596 0050 0022     		movs	r2, #0
 597 0052 4FF4A061 		mov	r1, #1280
 598 0056 2048     		ldr	r0, .L30+8
 599 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 322:./Core/Src/main.c **** 
 323:./Core/Src/main.c ****   /*Configure GPIO pins : PEDES_Button_Pin Button1_Pin Button2_Pin */
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 17


 324:./Core/Src/main.c ****   GPIO_InitStruct.Pin = PEDES_Button_Pin|Button1_Pin|Button2_Pin;
 600              		.loc 1 324 23
 601 005c 1323     		movs	r3, #19
 602 005e BB60     		str	r3, [r7, #8]
 325:./Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 603              		.loc 1 325 24
 604 0060 0023     		movs	r3, #0
 605 0062 FB60     		str	r3, [r7, #12]
 326:./Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 606              		.loc 1 326 24
 607 0064 0123     		movs	r3, #1
 608 0066 3B61     		str	r3, [r7, #16]
 327:./Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 609              		.loc 1 327 3
 610 0068 07F10803 		add	r3, r7, #8
 611 006c 1946     		mov	r1, r3
 612 006e 1A48     		ldr	r0, .L30+8
 613 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 328:./Core/Src/main.c **** 
 329:./Core/Src/main.c ****   /*Configure GPIO pin : Button3_Pin */
 330:./Core/Src/main.c ****   GPIO_InitStruct.Pin = Button3_Pin;
 614              		.loc 1 330 23
 615 0074 0123     		movs	r3, #1
 616 0076 BB60     		str	r3, [r7, #8]
 331:./Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 617              		.loc 1 331 24
 618 0078 0023     		movs	r3, #0
 619 007a FB60     		str	r3, [r7, #12]
 332:./Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 620              		.loc 1 332 24
 621 007c 0123     		movs	r3, #1
 622 007e 3B61     		str	r3, [r7, #16]
 333:./Core/Src/main.c ****   HAL_GPIO_Init(Button3_GPIO_Port, &GPIO_InitStruct);
 623              		.loc 1 333 3
 624 0080 07F10803 		add	r3, r7, #8
 625 0084 1946     		mov	r1, r3
 626 0086 1348     		ldr	r0, .L30+4
 627 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 334:./Core/Src/main.c **** 
 335:./Core/Src/main.c ****   /*Configure GPIO pins : PEDES_R_Pin B1_Pin B2_Pin A2_Pin */
 336:./Core/Src/main.c ****   GPIO_InitStruct.Pin = PEDES_R_Pin|B1_Pin|B2_Pin|A2_Pin;
 628              		.loc 1 336 23
 629 008c 4FF48763 		mov	r3, #1080
 630 0090 BB60     		str	r3, [r7, #8]
 337:./Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 631              		.loc 1 337 24
 632 0092 0123     		movs	r3, #1
 633 0094 FB60     		str	r3, [r7, #12]
 338:./Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 634              		.loc 1 338 24
 635 0096 0023     		movs	r3, #0
 636 0098 3B61     		str	r3, [r7, #16]
 339:./Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 637              		.loc 1 339 25
 638 009a 0223     		movs	r3, #2
 639 009c 7B61     		str	r3, [r7, #20]
 340:./Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 18


 640              		.loc 1 340 3
 641 009e 07F10803 		add	r3, r7, #8
 642 00a2 1946     		mov	r1, r3
 643 00a4 0B48     		ldr	r0, .L30+4
 644 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 341:./Core/Src/main.c **** 
 342:./Core/Src/main.c ****   /*Configure GPIO pins : PEDES_G_Pin A1_Pin */
 343:./Core/Src/main.c ****   GPIO_InitStruct.Pin = PEDES_G_Pin|A1_Pin;
 645              		.loc 1 343 23
 646 00aa 4FF4A063 		mov	r3, #1280
 647 00ae BB60     		str	r3, [r7, #8]
 344:./Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 648              		.loc 1 344 24
 649 00b0 0123     		movs	r3, #1
 650 00b2 FB60     		str	r3, [r7, #12]
 345:./Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 651              		.loc 1 345 24
 652 00b4 0023     		movs	r3, #0
 653 00b6 3B61     		str	r3, [r7, #16]
 346:./Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 654              		.loc 1 346 25
 655 00b8 0223     		movs	r3, #2
 656 00ba 7B61     		str	r3, [r7, #20]
 347:./Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 657              		.loc 1 347 3
 658 00bc 07F10803 		add	r3, r7, #8
 659 00c0 1946     		mov	r1, r3
 660 00c2 0548     		ldr	r0, .L30+8
 661 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 348:./Core/Src/main.c **** 
 349:./Core/Src/main.c **** }
 662              		.loc 1 349 1
 663 00c8 00BF     		nop
 664 00ca 1837     		adds	r7, r7, #24
 665              		.cfi_def_cfa_offset 8
 666 00cc BD46     		mov	sp, r7
 667              		.cfi_def_cfa_register 13
 668              		@ sp needed
 669 00ce 80BD     		pop	{r7, pc}
 670              	.L31:
 671              		.align	2
 672              	.L30:
 673 00d0 00100240 		.word	1073876992
 674 00d4 000C0140 		.word	1073810432
 675 00d8 00080140 		.word	1073809408
 676              		.cfi_endproc
 677              	.LFE70:
 679              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 680              		.align	1
 681              		.global	HAL_TIM_PeriodElapsedCallback
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 685              		.fpu softvfp
 687              	HAL_TIM_PeriodElapsedCallback:
 688              	.LFB71:
 350:./Core/Src/main.c **** 
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 19


 351:./Core/Src/main.c **** /* USER CODE BEGIN 4 */
 352:./Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 689              		.loc 1 352 64
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 8
 692              		@ frame_needed = 1, uses_anonymous_args = 0
 693 0000 80B5     		push	{r7, lr}
 694              		.cfi_def_cfa_offset 8
 695              		.cfi_offset 7, -8
 696              		.cfi_offset 14, -4
 697 0002 82B0     		sub	sp, sp, #8
 698              		.cfi_def_cfa_offset 16
 699 0004 00AF     		add	r7, sp, #0
 700              		.cfi_def_cfa_register 7
 701 0006 7860     		str	r0, [r7, #4]
 353:./Core/Src/main.c **** 	if(htim->Instance == TIM2) {
 702              		.loc 1 353 9
 703 0008 7B68     		ldr	r3, [r7, #4]
 704 000a 1B68     		ldr	r3, [r3]
 705              		.loc 1 353 4
 706 000c B3F1804F 		cmp	r3, #1073741824
 707 0010 01D1     		bne	.L33
 354:./Core/Src/main.c **** 		button_reading();
 708              		.loc 1 354 3
 709 0012 FFF7FEFF 		bl	button_reading
 710              	.L33:
 355:./Core/Src/main.c **** 	}
 356:./Core/Src/main.c **** 	timerRun();
 711              		.loc 1 356 2
 712 0016 FFF7FEFF 		bl	timerRun
 357:./Core/Src/main.c **** }
 713              		.loc 1 357 1
 714 001a 00BF     		nop
 715 001c 0837     		adds	r7, r7, #8
 716              		.cfi_def_cfa_offset 8
 717 001e BD46     		mov	sp, r7
 718              		.cfi_def_cfa_register 13
 719              		@ sp needed
 720 0020 80BD     		pop	{r7, pc}
 721              		.cfi_endproc
 722              	.LFE71:
 724              		.section	.text.Error_Handler,"ax",%progbits
 725              		.align	1
 726              		.global	Error_Handler
 727              		.syntax unified
 728              		.thumb
 729              		.thumb_func
 730              		.fpu softvfp
 732              	Error_Handler:
 733              	.LFB72:
 358:./Core/Src/main.c **** /* USER CODE END 4 */
 359:./Core/Src/main.c **** 
 360:./Core/Src/main.c **** /**
 361:./Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 362:./Core/Src/main.c ****   * @retval None
 363:./Core/Src/main.c ****   */
 364:./Core/Src/main.c **** void Error_Handler(void)
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 20


 365:./Core/Src/main.c **** {
 734              		.loc 1 365 1
 735              		.cfi_startproc
 736              		@ args = 0, pretend = 0, frame = 0
 737              		@ frame_needed = 1, uses_anonymous_args = 0
 738              		@ link register save eliminated.
 739 0000 80B4     		push	{r7}
 740              		.cfi_def_cfa_offset 4
 741              		.cfi_offset 7, -4
 742 0002 00AF     		add	r7, sp, #0
 743              		.cfi_def_cfa_register 7
 744              	.LBB6:
 745              	.LBB7:
 746              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 21


  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 22


 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 747              		.loc 2 142 3
 748              		.syntax unified
 749              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 750 0004 72B6     		cpsid i
 751              	@ 0 "" 2
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 752              		.loc 2 143 1
 753              		.thumb
 754              		.syntax unified
 755 0006 00BF     		nop
 756              	.L35:
 757              	.LBE7:
 758              	.LBE6:
 366:./Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 367:./Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 23


 368:./Core/Src/main.c ****   __disable_irq();
 369:./Core/Src/main.c ****   while (1)
 759              		.loc 1 369 9 discriminator 1
 760 0008 FEE7     		b	.L35
 761              		.cfi_endproc
 762              	.LFE72:
 764              		.text
 765              	.Letext0:
 766              		.file 3 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 767              		.file 4 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 768              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
 769              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 770              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 771              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 772              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 773              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 774              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 775              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 776              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 777              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 778              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 779              		.file 16 "Core/Inc/main.h"
 780              		.file 17 "Core/Inc/software_timer.h"
 781              		.file 18 "Core/Inc/global.h"
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
                            *COM*:0000000000000048 htim2
                            *COM*:0000000000000048 htim3
                            *COM*:0000000000000044 huart2
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:19     .text.main:0000000000000000 $t
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:27     .text.main:0000000000000000 main
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:90     .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:543    .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:192    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:307    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:471    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:77     .text.main:0000000000000044 $d
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:83     .text.SystemClock_Config:0000000000000000 $t
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:732    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:186    .text.MX_TIM2_Init:0000000000000000 $t
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:296    .text.MX_TIM2_Init:0000000000000094 $d
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:301    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:459    .text.MX_TIM3_Init:00000000000000e4 $d
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:465    .text.MX_USART2_UART_Init:0000000000000000 $t
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:531    .text.MX_USART2_UART_Init:000000000000004c $d
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:537    .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:673    .text.MX_GPIO_Init:00000000000000d0 $d
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:680    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:687    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s:725    .text.Error_Handler:0000000000000000 $t
                           .group:0000000000000000 wm4.0.e890922d021f7fff2fbf219cb2b38f03
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.21.98635006afa9a018cfa5e0632ed4968b
                           .group:0000000000000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:0000000000000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:0000000000000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.225e4f5469716fdeef823d1102f5b23e
                           .group:0000000000000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:0000000000000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:0000000000000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.91ba5b544a4c2be2620a1e7ff0049e10
                           .group:0000000000000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.57.18d01ce1aa74e9fb44dbf16f821a574a
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.95.21591bbc513aaa813c0b8640c3b32517
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.22.8763f99bc1e3e2dcf0febe9161d81b37
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1202.f8e5f9e0cf4eef7840facf5396029056
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.22.fa638d688dcc57ca806fe6a7831b0d04
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.22.51a50ef3512cd78017ce666a32d364bf
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.263.f5ebf2f545ade59412ab9261c8e35dc4
                           .group:0000000000000000 wm4.stm32f1xx_hal_exti.h.22.e26491d042c8079c3ca67eca341af862
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.22.3c14338534886827bf3aeaa2a7f412a1
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.22.001ac4d7f81ccbdcae49bd65c13858c8
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.409.cafcd2cfe701091535636be537c18293
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.22.b5f4174bb6a50d95405567b8f50e0900
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.22.5cea9a7210e6315b41724b47b5fdf203
ARM GAS  C:\Users\kd\AppData\Local\Temp\ccoaIqWE.s 			page 25


                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.22.d4e19c21f2a86fa2f8ec2c2d5f1ab2af
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.22.3438c476faafc3240bf146f143df3fcd
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.22.a16e206564e97dbace9faae59a0d6008
                           .group:0000000000000000 wm4.stm32f1xx_hal_uart.h.22.5f7992e497faa36aa98f09f7214f4dbb
                           .group:0000000000000000 wm4.stm32f1xx_hal.h.88.91065c0692bed6019c34f1e9c00589fd
                           .group:0000000000000000 wm4.main.h.63.9180ad223388665f039ada817b185350
                           .group:0000000000000000 wm4.global.h.14.30b62f1ac9d7308bb8bf1b062c6776ce

UNDEFINED SYMBOLS
HAL_Init
HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
M1_fsm_run
M2_fsm_run
M3_fsm_run
M4_fsm_run
transmitdata
Pedestrian_behavior
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_UART_Init
HAL_GPIO_WritePin
HAL_GPIO_Init
button_reading
timerRun
