#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lo4192.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4192.clk[0] (.latch)                                           2.183     2.183
lo4192.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1469-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1469-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1469-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1469-add0-1[1].sumout[0] (adder)                            0.069     8.819
$mul~1469-add1-1[1].a[0] (adder)                                 2.183    11.002
$mul~1469-add1-1[1].cout[0] (adder)                              0.049    11.051
$mul~1469-add1-2[1].cin[0] (adder)                               2.183    13.234
$mul~1469-add1-2[1].cout[0] (adder)                              0.026    13.260
$mul~1469-add1-3[1].cin[0] (adder)                               2.183    15.443
$mul~1469-add1-3[1].cout[0] (adder)                              0.026    15.469
$mul~1469-add1-4[1].cin[0] (adder)                               2.183    17.652
$mul~1469-add1-4[1].cout[0] (adder)                              0.026    17.677
$mul~1469-add1-5[1].cin[0] (adder)                               2.183    19.861
$mul~1469-add1-5[1].cout[0] (adder)                              0.026    19.886
$mul~1469-add1-6[1].cin[0] (adder)                               2.183    22.069
$mul~1469-add1-6[1].cout[0] (adder)                              0.026    22.095
$mul~1469-add1-7[1].cin[0] (adder)                               2.183    24.278
$mul~1469-add1-7[1].cout[0] (adder)                              0.026    24.304
$mul~1469-add1-8[1].cin[0] (adder)                               2.183    26.487
$mul~1469-add1-8[1].cout[0] (adder)                              0.026    26.512
$mul~1469-add1-9[1].cin[0] (adder)                               2.183    28.696
$mul~1469-add1-9[1].cout[0] (adder)                              0.026    28.721
$mul~1469-add1-10[1].cin[0] (adder)                              2.183    30.904
$mul~1469-add1-10[1].cout[0] (adder)                             0.026    30.930
$mul~1469-add1-11[1].cin[0] (adder)                              2.183    33.113
$mul~1469-add1-11[1].cout[0] (adder)                             0.026    33.139
$mul~1469-add1-12[1].cin[0] (adder)                              2.183    35.322
$mul~1469-add1-12[1].cout[0] (adder)                             0.026    35.348
$mul~1469-add1-13[1].cin[0] (adder)                              2.183    37.531
$mul~1469-add1-13[1].cout[0] (adder)                             0.026    37.556
$mul~1469-add1-14[1].cin[0] (adder)                              2.183    39.740
$mul~1469-add1-14[1].cout[0] (adder)                             0.026    39.765
$mul~1469-add1-15[1].cin[0] (adder)                              2.183    41.948
$mul~1469-add1-15[1].cout[0] (adder)                             0.026    41.974
$mul~1469-add1-16[1].cin[0] (adder)                              2.183    44.157
$mul~1469-add1-16[1].cout[0] (adder)                             0.026    44.183
$mul~1469-add1-17[1].cin[0] (adder)                              2.183    46.366
$mul~1469-add1-17[1].cout[0] (adder)                             0.026    46.391
$mul~1469-add1-18[1].cin[0] (adder)                              2.183    48.575
$mul~1469-add1-18[1].cout[0] (adder)                             0.026    48.600
$mul~1469-add1-19[1].cin[0] (adder)                              2.183    50.783
$mul~1469-add1-19[1].cout[0] (adder)                             0.026    50.809
$mul~1469-add1-20[1].cin[0] (adder)                              2.183    52.992
$mul~1469-add1-20[1].cout[0] (adder)                             0.026    53.018
$mul~1469-add1-21[1].cin[0] (adder)                              2.183    55.201
$mul~1469-add1-21[1].cout[0] (adder)                             0.026    55.226
$mul~1469-add1-22[1].cin[0] (adder)                              2.183    57.410
$mul~1469-add1-22[1].cout[0] (adder)                             0.026    57.435
$mul~1469-add1-23[1].cin[0] (adder)                              2.183    59.618
$mul~1469-add1-23[1].cout[0] (adder)                             0.026    59.644
$mul~1469-add1-24[1].cin[0] (adder)                              2.183    61.827
$mul~1469-add1-24[1].cout[0] (adder)                             0.026    61.853
$mul~1469-add1-25[1].cin[0] (adder)                              2.183    64.036
$mul~1469-add1-25[1].cout[0] (adder)                             0.026    64.061
$mul~1469-add1-26[1].cin[0] (adder)                              2.183    66.245
$mul~1469-add1-26[1].cout[0] (adder)                             0.026    66.270
$mul~1469-add1-27[1].cin[0] (adder)                              2.183    68.453
$mul~1469-add1-27[1].cout[0] (adder)                             0.026    68.479
$mul~1469-add1-28[1].cin[0] (adder)                              2.183    70.662
$mul~1469-add1-28[1].cout[0] (adder)                             0.026    70.688
$mul~1469-add1-29[1].cin[0] (adder)                              2.183    72.871
$mul~1469-add1-29[1].cout[0] (adder)                             0.026    72.896
$mul~1469-add1-30[1].cin[0] (adder)                              2.183    75.080
$mul~1469-add1-30[1].cout[0] (adder)                             0.026    75.105
$mul~1469-add1-31[1].cin[0] (adder)                              2.183    77.288
$mul~1469-add1-31[1].cout[0] (adder)                             0.026    77.314
$mul~1469-add1-32[1].cin[0] (adder)                              2.183    79.497
$mul~1469-add1-32[1].cout[0] (adder)                             0.026    79.523
$mul~1469-add1-33[1].cin[0] (adder)                              2.183    81.706
$mul~1469-add1-33[1].cout[0] (adder)                             0.026    81.731
$mul~1469-add1-34[1].cin[0] (adder)                              2.183    83.915
$mul~1469-add1-34[1].cout[0] (adder)                             0.026    83.940
$mul~1469-add1-35[1].cin[0] (adder)                              2.183    86.123
$mul~1469-add1-35[1].cout[0] (adder)                             0.026    86.149
$mul~1469-add1-36[1].cin[0] (adder)                              2.183    88.332
$mul~1469-add1-36[1].cout[0] (adder)                             0.026    88.358
$mul~1469-add1-37[1].cin[0] (adder)                              2.183    90.541
$mul~1469-add1-37[1].sumout[0] (adder)                           0.035    90.576
n33055.in[1] (.names)                                            2.183    92.760
n33055.out[0] (.names)                                           0.132    92.891
$dffe~1468^Q~63.D[0] (.latch)                                    2.183    95.075
data arrival time                                                         95.075

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~63.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -95.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -89.910


#Path 2
Startpoint: lo2798.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2798.clk[0] (.latch)                                           2.183     2.183
lo2798.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1100-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1100-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1100-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1100-add0-1[1].sumout[0] (adder)                            0.069     8.819
$mul~1100-add1-1[1].a[0] (adder)                                 2.183    11.002
$mul~1100-add1-1[1].cout[0] (adder)                              0.049    11.051
$mul~1100-add1-2[1].cin[0] (adder)                               2.183    13.234
$mul~1100-add1-2[1].cout[0] (adder)                              0.026    13.260
$mul~1100-add1-3[1].cin[0] (adder)                               2.183    15.443
$mul~1100-add1-3[1].cout[0] (adder)                              0.026    15.469
$mul~1100-add1-4[1].cin[0] (adder)                               2.183    17.652
$mul~1100-add1-4[1].cout[0] (adder)                              0.026    17.677
$mul~1100-add1-5[1].cin[0] (adder)                               2.183    19.861
$mul~1100-add1-5[1].cout[0] (adder)                              0.026    19.886
$mul~1100-add1-6[1].cin[0] (adder)                               2.183    22.069
$mul~1100-add1-6[1].cout[0] (adder)                              0.026    22.095
$mul~1100-add1-7[1].cin[0] (adder)                               2.183    24.278
$mul~1100-add1-7[1].cout[0] (adder)                              0.026    24.304
$mul~1100-add1-8[1].cin[0] (adder)                               2.183    26.487
$mul~1100-add1-8[1].cout[0] (adder)                              0.026    26.512
$mul~1100-add1-9[1].cin[0] (adder)                               2.183    28.696
$mul~1100-add1-9[1].cout[0] (adder)                              0.026    28.721
$mul~1100-add1-10[1].cin[0] (adder)                              2.183    30.904
$mul~1100-add1-10[1].cout[0] (adder)                             0.026    30.930
$mul~1100-add1-11[1].cin[0] (adder)                              2.183    33.113
$mul~1100-add1-11[1].cout[0] (adder)                             0.026    33.139
$mul~1100-add1-12[1].cin[0] (adder)                              2.183    35.322
$mul~1100-add1-12[1].cout[0] (adder)                             0.026    35.348
$mul~1100-add1-13[1].cin[0] (adder)                              2.183    37.531
$mul~1100-add1-13[1].cout[0] (adder)                             0.026    37.556
$mul~1100-add1-14[1].cin[0] (adder)                              2.183    39.740
$mul~1100-add1-14[1].cout[0] (adder)                             0.026    39.765
$mul~1100-add1-15[1].cin[0] (adder)                              2.183    41.948
$mul~1100-add1-15[1].cout[0] (adder)                             0.026    41.974
$mul~1100-add1-16[1].cin[0] (adder)                              2.183    44.157
$mul~1100-add1-16[1].cout[0] (adder)                             0.026    44.183
$mul~1100-add1-17[1].cin[0] (adder)                              2.183    46.366
$mul~1100-add1-17[1].cout[0] (adder)                             0.026    46.391
$mul~1100-add1-18[1].cin[0] (adder)                              2.183    48.575
$mul~1100-add1-18[1].cout[0] (adder)                             0.026    48.600
$mul~1100-add1-19[1].cin[0] (adder)                              2.183    50.783
$mul~1100-add1-19[1].cout[0] (adder)                             0.026    50.809
$mul~1100-add1-20[1].cin[0] (adder)                              2.183    52.992
$mul~1100-add1-20[1].cout[0] (adder)                             0.026    53.018
$mul~1100-add1-21[1].cin[0] (adder)                              2.183    55.201
$mul~1100-add1-21[1].cout[0] (adder)                             0.026    55.226
$mul~1100-add1-22[1].cin[0] (adder)                              2.183    57.410
$mul~1100-add1-22[1].cout[0] (adder)                             0.026    57.435
$mul~1100-add1-23[1].cin[0] (adder)                              2.183    59.618
$mul~1100-add1-23[1].cout[0] (adder)                             0.026    59.644
$mul~1100-add1-24[1].cin[0] (adder)                              2.183    61.827
$mul~1100-add1-24[1].cout[0] (adder)                             0.026    61.853
$mul~1100-add1-25[1].cin[0] (adder)                              2.183    64.036
$mul~1100-add1-25[1].cout[0] (adder)                             0.026    64.061
$mul~1100-add1-26[1].cin[0] (adder)                              2.183    66.245
$mul~1100-add1-26[1].cout[0] (adder)                             0.026    66.270
$mul~1100-add1-27[1].cin[0] (adder)                              2.183    68.453
$mul~1100-add1-27[1].cout[0] (adder)                             0.026    68.479
$mul~1100-add1-28[1].cin[0] (adder)                              2.183    70.662
$mul~1100-add1-28[1].cout[0] (adder)                             0.026    70.688
$mul~1100-add1-29[1].cin[0] (adder)                              2.183    72.871
$mul~1100-add1-29[1].cout[0] (adder)                             0.026    72.896
$mul~1100-add1-30[1].cin[0] (adder)                              2.183    75.080
$mul~1100-add1-30[1].cout[0] (adder)                             0.026    75.105
$mul~1100-add1-31[1].cin[0] (adder)                              2.183    77.288
$mul~1100-add1-31[1].cout[0] (adder)                             0.026    77.314
$mul~1100-add1-32[1].cin[0] (adder)                              2.183    79.497
$mul~1100-add1-32[1].cout[0] (adder)                             0.026    79.523
$mul~1100-add1-33[1].cin[0] (adder)                              2.183    81.706
$mul~1100-add1-33[1].cout[0] (adder)                             0.026    81.731
$mul~1100-add1-34[1].cin[0] (adder)                              2.183    83.915
$mul~1100-add1-34[1].cout[0] (adder)                             0.026    83.940
$mul~1100-add1-35[1].cin[0] (adder)                              2.183    86.123
$mul~1100-add1-35[1].cout[0] (adder)                             0.026    86.149
$mul~1100-add1-36[1].cin[0] (adder)                              2.183    88.332
$mul~1100-add1-36[1].cout[0] (adder)                             0.026    88.358
$mul~1100-add1-37[1].cin[0] (adder)                              2.183    90.541
$mul~1100-add1-37[1].sumout[0] (adder)                           0.035    90.576
n25610.in[1] (.names)                                            2.183    92.760
n25610.out[0] (.names)                                           0.132    92.891
$dffe~1099^Q~63.D[0] (.latch)                                    2.183    95.075
data arrival time                                                         95.075

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~63.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -95.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -89.910


#Path 3
Startpoint: lo1499.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1499.clk[0] (.latch)                                           2.183     2.183
lo1499.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~735-1[0].b[0] (multiply)                                    2.183     4.427
$mul~735-1[0].out[0] (multiply)                                  2.140     6.567
$mul~735-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~735-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~735-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~735-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~735-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~735-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~735-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~735-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~735-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~735-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~735-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~735-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~735-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~735-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~735-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~735-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~735-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~735-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~735-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~735-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~735-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~735-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~735-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~735-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~735-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~735-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~735-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~735-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~735-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~735-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~735-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~735-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~735-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~735-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~735-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~735-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~735-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~735-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~735-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~735-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~735-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~735-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~735-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~735-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~735-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~735-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~735-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~735-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~735-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~735-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~735-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~735-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~735-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~735-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~735-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~735-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~735-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~735-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~735-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~735-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~735-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~735-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~735-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~735-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~735-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~735-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~735-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~735-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~735-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~735-add1-34[1].cout[0] (adder)                              0.026    83.940
$mul~735-add1-35[1].cin[0] (adder)                               2.183    86.123
$mul~735-add1-35[1].cout[0] (adder)                              0.026    86.149
$mul~735-add1-36[1].cin[0] (adder)                               2.183    88.332
$mul~735-add1-36[1].cout[0] (adder)                              0.026    88.358
$mul~735-add1-37[1].cin[0] (adder)                               2.183    90.541
$mul~735-add1-37[1].sumout[0] (adder)                            0.035    90.576
n18830.in[1] (.names)                                            2.183    92.760
n18830.out[0] (.names)                                           0.132    92.891
$dffe~734^Q~63.D[0] (.latch)                                     2.183    95.075
data arrival time                                                         95.075

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~63.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -95.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -89.910


#Path 4
Startpoint: lo0520.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0520.clk[0] (.latch)                                           2.183     2.183
lo0520.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~370-1[0].b[0] (multiply)                                    2.183     4.427
$mul~370-1[0].out[0] (multiply)                                  2.140     6.567
$mul~370-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~370-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~370-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~370-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~370-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~370-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~370-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~370-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~370-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~370-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~370-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~370-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~370-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~370-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~370-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~370-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~370-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~370-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~370-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~370-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~370-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~370-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~370-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~370-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~370-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~370-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~370-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~370-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~370-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~370-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~370-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~370-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~370-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~370-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~370-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~370-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~370-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~370-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~370-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~370-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~370-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~370-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~370-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~370-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~370-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~370-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~370-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~370-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~370-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~370-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~370-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~370-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~370-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~370-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~370-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~370-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~370-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~370-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~370-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~370-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~370-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~370-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~370-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~370-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~370-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~370-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~370-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~370-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~370-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~370-add1-34[1].cout[0] (adder)                              0.026    83.940
$mul~370-add1-35[1].cin[0] (adder)                               2.183    86.123
$mul~370-add1-35[1].cout[0] (adder)                              0.026    86.149
$mul~370-add1-36[1].cin[0] (adder)                               2.183    88.332
$mul~370-add1-36[1].cout[0] (adder)                              0.026    88.358
$mul~370-add1-37[1].cin[0] (adder)                               2.183    90.541
$mul~370-add1-37[1].sumout[0] (adder)                            0.035    90.576
n14967.in[1] (.names)                                            2.183    92.760
n14967.out[0] (.names)                                           0.132    92.891
$dffe~369^Q~63.D[0] (.latch)                                     2.183    95.075
data arrival time                                                         95.075

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~63.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -95.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -89.910


#Path 5
Startpoint: lo0520.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0520.clk[0] (.latch)                                           2.183     2.183
lo0520.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~370-1[0].b[0] (multiply)                                    2.183     4.427
$mul~370-1[0].out[0] (multiply)                                  2.140     6.567
$mul~370-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~370-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~370-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~370-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~370-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~370-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~370-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~370-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~370-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~370-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~370-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~370-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~370-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~370-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~370-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~370-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~370-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~370-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~370-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~370-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~370-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~370-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~370-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~370-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~370-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~370-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~370-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~370-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~370-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~370-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~370-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~370-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~370-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~370-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~370-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~370-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~370-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~370-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~370-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~370-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~370-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~370-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~370-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~370-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~370-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~370-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~370-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~370-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~370-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~370-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~370-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~370-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~370-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~370-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~370-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~370-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~370-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~370-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~370-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~370-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~370-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~370-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~370-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~370-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~370-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~370-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~370-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~370-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~370-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~370-add1-34[1].cout[0] (adder)                              0.026    83.940
$mul~370-add1-35[1].cin[0] (adder)                               2.183    86.123
$mul~370-add1-35[1].cout[0] (adder)                              0.026    86.149
$mul~370-add1-36[1].cin[0] (adder)                               2.183    88.332
$mul~370-add1-36[1].sumout[0] (adder)                            0.035    88.368
n14962.in[1] (.names)                                            2.183    90.551
n14962.out[0] (.names)                                           0.132    90.683
$dffe~369^Q~62.D[0] (.latch)                                     2.183    92.866
data arrival time                                                         92.866

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~62.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -92.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -87.701


#Path 6
Startpoint: lo1499.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1499.clk[0] (.latch)                                           2.183     2.183
lo1499.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~735-1[0].b[0] (multiply)                                    2.183     4.427
$mul~735-1[0].out[0] (multiply)                                  2.140     6.567
$mul~735-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~735-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~735-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~735-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~735-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~735-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~735-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~735-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~735-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~735-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~735-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~735-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~735-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~735-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~735-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~735-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~735-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~735-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~735-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~735-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~735-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~735-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~735-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~735-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~735-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~735-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~735-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~735-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~735-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~735-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~735-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~735-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~735-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~735-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~735-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~735-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~735-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~735-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~735-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~735-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~735-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~735-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~735-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~735-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~735-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~735-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~735-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~735-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~735-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~735-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~735-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~735-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~735-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~735-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~735-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~735-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~735-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~735-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~735-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~735-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~735-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~735-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~735-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~735-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~735-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~735-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~735-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~735-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~735-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~735-add1-34[1].cout[0] (adder)                              0.026    83.940
$mul~735-add1-35[1].cin[0] (adder)                               2.183    86.123
$mul~735-add1-35[1].cout[0] (adder)                              0.026    86.149
$mul~735-add1-36[1].cin[0] (adder)                               2.183    88.332
$mul~735-add1-36[1].sumout[0] (adder)                            0.035    88.368
n18825.in[1] (.names)                                            2.183    90.551
n18825.out[0] (.names)                                           0.132    90.683
$dffe~734^Q~62.D[0] (.latch)                                     2.183    92.866
data arrival time                                                         92.866

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~62.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -92.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -87.701


#Path 7
Startpoint: lo2798.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2798.clk[0] (.latch)                                           2.183     2.183
lo2798.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1100-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1100-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1100-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1100-add0-1[1].sumout[0] (adder)                            0.069     8.819
$mul~1100-add1-1[1].a[0] (adder)                                 2.183    11.002
$mul~1100-add1-1[1].cout[0] (adder)                              0.049    11.051
$mul~1100-add1-2[1].cin[0] (adder)                               2.183    13.234
$mul~1100-add1-2[1].cout[0] (adder)                              0.026    13.260
$mul~1100-add1-3[1].cin[0] (adder)                               2.183    15.443
$mul~1100-add1-3[1].cout[0] (adder)                              0.026    15.469
$mul~1100-add1-4[1].cin[0] (adder)                               2.183    17.652
$mul~1100-add1-4[1].cout[0] (adder)                              0.026    17.677
$mul~1100-add1-5[1].cin[0] (adder)                               2.183    19.861
$mul~1100-add1-5[1].cout[0] (adder)                              0.026    19.886
$mul~1100-add1-6[1].cin[0] (adder)                               2.183    22.069
$mul~1100-add1-6[1].cout[0] (adder)                              0.026    22.095
$mul~1100-add1-7[1].cin[0] (adder)                               2.183    24.278
$mul~1100-add1-7[1].cout[0] (adder)                              0.026    24.304
$mul~1100-add1-8[1].cin[0] (adder)                               2.183    26.487
$mul~1100-add1-8[1].cout[0] (adder)                              0.026    26.512
$mul~1100-add1-9[1].cin[0] (adder)                               2.183    28.696
$mul~1100-add1-9[1].cout[0] (adder)                              0.026    28.721
$mul~1100-add1-10[1].cin[0] (adder)                              2.183    30.904
$mul~1100-add1-10[1].cout[0] (adder)                             0.026    30.930
$mul~1100-add1-11[1].cin[0] (adder)                              2.183    33.113
$mul~1100-add1-11[1].cout[0] (adder)                             0.026    33.139
$mul~1100-add1-12[1].cin[0] (adder)                              2.183    35.322
$mul~1100-add1-12[1].cout[0] (adder)                             0.026    35.348
$mul~1100-add1-13[1].cin[0] (adder)                              2.183    37.531
$mul~1100-add1-13[1].cout[0] (adder)                             0.026    37.556
$mul~1100-add1-14[1].cin[0] (adder)                              2.183    39.740
$mul~1100-add1-14[1].cout[0] (adder)                             0.026    39.765
$mul~1100-add1-15[1].cin[0] (adder)                              2.183    41.948
$mul~1100-add1-15[1].cout[0] (adder)                             0.026    41.974
$mul~1100-add1-16[1].cin[0] (adder)                              2.183    44.157
$mul~1100-add1-16[1].cout[0] (adder)                             0.026    44.183
$mul~1100-add1-17[1].cin[0] (adder)                              2.183    46.366
$mul~1100-add1-17[1].cout[0] (adder)                             0.026    46.391
$mul~1100-add1-18[1].cin[0] (adder)                              2.183    48.575
$mul~1100-add1-18[1].cout[0] (adder)                             0.026    48.600
$mul~1100-add1-19[1].cin[0] (adder)                              2.183    50.783
$mul~1100-add1-19[1].cout[0] (adder)                             0.026    50.809
$mul~1100-add1-20[1].cin[0] (adder)                              2.183    52.992
$mul~1100-add1-20[1].cout[0] (adder)                             0.026    53.018
$mul~1100-add1-21[1].cin[0] (adder)                              2.183    55.201
$mul~1100-add1-21[1].cout[0] (adder)                             0.026    55.226
$mul~1100-add1-22[1].cin[0] (adder)                              2.183    57.410
$mul~1100-add1-22[1].cout[0] (adder)                             0.026    57.435
$mul~1100-add1-23[1].cin[0] (adder)                              2.183    59.618
$mul~1100-add1-23[1].cout[0] (adder)                             0.026    59.644
$mul~1100-add1-24[1].cin[0] (adder)                              2.183    61.827
$mul~1100-add1-24[1].cout[0] (adder)                             0.026    61.853
$mul~1100-add1-25[1].cin[0] (adder)                              2.183    64.036
$mul~1100-add1-25[1].cout[0] (adder)                             0.026    64.061
$mul~1100-add1-26[1].cin[0] (adder)                              2.183    66.245
$mul~1100-add1-26[1].cout[0] (adder)                             0.026    66.270
$mul~1100-add1-27[1].cin[0] (adder)                              2.183    68.453
$mul~1100-add1-27[1].cout[0] (adder)                             0.026    68.479
$mul~1100-add1-28[1].cin[0] (adder)                              2.183    70.662
$mul~1100-add1-28[1].cout[0] (adder)                             0.026    70.688
$mul~1100-add1-29[1].cin[0] (adder)                              2.183    72.871
$mul~1100-add1-29[1].cout[0] (adder)                             0.026    72.896
$mul~1100-add1-30[1].cin[0] (adder)                              2.183    75.080
$mul~1100-add1-30[1].cout[0] (adder)                             0.026    75.105
$mul~1100-add1-31[1].cin[0] (adder)                              2.183    77.288
$mul~1100-add1-31[1].cout[0] (adder)                             0.026    77.314
$mul~1100-add1-32[1].cin[0] (adder)                              2.183    79.497
$mul~1100-add1-32[1].cout[0] (adder)                             0.026    79.523
$mul~1100-add1-33[1].cin[0] (adder)                              2.183    81.706
$mul~1100-add1-33[1].cout[0] (adder)                             0.026    81.731
$mul~1100-add1-34[1].cin[0] (adder)                              2.183    83.915
$mul~1100-add1-34[1].cout[0] (adder)                             0.026    83.940
$mul~1100-add1-35[1].cin[0] (adder)                              2.183    86.123
$mul~1100-add1-35[1].cout[0] (adder)                             0.026    86.149
$mul~1100-add1-36[1].cin[0] (adder)                              2.183    88.332
$mul~1100-add1-36[1].sumout[0] (adder)                           0.035    88.368
n25605.in[1] (.names)                                            2.183    90.551
n25605.out[0] (.names)                                           0.132    90.683
$dffe~1099^Q~62.D[0] (.latch)                                    2.183    92.866
data arrival time                                                         92.866

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~62.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -92.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -87.701


#Path 8
Startpoint: lo4192.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4192.clk[0] (.latch)                                           2.183     2.183
lo4192.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1469-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1469-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1469-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1469-add0-1[1].sumout[0] (adder)                            0.069     8.819
$mul~1469-add1-1[1].a[0] (adder)                                 2.183    11.002
$mul~1469-add1-1[1].cout[0] (adder)                              0.049    11.051
$mul~1469-add1-2[1].cin[0] (adder)                               2.183    13.234
$mul~1469-add1-2[1].cout[0] (adder)                              0.026    13.260
$mul~1469-add1-3[1].cin[0] (adder)                               2.183    15.443
$mul~1469-add1-3[1].cout[0] (adder)                              0.026    15.469
$mul~1469-add1-4[1].cin[0] (adder)                               2.183    17.652
$mul~1469-add1-4[1].cout[0] (adder)                              0.026    17.677
$mul~1469-add1-5[1].cin[0] (adder)                               2.183    19.861
$mul~1469-add1-5[1].cout[0] (adder)                              0.026    19.886
$mul~1469-add1-6[1].cin[0] (adder)                               2.183    22.069
$mul~1469-add1-6[1].cout[0] (adder)                              0.026    22.095
$mul~1469-add1-7[1].cin[0] (adder)                               2.183    24.278
$mul~1469-add1-7[1].cout[0] (adder)                              0.026    24.304
$mul~1469-add1-8[1].cin[0] (adder)                               2.183    26.487
$mul~1469-add1-8[1].cout[0] (adder)                              0.026    26.512
$mul~1469-add1-9[1].cin[0] (adder)                               2.183    28.696
$mul~1469-add1-9[1].cout[0] (adder)                              0.026    28.721
$mul~1469-add1-10[1].cin[0] (adder)                              2.183    30.904
$mul~1469-add1-10[1].cout[0] (adder)                             0.026    30.930
$mul~1469-add1-11[1].cin[0] (adder)                              2.183    33.113
$mul~1469-add1-11[1].cout[0] (adder)                             0.026    33.139
$mul~1469-add1-12[1].cin[0] (adder)                              2.183    35.322
$mul~1469-add1-12[1].cout[0] (adder)                             0.026    35.348
$mul~1469-add1-13[1].cin[0] (adder)                              2.183    37.531
$mul~1469-add1-13[1].cout[0] (adder)                             0.026    37.556
$mul~1469-add1-14[1].cin[0] (adder)                              2.183    39.740
$mul~1469-add1-14[1].cout[0] (adder)                             0.026    39.765
$mul~1469-add1-15[1].cin[0] (adder)                              2.183    41.948
$mul~1469-add1-15[1].cout[0] (adder)                             0.026    41.974
$mul~1469-add1-16[1].cin[0] (adder)                              2.183    44.157
$mul~1469-add1-16[1].cout[0] (adder)                             0.026    44.183
$mul~1469-add1-17[1].cin[0] (adder)                              2.183    46.366
$mul~1469-add1-17[1].cout[0] (adder)                             0.026    46.391
$mul~1469-add1-18[1].cin[0] (adder)                              2.183    48.575
$mul~1469-add1-18[1].cout[0] (adder)                             0.026    48.600
$mul~1469-add1-19[1].cin[0] (adder)                              2.183    50.783
$mul~1469-add1-19[1].cout[0] (adder)                             0.026    50.809
$mul~1469-add1-20[1].cin[0] (adder)                              2.183    52.992
$mul~1469-add1-20[1].cout[0] (adder)                             0.026    53.018
$mul~1469-add1-21[1].cin[0] (adder)                              2.183    55.201
$mul~1469-add1-21[1].cout[0] (adder)                             0.026    55.226
$mul~1469-add1-22[1].cin[0] (adder)                              2.183    57.410
$mul~1469-add1-22[1].cout[0] (adder)                             0.026    57.435
$mul~1469-add1-23[1].cin[0] (adder)                              2.183    59.618
$mul~1469-add1-23[1].cout[0] (adder)                             0.026    59.644
$mul~1469-add1-24[1].cin[0] (adder)                              2.183    61.827
$mul~1469-add1-24[1].cout[0] (adder)                             0.026    61.853
$mul~1469-add1-25[1].cin[0] (adder)                              2.183    64.036
$mul~1469-add1-25[1].cout[0] (adder)                             0.026    64.061
$mul~1469-add1-26[1].cin[0] (adder)                              2.183    66.245
$mul~1469-add1-26[1].cout[0] (adder)                             0.026    66.270
$mul~1469-add1-27[1].cin[0] (adder)                              2.183    68.453
$mul~1469-add1-27[1].cout[0] (adder)                             0.026    68.479
$mul~1469-add1-28[1].cin[0] (adder)                              2.183    70.662
$mul~1469-add1-28[1].cout[0] (adder)                             0.026    70.688
$mul~1469-add1-29[1].cin[0] (adder)                              2.183    72.871
$mul~1469-add1-29[1].cout[0] (adder)                             0.026    72.896
$mul~1469-add1-30[1].cin[0] (adder)                              2.183    75.080
$mul~1469-add1-30[1].cout[0] (adder)                             0.026    75.105
$mul~1469-add1-31[1].cin[0] (adder)                              2.183    77.288
$mul~1469-add1-31[1].cout[0] (adder)                             0.026    77.314
$mul~1469-add1-32[1].cin[0] (adder)                              2.183    79.497
$mul~1469-add1-32[1].cout[0] (adder)                             0.026    79.523
$mul~1469-add1-33[1].cin[0] (adder)                              2.183    81.706
$mul~1469-add1-33[1].cout[0] (adder)                             0.026    81.731
$mul~1469-add1-34[1].cin[0] (adder)                              2.183    83.915
$mul~1469-add1-34[1].cout[0] (adder)                             0.026    83.940
$mul~1469-add1-35[1].cin[0] (adder)                              2.183    86.123
$mul~1469-add1-35[1].cout[0] (adder)                             0.026    86.149
$mul~1469-add1-36[1].cin[0] (adder)                              2.183    88.332
$mul~1469-add1-36[1].sumout[0] (adder)                           0.035    88.368
n33050.in[1] (.names)                                            2.183    90.551
n33050.out[0] (.names)                                           0.132    90.683
$dffe~1468^Q~62.D[0] (.latch)                                    2.183    92.866
data arrival time                                                         92.866

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~62.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -92.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -87.701


#Path 9
Startpoint: lo2298.Q[0] (.latch clocked by clk)
Endpoint  : lo2295.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2298.clk[0] (.latch)                                           2.183     2.183
lo2298.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34739.in[0] (.names)                                        2.183     4.427
new_n34739.out[0] (.names)                                       0.180     4.606
new_n34738.in[4] (.names)                                        2.183     6.790
new_n34738.out[0] (.names)                                       0.180     6.969
new_n34737.in[4] (.names)                                        2.183     9.152
new_n34737.out[0] (.names)                                       0.180     9.332
new_n34736.in[0] (.names)                                        2.183    11.515
new_n34736.out[0] (.names)                                       0.180    11.695
$lt~1041^Y~0.in[1] (.names)                                      2.183    13.878
$lt~1041^Y~0.out[0] (.names)                                     0.180    14.058
$add~801^ADD~137-1[1].a[0] (adder)                               2.183    16.241
$add~801^ADD~137-1[1].sumout[0] (adder)                          0.069    16.309
$sub~1089^MIN~136-1[1].a[0] (adder)                              2.183    18.493
$sub~1089^MIN~136-1[1].cout[0] (adder)                           0.049    18.542
$sub~1089^MIN~136-2[1].cin[0] (adder)                            2.183    20.725
$sub~1089^MIN~136-2[1].cout[0] (adder)                           0.026    20.751
$sub~1089^MIN~136-3[1].cin[0] (adder)                            2.183    22.934
$sub~1089^MIN~136-3[1].cout[0] (adder)                           0.026    22.959
$sub~1089^MIN~136-4[1].cin[0] (adder)                            2.183    25.143
$sub~1089^MIN~136-4[1].cout[0] (adder)                           0.026    25.168
$sub~1089^MIN~136-5[1].cin[0] (adder)                            2.183    27.351
$sub~1089^MIN~136-5[1].cout[0] (adder)                           0.026    27.377
$sub~1089^MIN~136-6[1].cin[0] (adder)                            2.183    29.560
$sub~1089^MIN~136-6[1].cout[0] (adder)                           0.026    29.586
$sub~1089^MIN~136-7[1].cin[0] (adder)                            2.183    31.769
$sub~1089^MIN~136-7[1].cout[0] (adder)                           0.026    31.795
$sub~1089^MIN~136-8[1].cin[0] (adder)                            2.183    33.978
$sub~1089^MIN~136-8[1].cout[0] (adder)                           0.026    34.003
$sub~1089^MIN~136-9[1].cin[0] (adder)                            2.183    36.187
$sub~1089^MIN~136-9[1].cout[0] (adder)                           0.026    36.212
$sub~1089^MIN~136-10[1].cin[0] (adder)                           2.183    38.395
$sub~1089^MIN~136-10[1].cout[0] (adder)                          0.026    38.421
$sub~1089^MIN~136-11[1].cin[0] (adder)                           2.183    40.604
$sub~1089^MIN~136-11[1].cout[0] (adder)                          0.026    40.630
$sub~1089^MIN~136-12[1].cin[0] (adder)                           2.183    42.813
$sub~1089^MIN~136-12[1].cout[0] (adder)                          0.026    42.838
$sub~1089^MIN~136-13[1].cin[0] (adder)                           2.183    45.022
$sub~1089^MIN~136-13[1].cout[0] (adder)                          0.026    45.047
$sub~1089^MIN~136-14[1].cin[0] (adder)                           2.183    47.230
$sub~1089^MIN~136-14[1].cout[0] (adder)                          0.026    47.256
$sub~1089^MIN~136-15[1].cin[0] (adder)                           2.183    49.439
$sub~1089^MIN~136-15[1].cout[0] (adder)                          0.026    49.465
$sub~1089^MIN~136-16[1].cin[0] (adder)                           2.183    51.648
$sub~1089^MIN~136-16[1].cout[0] (adder)                          0.026    51.673
$sub~1089^MIN~136-17[1].cin[0] (adder)                           2.183    53.857
$sub~1089^MIN~136-17[1].cout[0] (adder)                          0.026    53.882
$sub~1089^MIN~136-18[1].cin[0] (adder)                           2.183    56.065
$sub~1089^MIN~136-18[1].cout[0] (adder)                          0.026    56.091
$sub~1089^MIN~136-19[1].cin[0] (adder)                           2.183    58.274
$sub~1089^MIN~136-19[1].cout[0] (adder)                          0.026    58.300
$sub~1089^MIN~136-20[1].cin[0] (adder)                           2.183    60.483
$sub~1089^MIN~136-20[1].cout[0] (adder)                          0.026    60.508
$sub~1089^MIN~136-21[1].cin[0] (adder)                           2.183    62.692
$sub~1089^MIN~136-21[1].cout[0] (adder)                          0.026    62.717
$sub~1089^MIN~136-22[1].cin[0] (adder)                           2.183    64.900
$sub~1089^MIN~136-22[1].cout[0] (adder)                          0.026    64.926
$sub~1089^MIN~136-23[1].cin[0] (adder)                           2.183    67.109
$sub~1089^MIN~136-23[1].cout[0] (adder)                          0.026    67.135
$sub~1089^MIN~136-24[1].cin[0] (adder)                           2.183    69.318
$sub~1089^MIN~136-24[1].cout[0] (adder)                          0.026    69.343
$sub~1089^MIN~136-25[1].cin[0] (adder)                           2.183    71.527
$sub~1089^MIN~136-25[1].cout[0] (adder)                          0.026    71.552
$sub~1089^MIN~136-26[1].cin[0] (adder)                           2.183    73.735
$sub~1089^MIN~136-26[1].cout[0] (adder)                          0.026    73.761
$sub~1089^MIN~136-27[1].cin[0] (adder)                           2.183    75.944
$sub~1089^MIN~136-27[1].cout[0] (adder)                          0.026    75.970
$sub~1089^MIN~136-28[1].cin[0] (adder)                           2.183    78.153
$sub~1089^MIN~136-28[1].cout[0] (adder)                          0.026    78.178
$sub~1089^MIN~136-29[1].cin[0] (adder)                           2.183    80.362
$sub~1089^MIN~136-29[1].cout[0] (adder)                          0.026    80.387
$sub~1089^MIN~136-30[1].cin[0] (adder)                           2.183    82.570
$sub~1089^MIN~136-30[1].cout[0] (adder)                          0.026    82.596
$sub~1089^MIN~136-31[1].cin[0] (adder)                           2.183    84.779
$sub~1089^MIN~136-31[1].cout[0] (adder)                          0.026    84.805
$sub~1089^MIN~136-32[1].cin[0] (adder)                           2.183    86.988
$sub~1089^MIN~136-32[1].sumout[0] (adder)                        0.035    87.023
li2295.in[0] (.names)                                            2.183    89.207
li2295.out[0] (.names)                                           0.132    89.338
lo2295.D[0] (.latch)                                             2.183    91.522
data arrival time                                                         91.522

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2295.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -91.522
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -86.357


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch clocked by clk)
Endpoint  : lo0556.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n34662.in[0] (.names)                                                                                                             2.183     4.427
new_n34662.out[0] (.names)                                                                                                            0.132     4.558
new_n34661_1.in[0] (.names)                                                                                                           2.183     6.742
new_n34661_1.out[0] (.names)                                                                                                          0.180     6.921
new_n34660_1.in[2] (.names)                                                                                                           2.183     9.104
new_n34660_1.out[0] (.names)                                                                                                          0.180     9.284
new_n34659.in[0] (.names)                                                                                                             2.183    11.467
new_n34659.out[0] (.names)                                                                                                            0.180    11.647
$lt~676^Y~0.in[1] (.names)                                                                                                            2.183    13.830
$lt~676^Y~0.out[0] (.names)                                                                                                           0.180    14.010
$add~436^ADD~74-1[1].a[0] (adder)                                                                                                     2.183    16.193
$add~436^ADD~74-1[1].sumout[0] (adder)                                                                                                0.069    16.262
$sub~724^MIN~73-1[1].a[0] (adder)                                                                                                     2.183    18.445
$sub~724^MIN~73-1[1].cout[0] (adder)                                                                                                  0.049    18.494
$sub~724^MIN~73-2[1].cin[0] (adder)                                                                                                   2.183    20.677
$sub~724^MIN~73-2[1].cout[0] (adder)                                                                                                  0.026    20.703
$sub~724^MIN~73-3[1].cin[0] (adder)                                                                                                   2.183    22.886
$sub~724^MIN~73-3[1].cout[0] (adder)                                                                                                  0.026    22.912
$sub~724^MIN~73-4[1].cin[0] (adder)                                                                                                   2.183    25.095
$sub~724^MIN~73-4[1].cout[0] (adder)                                                                                                  0.026    25.120
$sub~724^MIN~73-5[1].cin[0] (adder)                                                                                                   2.183    27.304
$sub~724^MIN~73-5[1].cout[0] (adder)                                                                                                  0.026    27.329
$sub~724^MIN~73-6[1].cin[0] (adder)                                                                                                   2.183    29.512
$sub~724^MIN~73-6[1].cout[0] (adder)                                                                                                  0.026    29.538
$sub~724^MIN~73-7[1].cin[0] (adder)                                                                                                   2.183    31.721
$sub~724^MIN~73-7[1].cout[0] (adder)                                                                                                  0.026    31.747
$sub~724^MIN~73-8[1].cin[0] (adder)                                                                                                   2.183    33.930
$sub~724^MIN~73-8[1].cout[0] (adder)                                                                                                  0.026    33.955
$sub~724^MIN~73-9[1].cin[0] (adder)                                                                                                   2.183    36.139
$sub~724^MIN~73-9[1].cout[0] (adder)                                                                                                  0.026    36.164
$sub~724^MIN~73-10[1].cin[0] (adder)                                                                                                  2.183    38.347
$sub~724^MIN~73-10[1].cout[0] (adder)                                                                                                 0.026    38.373
$sub~724^MIN~73-11[1].cin[0] (adder)                                                                                                  2.183    40.556
$sub~724^MIN~73-11[1].cout[0] (adder)                                                                                                 0.026    40.582
$sub~724^MIN~73-12[1].cin[0] (adder)                                                                                                  2.183    42.765
$sub~724^MIN~73-12[1].cout[0] (adder)                                                                                                 0.026    42.790
$sub~724^MIN~73-13[1].cin[0] (adder)                                                                                                  2.183    44.974
$sub~724^MIN~73-13[1].cout[0] (adder)                                                                                                 0.026    44.999
$sub~724^MIN~73-14[1].cin[0] (adder)                                                                                                  2.183    47.182
$sub~724^MIN~73-14[1].cout[0] (adder)                                                                                                 0.026    47.208
$sub~724^MIN~73-15[1].cin[0] (adder)                                                                                                  2.183    49.391
$sub~724^MIN~73-15[1].cout[0] (adder)                                                                                                 0.026    49.417
$sub~724^MIN~73-16[1].cin[0] (adder)                                                                                                  2.183    51.600
$sub~724^MIN~73-16[1].cout[0] (adder)                                                                                                 0.026    51.626
$sub~724^MIN~73-17[1].cin[0] (adder)                                                                                                  2.183    53.809
$sub~724^MIN~73-17[1].cout[0] (adder)                                                                                                 0.026    53.834
$sub~724^MIN~73-18[1].cin[0] (adder)                                                                                                  2.183    56.017
$sub~724^MIN~73-18[1].cout[0] (adder)                                                                                                 0.026    56.043
$sub~724^MIN~73-19[1].cin[0] (adder)                                                                                                  2.183    58.226
$sub~724^MIN~73-19[1].cout[0] (adder)                                                                                                 0.026    58.252
$sub~724^MIN~73-20[1].cin[0] (adder)                                                                                                  2.183    60.435
$sub~724^MIN~73-20[1].cout[0] (adder)                                                                                                 0.026    60.461
$sub~724^MIN~73-21[1].cin[0] (adder)                                                                                                  2.183    62.644
$sub~724^MIN~73-21[1].cout[0] (adder)                                                                                                 0.026    62.669
$sub~724^MIN~73-22[1].cin[0] (adder)                                                                                                  2.183    64.853
$sub~724^MIN~73-22[1].cout[0] (adder)                                                                                                 0.026    64.878
$sub~724^MIN~73-23[1].cin[0] (adder)                                                                                                  2.183    67.061
$sub~724^MIN~73-23[1].cout[0] (adder)                                                                                                 0.026    67.087
$sub~724^MIN~73-24[1].cin[0] (adder)                                                                                                  2.183    69.270
$sub~724^MIN~73-24[1].cout[0] (adder)                                                                                                 0.026    69.296
$sub~724^MIN~73-25[1].cin[0] (adder)                                                                                                  2.183    71.479
$sub~724^MIN~73-25[1].cout[0] (adder)                                                                                                 0.026    71.504
$sub~724^MIN~73-26[1].cin[0] (adder)                                                                                                  2.183    73.688
$sub~724^MIN~73-26[1].cout[0] (adder)                                                                                                 0.026    73.713
$sub~724^MIN~73-27[1].cin[0] (adder)                                                                                                  2.183    75.896
$sub~724^MIN~73-27[1].cout[0] (adder)                                                                                                 0.026    75.922
$sub~724^MIN~73-28[1].cin[0] (adder)                                                                                                  2.183    78.105
$sub~724^MIN~73-28[1].cout[0] (adder)                                                                                                 0.026    78.131
$sub~724^MIN~73-29[1].cin[0] (adder)                                                                                                  2.183    80.314
$sub~724^MIN~73-29[1].cout[0] (adder)                                                                                                 0.026    80.339
$sub~724^MIN~73-30[1].cin[0] (adder)                                                                                                  2.183    82.523
$sub~724^MIN~73-30[1].cout[0] (adder)                                                                                                 0.026    82.548
$sub~724^MIN~73-31[1].cin[0] (adder)                                                                                                  2.183    84.731
$sub~724^MIN~73-31[1].cout[0] (adder)                                                                                                 0.026    84.757
$sub~724^MIN~73-32[1].cin[0] (adder)                                                                                                  2.183    86.940
$sub~724^MIN~73-32[1].sumout[0] (adder)                                                                                               0.035    86.976
li0556.in[0] (.names)                                                                                                                 2.183    89.159
li0556.out[0] (.names)                                                                                                                0.132    89.290
lo0556.D[0] (.latch)                                                                                                                  2.183    91.474
data arrival time                                                                                                                              91.474

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0556.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -91.474
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -86.309


#Path 11
Startpoint: lo3691.Q[0] (.latch clocked by clk)
Endpoint  : lo3689.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3691.clk[0] (.latch)                                           2.183     2.183
lo3691.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34800_1.in[0] (.names)                                      2.183     4.427
new_n34800_1.out[0] (.names)                                     0.132     4.558
new_n34799.in[0] (.names)                                        2.183     6.742
new_n34799.out[0] (.names)                                       0.180     6.921
new_n34798.in[3] (.names)                                        2.183     9.104
new_n34798.out[0] (.names)                                       0.180     9.284
new_n34797.in[0] (.names)                                        2.183    11.467
new_n34797.out[0] (.names)                                       0.180    11.647
$lt~1410^Y~0.in[0] (.names)                                      2.183    13.830
$lt~1410^Y~0.out[0] (.names)                                     0.180    14.010
$add~1170^ADD~200-1[1].a[0] (adder)                              2.183    16.193
$add~1170^ADD~200-1[1].sumout[0] (adder)                         0.069    16.262
$sub~1458^MIN~199-1[1].a[0] (adder)                              2.183    18.445
$sub~1458^MIN~199-1[1].cout[0] (adder)                           0.049    18.494
$sub~1458^MIN~199-2[1].cin[0] (adder)                            2.183    20.677
$sub~1458^MIN~199-2[1].cout[0] (adder)                           0.026    20.703
$sub~1458^MIN~199-3[1].cin[0] (adder)                            2.183    22.886
$sub~1458^MIN~199-3[1].cout[0] (adder)                           0.026    22.912
$sub~1458^MIN~199-4[1].cin[0] (adder)                            2.183    25.095
$sub~1458^MIN~199-4[1].cout[0] (adder)                           0.026    25.120
$sub~1458^MIN~199-5[1].cin[0] (adder)                            2.183    27.304
$sub~1458^MIN~199-5[1].cout[0] (adder)                           0.026    27.329
$sub~1458^MIN~199-6[1].cin[0] (adder)                            2.183    29.512
$sub~1458^MIN~199-6[1].cout[0] (adder)                           0.026    29.538
$sub~1458^MIN~199-7[1].cin[0] (adder)                            2.183    31.721
$sub~1458^MIN~199-7[1].cout[0] (adder)                           0.026    31.747
$sub~1458^MIN~199-8[1].cin[0] (adder)                            2.183    33.930
$sub~1458^MIN~199-8[1].cout[0] (adder)                           0.026    33.955
$sub~1458^MIN~199-9[1].cin[0] (adder)                            2.183    36.139
$sub~1458^MIN~199-9[1].cout[0] (adder)                           0.026    36.164
$sub~1458^MIN~199-10[1].cin[0] (adder)                           2.183    38.347
$sub~1458^MIN~199-10[1].cout[0] (adder)                          0.026    38.373
$sub~1458^MIN~199-11[1].cin[0] (adder)                           2.183    40.556
$sub~1458^MIN~199-11[1].cout[0] (adder)                          0.026    40.582
$sub~1458^MIN~199-12[1].cin[0] (adder)                           2.183    42.765
$sub~1458^MIN~199-12[1].cout[0] (adder)                          0.026    42.790
$sub~1458^MIN~199-13[1].cin[0] (adder)                           2.183    44.974
$sub~1458^MIN~199-13[1].cout[0] (adder)                          0.026    44.999
$sub~1458^MIN~199-14[1].cin[0] (adder)                           2.183    47.182
$sub~1458^MIN~199-14[1].cout[0] (adder)                          0.026    47.208
$sub~1458^MIN~199-15[1].cin[0] (adder)                           2.183    49.391
$sub~1458^MIN~199-15[1].cout[0] (adder)                          0.026    49.417
$sub~1458^MIN~199-16[1].cin[0] (adder)                           2.183    51.600
$sub~1458^MIN~199-16[1].cout[0] (adder)                          0.026    51.626
$sub~1458^MIN~199-17[1].cin[0] (adder)                           2.183    53.809
$sub~1458^MIN~199-17[1].cout[0] (adder)                          0.026    53.834
$sub~1458^MIN~199-18[1].cin[0] (adder)                           2.183    56.017
$sub~1458^MIN~199-18[1].cout[0] (adder)                          0.026    56.043
$sub~1458^MIN~199-19[1].cin[0] (adder)                           2.183    58.226
$sub~1458^MIN~199-19[1].cout[0] (adder)                          0.026    58.252
$sub~1458^MIN~199-20[1].cin[0] (adder)                           2.183    60.435
$sub~1458^MIN~199-20[1].cout[0] (adder)                          0.026    60.461
$sub~1458^MIN~199-21[1].cin[0] (adder)                           2.183    62.644
$sub~1458^MIN~199-21[1].cout[0] (adder)                          0.026    62.669
$sub~1458^MIN~199-22[1].cin[0] (adder)                           2.183    64.853
$sub~1458^MIN~199-22[1].cout[0] (adder)                          0.026    64.878
$sub~1458^MIN~199-23[1].cin[0] (adder)                           2.183    67.061
$sub~1458^MIN~199-23[1].cout[0] (adder)                          0.026    67.087
$sub~1458^MIN~199-24[1].cin[0] (adder)                           2.183    69.270
$sub~1458^MIN~199-24[1].cout[0] (adder)                          0.026    69.296
$sub~1458^MIN~199-25[1].cin[0] (adder)                           2.183    71.479
$sub~1458^MIN~199-25[1].cout[0] (adder)                          0.026    71.504
$sub~1458^MIN~199-26[1].cin[0] (adder)                           2.183    73.688
$sub~1458^MIN~199-26[1].cout[0] (adder)                          0.026    73.713
$sub~1458^MIN~199-27[1].cin[0] (adder)                           2.183    75.896
$sub~1458^MIN~199-27[1].cout[0] (adder)                          0.026    75.922
$sub~1458^MIN~199-28[1].cin[0] (adder)                           2.183    78.105
$sub~1458^MIN~199-28[1].cout[0] (adder)                          0.026    78.131
$sub~1458^MIN~199-29[1].cin[0] (adder)                           2.183    80.314
$sub~1458^MIN~199-29[1].cout[0] (adder)                          0.026    80.339
$sub~1458^MIN~199-30[1].cin[0] (adder)                           2.183    82.523
$sub~1458^MIN~199-30[1].cout[0] (adder)                          0.026    82.548
$sub~1458^MIN~199-31[1].cin[0] (adder)                           2.183    84.731
$sub~1458^MIN~199-31[1].cout[0] (adder)                          0.026    84.757
$sub~1458^MIN~199-32[1].cin[0] (adder)                           2.183    86.940
$sub~1458^MIN~199-32[1].sumout[0] (adder)                        0.035    86.976
li3689.in[0] (.names)                                            2.183    89.159
li3689.out[0] (.names)                                           0.132    89.290
lo3689.D[0] (.latch)                                             2.183    91.474
data arrival time                                                         91.474

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3689.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -91.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -86.309


#Path 12
Startpoint: lo0972.Q[0] (.latch clocked by clk)
Endpoint  : lo0970.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0972.clk[0] (.latch)                                           2.183     2.183
lo0972.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34566_1.in[0] (.names)                                      2.183     4.427
new_n34566_1.out[0] (.names)                                     0.180     4.606
new_n34565_1.in[0] (.names)                                      2.183     6.790
new_n34565_1.out[0] (.names)                                     0.180     6.969
new_n34564.in[0] (.names)                                        2.183     9.152
new_n34564.out[0] (.names)                                       0.180     9.332
new_n34563.in[0] (.names)                                        2.183    11.515
new_n34563.out[0] (.names)                                       0.153    11.668
$lt~311^Y~0.in[0] (.names)                                       2.183    13.852
$lt~311^Y~0.out[0] (.names)                                      0.132    13.983
$add~71^ADD~11-1[1].a[0] (adder)                                 2.183    16.167
$add~71^ADD~11-1[1].sumout[0] (adder)                            0.069    16.235
$sub~359^MIN~10-1[1].a[0] (adder)                                2.183    18.418
$sub~359^MIN~10-1[1].cout[0] (adder)                             0.049    18.468
$sub~359^MIN~10-2[1].cin[0] (adder)                              2.183    20.651
$sub~359^MIN~10-2[1].cout[0] (adder)                             0.026    20.677
$sub~359^MIN~10-3[1].cin[0] (adder)                              2.183    22.860
$sub~359^MIN~10-3[1].cout[0] (adder)                             0.026    22.885
$sub~359^MIN~10-4[1].cin[0] (adder)                              2.183    25.068
$sub~359^MIN~10-4[1].cout[0] (adder)                             0.026    25.094
$sub~359^MIN~10-5[1].cin[0] (adder)                              2.183    27.277
$sub~359^MIN~10-5[1].cout[0] (adder)                             0.026    27.303
$sub~359^MIN~10-6[1].cin[0] (adder)                              2.183    29.486
$sub~359^MIN~10-6[1].cout[0] (adder)                             0.026    29.512
$sub~359^MIN~10-7[1].cin[0] (adder)                              2.183    31.695
$sub~359^MIN~10-7[1].cout[0] (adder)                             0.026    31.720
$sub~359^MIN~10-8[1].cin[0] (adder)                              2.183    33.904
$sub~359^MIN~10-8[1].cout[0] (adder)                             0.026    33.929
$sub~359^MIN~10-9[1].cin[0] (adder)                              2.183    36.112
$sub~359^MIN~10-9[1].cout[0] (adder)                             0.026    36.138
$sub~359^MIN~10-10[1].cin[0] (adder)                             2.183    38.321
$sub~359^MIN~10-10[1].cout[0] (adder)                            0.026    38.347
$sub~359^MIN~10-11[1].cin[0] (adder)                             2.183    40.530
$sub~359^MIN~10-11[1].cout[0] (adder)                            0.026    40.555
$sub~359^MIN~10-12[1].cin[0] (adder)                             2.183    42.739
$sub~359^MIN~10-12[1].cout[0] (adder)                            0.026    42.764
$sub~359^MIN~10-13[1].cin[0] (adder)                             2.183    44.947
$sub~359^MIN~10-13[1].cout[0] (adder)                            0.026    44.973
$sub~359^MIN~10-14[1].cin[0] (adder)                             2.183    47.156
$sub~359^MIN~10-14[1].cout[0] (adder)                            0.026    47.182
$sub~359^MIN~10-15[1].cin[0] (adder)                             2.183    49.365
$sub~359^MIN~10-15[1].cout[0] (adder)                            0.026    49.390
$sub~359^MIN~10-16[1].cin[0] (adder)                             2.183    51.574
$sub~359^MIN~10-16[1].cout[0] (adder)                            0.026    51.599
$sub~359^MIN~10-17[1].cin[0] (adder)                             2.183    53.782
$sub~359^MIN~10-17[1].cout[0] (adder)                            0.026    53.808
$sub~359^MIN~10-18[1].cin[0] (adder)                             2.183    55.991
$sub~359^MIN~10-18[1].cout[0] (adder)                            0.026    56.017
$sub~359^MIN~10-19[1].cin[0] (adder)                             2.183    58.200
$sub~359^MIN~10-19[1].cout[0] (adder)                            0.026    58.225
$sub~359^MIN~10-20[1].cin[0] (adder)                             2.183    60.409
$sub~359^MIN~10-20[1].cout[0] (adder)                            0.026    60.434
$sub~359^MIN~10-21[1].cin[0] (adder)                             2.183    62.617
$sub~359^MIN~10-21[1].cout[0] (adder)                            0.026    62.643
$sub~359^MIN~10-22[1].cin[0] (adder)                             2.183    64.826
$sub~359^MIN~10-22[1].cout[0] (adder)                            0.026    64.852
$sub~359^MIN~10-23[1].cin[0] (adder)                             2.183    67.035
$sub~359^MIN~10-23[1].cout[0] (adder)                            0.026    67.061
$sub~359^MIN~10-24[1].cin[0] (adder)                             2.183    69.244
$sub~359^MIN~10-24[1].cout[0] (adder)                            0.026    69.269
$sub~359^MIN~10-25[1].cin[0] (adder)                             2.183    71.452
$sub~359^MIN~10-25[1].cout[0] (adder)                            0.026    71.478
$sub~359^MIN~10-26[1].cin[0] (adder)                             2.183    73.661
$sub~359^MIN~10-26[1].cout[0] (adder)                            0.026    73.687
$sub~359^MIN~10-27[1].cin[0] (adder)                             2.183    75.870
$sub~359^MIN~10-27[1].cout[0] (adder)                            0.026    75.896
$sub~359^MIN~10-28[1].cin[0] (adder)                             2.183    78.079
$sub~359^MIN~10-28[1].cout[0] (adder)                            0.026    78.104
$sub~359^MIN~10-29[1].cin[0] (adder)                             2.183    80.287
$sub~359^MIN~10-29[1].cout[0] (adder)                            0.026    80.313
$sub~359^MIN~10-30[1].cin[0] (adder)                             2.183    82.496
$sub~359^MIN~10-30[1].cout[0] (adder)                            0.026    82.522
$sub~359^MIN~10-31[1].cin[0] (adder)                             2.183    84.705
$sub~359^MIN~10-31[1].cout[0] (adder)                            0.026    84.731
$sub~359^MIN~10-32[1].cin[0] (adder)                             2.183    86.914
$sub~359^MIN~10-32[1].sumout[0] (adder)                          0.035    86.949
li0970.in[0] (.names)                                            2.183    89.132
li0970.out[0] (.names)                                           0.132    89.264
lo0970.D[0] (.latch)                                             2.183    91.447
data arrival time                                                         91.447

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0970.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -91.447
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -86.283


#Path 13
Startpoint: lo0520.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0520.clk[0] (.latch)                                           2.183     2.183
lo0520.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~370-1[0].b[0] (multiply)                                    2.183     4.427
$mul~370-1[0].out[0] (multiply)                                  2.140     6.567
$mul~370-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~370-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~370-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~370-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~370-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~370-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~370-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~370-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~370-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~370-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~370-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~370-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~370-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~370-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~370-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~370-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~370-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~370-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~370-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~370-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~370-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~370-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~370-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~370-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~370-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~370-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~370-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~370-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~370-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~370-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~370-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~370-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~370-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~370-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~370-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~370-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~370-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~370-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~370-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~370-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~370-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~370-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~370-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~370-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~370-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~370-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~370-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~370-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~370-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~370-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~370-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~370-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~370-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~370-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~370-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~370-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~370-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~370-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~370-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~370-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~370-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~370-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~370-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~370-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~370-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~370-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~370-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~370-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~370-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~370-add1-34[1].cout[0] (adder)                              0.026    83.940
$mul~370-add1-35[1].cin[0] (adder)                               2.183    86.123
$mul~370-add1-35[1].sumout[0] (adder)                            0.035    86.159
n14957.in[1] (.names)                                            2.183    88.342
n14957.out[0] (.names)                                           0.132    88.474
$dffe~369^Q~61.D[0] (.latch)                                     2.183    90.657
data arrival time                                                         90.657

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~61.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -90.657
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -85.493


#Path 14
Startpoint: lo1499.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1499.clk[0] (.latch)                                           2.183     2.183
lo1499.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~735-1[0].b[0] (multiply)                                    2.183     4.427
$mul~735-1[0].out[0] (multiply)                                  2.140     6.567
$mul~735-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~735-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~735-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~735-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~735-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~735-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~735-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~735-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~735-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~735-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~735-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~735-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~735-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~735-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~735-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~735-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~735-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~735-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~735-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~735-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~735-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~735-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~735-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~735-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~735-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~735-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~735-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~735-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~735-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~735-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~735-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~735-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~735-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~735-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~735-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~735-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~735-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~735-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~735-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~735-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~735-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~735-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~735-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~735-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~735-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~735-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~735-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~735-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~735-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~735-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~735-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~735-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~735-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~735-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~735-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~735-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~735-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~735-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~735-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~735-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~735-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~735-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~735-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~735-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~735-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~735-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~735-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~735-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~735-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~735-add1-34[1].cout[0] (adder)                              0.026    83.940
$mul~735-add1-35[1].cin[0] (adder)                               2.183    86.123
$mul~735-add1-35[1].sumout[0] (adder)                            0.035    86.159
n18820.in[1] (.names)                                            2.183    88.342
n18820.out[0] (.names)                                           0.132    88.474
$dffe~734^Q~61.D[0] (.latch)                                     2.183    90.657
data arrival time                                                         90.657

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~61.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -90.657
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -85.493


#Path 15
Startpoint: lo2798.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2798.clk[0] (.latch)                                           2.183     2.183
lo2798.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1100-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1100-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1100-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1100-add0-1[1].sumout[0] (adder)                            0.069     8.819
$mul~1100-add1-1[1].a[0] (adder)                                 2.183    11.002
$mul~1100-add1-1[1].cout[0] (adder)                              0.049    11.051
$mul~1100-add1-2[1].cin[0] (adder)                               2.183    13.234
$mul~1100-add1-2[1].cout[0] (adder)                              0.026    13.260
$mul~1100-add1-3[1].cin[0] (adder)                               2.183    15.443
$mul~1100-add1-3[1].cout[0] (adder)                              0.026    15.469
$mul~1100-add1-4[1].cin[0] (adder)                               2.183    17.652
$mul~1100-add1-4[1].cout[0] (adder)                              0.026    17.677
$mul~1100-add1-5[1].cin[0] (adder)                               2.183    19.861
$mul~1100-add1-5[1].cout[0] (adder)                              0.026    19.886
$mul~1100-add1-6[1].cin[0] (adder)                               2.183    22.069
$mul~1100-add1-6[1].cout[0] (adder)                              0.026    22.095
$mul~1100-add1-7[1].cin[0] (adder)                               2.183    24.278
$mul~1100-add1-7[1].cout[0] (adder)                              0.026    24.304
$mul~1100-add1-8[1].cin[0] (adder)                               2.183    26.487
$mul~1100-add1-8[1].cout[0] (adder)                              0.026    26.512
$mul~1100-add1-9[1].cin[0] (adder)                               2.183    28.696
$mul~1100-add1-9[1].cout[0] (adder)                              0.026    28.721
$mul~1100-add1-10[1].cin[0] (adder)                              2.183    30.904
$mul~1100-add1-10[1].cout[0] (adder)                             0.026    30.930
$mul~1100-add1-11[1].cin[0] (adder)                              2.183    33.113
$mul~1100-add1-11[1].cout[0] (adder)                             0.026    33.139
$mul~1100-add1-12[1].cin[0] (adder)                              2.183    35.322
$mul~1100-add1-12[1].cout[0] (adder)                             0.026    35.348
$mul~1100-add1-13[1].cin[0] (adder)                              2.183    37.531
$mul~1100-add1-13[1].cout[0] (adder)                             0.026    37.556
$mul~1100-add1-14[1].cin[0] (adder)                              2.183    39.740
$mul~1100-add1-14[1].cout[0] (adder)                             0.026    39.765
$mul~1100-add1-15[1].cin[0] (adder)                              2.183    41.948
$mul~1100-add1-15[1].cout[0] (adder)                             0.026    41.974
$mul~1100-add1-16[1].cin[0] (adder)                              2.183    44.157
$mul~1100-add1-16[1].cout[0] (adder)                             0.026    44.183
$mul~1100-add1-17[1].cin[0] (adder)                              2.183    46.366
$mul~1100-add1-17[1].cout[0] (adder)                             0.026    46.391
$mul~1100-add1-18[1].cin[0] (adder)                              2.183    48.575
$mul~1100-add1-18[1].cout[0] (adder)                             0.026    48.600
$mul~1100-add1-19[1].cin[0] (adder)                              2.183    50.783
$mul~1100-add1-19[1].cout[0] (adder)                             0.026    50.809
$mul~1100-add1-20[1].cin[0] (adder)                              2.183    52.992
$mul~1100-add1-20[1].cout[0] (adder)                             0.026    53.018
$mul~1100-add1-21[1].cin[0] (adder)                              2.183    55.201
$mul~1100-add1-21[1].cout[0] (adder)                             0.026    55.226
$mul~1100-add1-22[1].cin[0] (adder)                              2.183    57.410
$mul~1100-add1-22[1].cout[0] (adder)                             0.026    57.435
$mul~1100-add1-23[1].cin[0] (adder)                              2.183    59.618
$mul~1100-add1-23[1].cout[0] (adder)                             0.026    59.644
$mul~1100-add1-24[1].cin[0] (adder)                              2.183    61.827
$mul~1100-add1-24[1].cout[0] (adder)                             0.026    61.853
$mul~1100-add1-25[1].cin[0] (adder)                              2.183    64.036
$mul~1100-add1-25[1].cout[0] (adder)                             0.026    64.061
$mul~1100-add1-26[1].cin[0] (adder)                              2.183    66.245
$mul~1100-add1-26[1].cout[0] (adder)                             0.026    66.270
$mul~1100-add1-27[1].cin[0] (adder)                              2.183    68.453
$mul~1100-add1-27[1].cout[0] (adder)                             0.026    68.479
$mul~1100-add1-28[1].cin[0] (adder)                              2.183    70.662
$mul~1100-add1-28[1].cout[0] (adder)                             0.026    70.688
$mul~1100-add1-29[1].cin[0] (adder)                              2.183    72.871
$mul~1100-add1-29[1].cout[0] (adder)                             0.026    72.896
$mul~1100-add1-30[1].cin[0] (adder)                              2.183    75.080
$mul~1100-add1-30[1].cout[0] (adder)                             0.026    75.105
$mul~1100-add1-31[1].cin[0] (adder)                              2.183    77.288
$mul~1100-add1-31[1].cout[0] (adder)                             0.026    77.314
$mul~1100-add1-32[1].cin[0] (adder)                              2.183    79.497
$mul~1100-add1-32[1].cout[0] (adder)                             0.026    79.523
$mul~1100-add1-33[1].cin[0] (adder)                              2.183    81.706
$mul~1100-add1-33[1].cout[0] (adder)                             0.026    81.731
$mul~1100-add1-34[1].cin[0] (adder)                              2.183    83.915
$mul~1100-add1-34[1].cout[0] (adder)                             0.026    83.940
$mul~1100-add1-35[1].cin[0] (adder)                              2.183    86.123
$mul~1100-add1-35[1].sumout[0] (adder)                           0.035    86.159
n25600.in[1] (.names)                                            2.183    88.342
n25600.out[0] (.names)                                           0.132    88.474
$dffe~1099^Q~61.D[0] (.latch)                                    2.183    90.657
data arrival time                                                         90.657

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~61.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -90.657
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -85.493


#Path 16
Startpoint: lo4192.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4192.clk[0] (.latch)                                           2.183     2.183
lo4192.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1469-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1469-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1469-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1469-add0-1[1].sumout[0] (adder)                            0.069     8.819
$mul~1469-add1-1[1].a[0] (adder)                                 2.183    11.002
$mul~1469-add1-1[1].cout[0] (adder)                              0.049    11.051
$mul~1469-add1-2[1].cin[0] (adder)                               2.183    13.234
$mul~1469-add1-2[1].cout[0] (adder)                              0.026    13.260
$mul~1469-add1-3[1].cin[0] (adder)                               2.183    15.443
$mul~1469-add1-3[1].cout[0] (adder)                              0.026    15.469
$mul~1469-add1-4[1].cin[0] (adder)                               2.183    17.652
$mul~1469-add1-4[1].cout[0] (adder)                              0.026    17.677
$mul~1469-add1-5[1].cin[0] (adder)                               2.183    19.861
$mul~1469-add1-5[1].cout[0] (adder)                              0.026    19.886
$mul~1469-add1-6[1].cin[0] (adder)                               2.183    22.069
$mul~1469-add1-6[1].cout[0] (adder)                              0.026    22.095
$mul~1469-add1-7[1].cin[0] (adder)                               2.183    24.278
$mul~1469-add1-7[1].cout[0] (adder)                              0.026    24.304
$mul~1469-add1-8[1].cin[0] (adder)                               2.183    26.487
$mul~1469-add1-8[1].cout[0] (adder)                              0.026    26.512
$mul~1469-add1-9[1].cin[0] (adder)                               2.183    28.696
$mul~1469-add1-9[1].cout[0] (adder)                              0.026    28.721
$mul~1469-add1-10[1].cin[0] (adder)                              2.183    30.904
$mul~1469-add1-10[1].cout[0] (adder)                             0.026    30.930
$mul~1469-add1-11[1].cin[0] (adder)                              2.183    33.113
$mul~1469-add1-11[1].cout[0] (adder)                             0.026    33.139
$mul~1469-add1-12[1].cin[0] (adder)                              2.183    35.322
$mul~1469-add1-12[1].cout[0] (adder)                             0.026    35.348
$mul~1469-add1-13[1].cin[0] (adder)                              2.183    37.531
$mul~1469-add1-13[1].cout[0] (adder)                             0.026    37.556
$mul~1469-add1-14[1].cin[0] (adder)                              2.183    39.740
$mul~1469-add1-14[1].cout[0] (adder)                             0.026    39.765
$mul~1469-add1-15[1].cin[0] (adder)                              2.183    41.948
$mul~1469-add1-15[1].cout[0] (adder)                             0.026    41.974
$mul~1469-add1-16[1].cin[0] (adder)                              2.183    44.157
$mul~1469-add1-16[1].cout[0] (adder)                             0.026    44.183
$mul~1469-add1-17[1].cin[0] (adder)                              2.183    46.366
$mul~1469-add1-17[1].cout[0] (adder)                             0.026    46.391
$mul~1469-add1-18[1].cin[0] (adder)                              2.183    48.575
$mul~1469-add1-18[1].cout[0] (adder)                             0.026    48.600
$mul~1469-add1-19[1].cin[0] (adder)                              2.183    50.783
$mul~1469-add1-19[1].cout[0] (adder)                             0.026    50.809
$mul~1469-add1-20[1].cin[0] (adder)                              2.183    52.992
$mul~1469-add1-20[1].cout[0] (adder)                             0.026    53.018
$mul~1469-add1-21[1].cin[0] (adder)                              2.183    55.201
$mul~1469-add1-21[1].cout[0] (adder)                             0.026    55.226
$mul~1469-add1-22[1].cin[0] (adder)                              2.183    57.410
$mul~1469-add1-22[1].cout[0] (adder)                             0.026    57.435
$mul~1469-add1-23[1].cin[0] (adder)                              2.183    59.618
$mul~1469-add1-23[1].cout[0] (adder)                             0.026    59.644
$mul~1469-add1-24[1].cin[0] (adder)                              2.183    61.827
$mul~1469-add1-24[1].cout[0] (adder)                             0.026    61.853
$mul~1469-add1-25[1].cin[0] (adder)                              2.183    64.036
$mul~1469-add1-25[1].cout[0] (adder)                             0.026    64.061
$mul~1469-add1-26[1].cin[0] (adder)                              2.183    66.245
$mul~1469-add1-26[1].cout[0] (adder)                             0.026    66.270
$mul~1469-add1-27[1].cin[0] (adder)                              2.183    68.453
$mul~1469-add1-27[1].cout[0] (adder)                             0.026    68.479
$mul~1469-add1-28[1].cin[0] (adder)                              2.183    70.662
$mul~1469-add1-28[1].cout[0] (adder)                             0.026    70.688
$mul~1469-add1-29[1].cin[0] (adder)                              2.183    72.871
$mul~1469-add1-29[1].cout[0] (adder)                             0.026    72.896
$mul~1469-add1-30[1].cin[0] (adder)                              2.183    75.080
$mul~1469-add1-30[1].cout[0] (adder)                             0.026    75.105
$mul~1469-add1-31[1].cin[0] (adder)                              2.183    77.288
$mul~1469-add1-31[1].cout[0] (adder)                             0.026    77.314
$mul~1469-add1-32[1].cin[0] (adder)                              2.183    79.497
$mul~1469-add1-32[1].cout[0] (adder)                             0.026    79.523
$mul~1469-add1-33[1].cin[0] (adder)                              2.183    81.706
$mul~1469-add1-33[1].cout[0] (adder)                             0.026    81.731
$mul~1469-add1-34[1].cin[0] (adder)                              2.183    83.915
$mul~1469-add1-34[1].cout[0] (adder)                             0.026    83.940
$mul~1469-add1-35[1].cin[0] (adder)                              2.183    86.123
$mul~1469-add1-35[1].sumout[0] (adder)                           0.035    86.159
n33045.in[1] (.names)                                            2.183    88.342
n33045.out[0] (.names)                                           0.132    88.474
$dffe~1468^Q~61.D[0] (.latch)                                    2.183    90.657
data arrival time                                                         90.657

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~61.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -90.657
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -85.493


#Path 17
Startpoint: lo2298.Q[0] (.latch clocked by clk)
Endpoint  : lo2294.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2298.clk[0] (.latch)                                           2.183     2.183
lo2298.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34739.in[0] (.names)                                        2.183     4.427
new_n34739.out[0] (.names)                                       0.180     4.606
new_n34738.in[4] (.names)                                        2.183     6.790
new_n34738.out[0] (.names)                                       0.180     6.969
new_n34737.in[4] (.names)                                        2.183     9.152
new_n34737.out[0] (.names)                                       0.180     9.332
new_n34736.in[0] (.names)                                        2.183    11.515
new_n34736.out[0] (.names)                                       0.180    11.695
$lt~1041^Y~0.in[1] (.names)                                      2.183    13.878
$lt~1041^Y~0.out[0] (.names)                                     0.180    14.058
$add~801^ADD~137-1[1].a[0] (adder)                               2.183    16.241
$add~801^ADD~137-1[1].sumout[0] (adder)                          0.069    16.309
$sub~1089^MIN~136-1[1].a[0] (adder)                              2.183    18.493
$sub~1089^MIN~136-1[1].cout[0] (adder)                           0.049    18.542
$sub~1089^MIN~136-2[1].cin[0] (adder)                            2.183    20.725
$sub~1089^MIN~136-2[1].cout[0] (adder)                           0.026    20.751
$sub~1089^MIN~136-3[1].cin[0] (adder)                            2.183    22.934
$sub~1089^MIN~136-3[1].cout[0] (adder)                           0.026    22.959
$sub~1089^MIN~136-4[1].cin[0] (adder)                            2.183    25.143
$sub~1089^MIN~136-4[1].cout[0] (adder)                           0.026    25.168
$sub~1089^MIN~136-5[1].cin[0] (adder)                            2.183    27.351
$sub~1089^MIN~136-5[1].cout[0] (adder)                           0.026    27.377
$sub~1089^MIN~136-6[1].cin[0] (adder)                            2.183    29.560
$sub~1089^MIN~136-6[1].cout[0] (adder)                           0.026    29.586
$sub~1089^MIN~136-7[1].cin[0] (adder)                            2.183    31.769
$sub~1089^MIN~136-7[1].cout[0] (adder)                           0.026    31.795
$sub~1089^MIN~136-8[1].cin[0] (adder)                            2.183    33.978
$sub~1089^MIN~136-8[1].cout[0] (adder)                           0.026    34.003
$sub~1089^MIN~136-9[1].cin[0] (adder)                            2.183    36.187
$sub~1089^MIN~136-9[1].cout[0] (adder)                           0.026    36.212
$sub~1089^MIN~136-10[1].cin[0] (adder)                           2.183    38.395
$sub~1089^MIN~136-10[1].cout[0] (adder)                          0.026    38.421
$sub~1089^MIN~136-11[1].cin[0] (adder)                           2.183    40.604
$sub~1089^MIN~136-11[1].cout[0] (adder)                          0.026    40.630
$sub~1089^MIN~136-12[1].cin[0] (adder)                           2.183    42.813
$sub~1089^MIN~136-12[1].cout[0] (adder)                          0.026    42.838
$sub~1089^MIN~136-13[1].cin[0] (adder)                           2.183    45.022
$sub~1089^MIN~136-13[1].cout[0] (adder)                          0.026    45.047
$sub~1089^MIN~136-14[1].cin[0] (adder)                           2.183    47.230
$sub~1089^MIN~136-14[1].cout[0] (adder)                          0.026    47.256
$sub~1089^MIN~136-15[1].cin[0] (adder)                           2.183    49.439
$sub~1089^MIN~136-15[1].cout[0] (adder)                          0.026    49.465
$sub~1089^MIN~136-16[1].cin[0] (adder)                           2.183    51.648
$sub~1089^MIN~136-16[1].cout[0] (adder)                          0.026    51.673
$sub~1089^MIN~136-17[1].cin[0] (adder)                           2.183    53.857
$sub~1089^MIN~136-17[1].cout[0] (adder)                          0.026    53.882
$sub~1089^MIN~136-18[1].cin[0] (adder)                           2.183    56.065
$sub~1089^MIN~136-18[1].cout[0] (adder)                          0.026    56.091
$sub~1089^MIN~136-19[1].cin[0] (adder)                           2.183    58.274
$sub~1089^MIN~136-19[1].cout[0] (adder)                          0.026    58.300
$sub~1089^MIN~136-20[1].cin[0] (adder)                           2.183    60.483
$sub~1089^MIN~136-20[1].cout[0] (adder)                          0.026    60.508
$sub~1089^MIN~136-21[1].cin[0] (adder)                           2.183    62.692
$sub~1089^MIN~136-21[1].cout[0] (adder)                          0.026    62.717
$sub~1089^MIN~136-22[1].cin[0] (adder)                           2.183    64.900
$sub~1089^MIN~136-22[1].cout[0] (adder)                          0.026    64.926
$sub~1089^MIN~136-23[1].cin[0] (adder)                           2.183    67.109
$sub~1089^MIN~136-23[1].cout[0] (adder)                          0.026    67.135
$sub~1089^MIN~136-24[1].cin[0] (adder)                           2.183    69.318
$sub~1089^MIN~136-24[1].cout[0] (adder)                          0.026    69.343
$sub~1089^MIN~136-25[1].cin[0] (adder)                           2.183    71.527
$sub~1089^MIN~136-25[1].cout[0] (adder)                          0.026    71.552
$sub~1089^MIN~136-26[1].cin[0] (adder)                           2.183    73.735
$sub~1089^MIN~136-26[1].cout[0] (adder)                          0.026    73.761
$sub~1089^MIN~136-27[1].cin[0] (adder)                           2.183    75.944
$sub~1089^MIN~136-27[1].cout[0] (adder)                          0.026    75.970
$sub~1089^MIN~136-28[1].cin[0] (adder)                           2.183    78.153
$sub~1089^MIN~136-28[1].cout[0] (adder)                          0.026    78.178
$sub~1089^MIN~136-29[1].cin[0] (adder)                           2.183    80.362
$sub~1089^MIN~136-29[1].cout[0] (adder)                          0.026    80.387
$sub~1089^MIN~136-30[1].cin[0] (adder)                           2.183    82.570
$sub~1089^MIN~136-30[1].cout[0] (adder)                          0.026    82.596
$sub~1089^MIN~136-31[1].cin[0] (adder)                           2.183    84.779
$sub~1089^MIN~136-31[1].sumout[0] (adder)                        0.035    84.815
li2294.in[0] (.names)                                            2.183    86.998
li2294.out[0] (.names)                                           0.132    87.130
lo2294.D[0] (.latch)                                             2.183    89.313
data arrival time                                                         89.313

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2294.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -89.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -84.149


#Path 18
Startpoint: lo3691.Q[0] (.latch clocked by clk)
Endpoint  : lo3688.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3691.clk[0] (.latch)                                           2.183     2.183
lo3691.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34800_1.in[0] (.names)                                      2.183     4.427
new_n34800_1.out[0] (.names)                                     0.132     4.558
new_n34799.in[0] (.names)                                        2.183     6.742
new_n34799.out[0] (.names)                                       0.180     6.921
new_n34798.in[3] (.names)                                        2.183     9.104
new_n34798.out[0] (.names)                                       0.180     9.284
new_n34797.in[0] (.names)                                        2.183    11.467
new_n34797.out[0] (.names)                                       0.180    11.647
$lt~1410^Y~0.in[0] (.names)                                      2.183    13.830
$lt~1410^Y~0.out[0] (.names)                                     0.180    14.010
$add~1170^ADD~200-1[1].a[0] (adder)                              2.183    16.193
$add~1170^ADD~200-1[1].sumout[0] (adder)                         0.069    16.262
$sub~1458^MIN~199-1[1].a[0] (adder)                              2.183    18.445
$sub~1458^MIN~199-1[1].cout[0] (adder)                           0.049    18.494
$sub~1458^MIN~199-2[1].cin[0] (adder)                            2.183    20.677
$sub~1458^MIN~199-2[1].cout[0] (adder)                           0.026    20.703
$sub~1458^MIN~199-3[1].cin[0] (adder)                            2.183    22.886
$sub~1458^MIN~199-3[1].cout[0] (adder)                           0.026    22.912
$sub~1458^MIN~199-4[1].cin[0] (adder)                            2.183    25.095
$sub~1458^MIN~199-4[1].cout[0] (adder)                           0.026    25.120
$sub~1458^MIN~199-5[1].cin[0] (adder)                            2.183    27.304
$sub~1458^MIN~199-5[1].cout[0] (adder)                           0.026    27.329
$sub~1458^MIN~199-6[1].cin[0] (adder)                            2.183    29.512
$sub~1458^MIN~199-6[1].cout[0] (adder)                           0.026    29.538
$sub~1458^MIN~199-7[1].cin[0] (adder)                            2.183    31.721
$sub~1458^MIN~199-7[1].cout[0] (adder)                           0.026    31.747
$sub~1458^MIN~199-8[1].cin[0] (adder)                            2.183    33.930
$sub~1458^MIN~199-8[1].cout[0] (adder)                           0.026    33.955
$sub~1458^MIN~199-9[1].cin[0] (adder)                            2.183    36.139
$sub~1458^MIN~199-9[1].cout[0] (adder)                           0.026    36.164
$sub~1458^MIN~199-10[1].cin[0] (adder)                           2.183    38.347
$sub~1458^MIN~199-10[1].cout[0] (adder)                          0.026    38.373
$sub~1458^MIN~199-11[1].cin[0] (adder)                           2.183    40.556
$sub~1458^MIN~199-11[1].cout[0] (adder)                          0.026    40.582
$sub~1458^MIN~199-12[1].cin[0] (adder)                           2.183    42.765
$sub~1458^MIN~199-12[1].cout[0] (adder)                          0.026    42.790
$sub~1458^MIN~199-13[1].cin[0] (adder)                           2.183    44.974
$sub~1458^MIN~199-13[1].cout[0] (adder)                          0.026    44.999
$sub~1458^MIN~199-14[1].cin[0] (adder)                           2.183    47.182
$sub~1458^MIN~199-14[1].cout[0] (adder)                          0.026    47.208
$sub~1458^MIN~199-15[1].cin[0] (adder)                           2.183    49.391
$sub~1458^MIN~199-15[1].cout[0] (adder)                          0.026    49.417
$sub~1458^MIN~199-16[1].cin[0] (adder)                           2.183    51.600
$sub~1458^MIN~199-16[1].cout[0] (adder)                          0.026    51.626
$sub~1458^MIN~199-17[1].cin[0] (adder)                           2.183    53.809
$sub~1458^MIN~199-17[1].cout[0] (adder)                          0.026    53.834
$sub~1458^MIN~199-18[1].cin[0] (adder)                           2.183    56.017
$sub~1458^MIN~199-18[1].cout[0] (adder)                          0.026    56.043
$sub~1458^MIN~199-19[1].cin[0] (adder)                           2.183    58.226
$sub~1458^MIN~199-19[1].cout[0] (adder)                          0.026    58.252
$sub~1458^MIN~199-20[1].cin[0] (adder)                           2.183    60.435
$sub~1458^MIN~199-20[1].cout[0] (adder)                          0.026    60.461
$sub~1458^MIN~199-21[1].cin[0] (adder)                           2.183    62.644
$sub~1458^MIN~199-21[1].cout[0] (adder)                          0.026    62.669
$sub~1458^MIN~199-22[1].cin[0] (adder)                           2.183    64.853
$sub~1458^MIN~199-22[1].cout[0] (adder)                          0.026    64.878
$sub~1458^MIN~199-23[1].cin[0] (adder)                           2.183    67.061
$sub~1458^MIN~199-23[1].cout[0] (adder)                          0.026    67.087
$sub~1458^MIN~199-24[1].cin[0] (adder)                           2.183    69.270
$sub~1458^MIN~199-24[1].cout[0] (adder)                          0.026    69.296
$sub~1458^MIN~199-25[1].cin[0] (adder)                           2.183    71.479
$sub~1458^MIN~199-25[1].cout[0] (adder)                          0.026    71.504
$sub~1458^MIN~199-26[1].cin[0] (adder)                           2.183    73.688
$sub~1458^MIN~199-26[1].cout[0] (adder)                          0.026    73.713
$sub~1458^MIN~199-27[1].cin[0] (adder)                           2.183    75.896
$sub~1458^MIN~199-27[1].cout[0] (adder)                          0.026    75.922
$sub~1458^MIN~199-28[1].cin[0] (adder)                           2.183    78.105
$sub~1458^MIN~199-28[1].cout[0] (adder)                          0.026    78.131
$sub~1458^MIN~199-29[1].cin[0] (adder)                           2.183    80.314
$sub~1458^MIN~199-29[1].cout[0] (adder)                          0.026    80.339
$sub~1458^MIN~199-30[1].cin[0] (adder)                           2.183    82.523
$sub~1458^MIN~199-30[1].cout[0] (adder)                          0.026    82.548
$sub~1458^MIN~199-31[1].cin[0] (adder)                           2.183    84.731
$sub~1458^MIN~199-31[1].sumout[0] (adder)                        0.035    84.767
li3688.in[0] (.names)                                            2.183    86.950
li3688.out[0] (.names)                                           0.132    87.082
lo3688.D[0] (.latch)                                             2.183    89.265
data arrival time                                                         89.265

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3688.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -89.265
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -84.101


#Path 19
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch clocked by clk)
Endpoint  : lo0555.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n34662.in[0] (.names)                                                                                                             2.183     4.427
new_n34662.out[0] (.names)                                                                                                            0.132     4.558
new_n34661_1.in[0] (.names)                                                                                                           2.183     6.742
new_n34661_1.out[0] (.names)                                                                                                          0.180     6.921
new_n34660_1.in[2] (.names)                                                                                                           2.183     9.104
new_n34660_1.out[0] (.names)                                                                                                          0.180     9.284
new_n34659.in[0] (.names)                                                                                                             2.183    11.467
new_n34659.out[0] (.names)                                                                                                            0.180    11.647
$lt~676^Y~0.in[1] (.names)                                                                                                            2.183    13.830
$lt~676^Y~0.out[0] (.names)                                                                                                           0.180    14.010
$add~436^ADD~74-1[1].a[0] (adder)                                                                                                     2.183    16.193
$add~436^ADD~74-1[1].sumout[0] (adder)                                                                                                0.069    16.262
$sub~724^MIN~73-1[1].a[0] (adder)                                                                                                     2.183    18.445
$sub~724^MIN~73-1[1].cout[0] (adder)                                                                                                  0.049    18.494
$sub~724^MIN~73-2[1].cin[0] (adder)                                                                                                   2.183    20.677
$sub~724^MIN~73-2[1].cout[0] (adder)                                                                                                  0.026    20.703
$sub~724^MIN~73-3[1].cin[0] (adder)                                                                                                   2.183    22.886
$sub~724^MIN~73-3[1].cout[0] (adder)                                                                                                  0.026    22.912
$sub~724^MIN~73-4[1].cin[0] (adder)                                                                                                   2.183    25.095
$sub~724^MIN~73-4[1].cout[0] (adder)                                                                                                  0.026    25.120
$sub~724^MIN~73-5[1].cin[0] (adder)                                                                                                   2.183    27.304
$sub~724^MIN~73-5[1].cout[0] (adder)                                                                                                  0.026    27.329
$sub~724^MIN~73-6[1].cin[0] (adder)                                                                                                   2.183    29.512
$sub~724^MIN~73-6[1].cout[0] (adder)                                                                                                  0.026    29.538
$sub~724^MIN~73-7[1].cin[0] (adder)                                                                                                   2.183    31.721
$sub~724^MIN~73-7[1].cout[0] (adder)                                                                                                  0.026    31.747
$sub~724^MIN~73-8[1].cin[0] (adder)                                                                                                   2.183    33.930
$sub~724^MIN~73-8[1].cout[0] (adder)                                                                                                  0.026    33.955
$sub~724^MIN~73-9[1].cin[0] (adder)                                                                                                   2.183    36.139
$sub~724^MIN~73-9[1].cout[0] (adder)                                                                                                  0.026    36.164
$sub~724^MIN~73-10[1].cin[0] (adder)                                                                                                  2.183    38.347
$sub~724^MIN~73-10[1].cout[0] (adder)                                                                                                 0.026    38.373
$sub~724^MIN~73-11[1].cin[0] (adder)                                                                                                  2.183    40.556
$sub~724^MIN~73-11[1].cout[0] (adder)                                                                                                 0.026    40.582
$sub~724^MIN~73-12[1].cin[0] (adder)                                                                                                  2.183    42.765
$sub~724^MIN~73-12[1].cout[0] (adder)                                                                                                 0.026    42.790
$sub~724^MIN~73-13[1].cin[0] (adder)                                                                                                  2.183    44.974
$sub~724^MIN~73-13[1].cout[0] (adder)                                                                                                 0.026    44.999
$sub~724^MIN~73-14[1].cin[0] (adder)                                                                                                  2.183    47.182
$sub~724^MIN~73-14[1].cout[0] (adder)                                                                                                 0.026    47.208
$sub~724^MIN~73-15[1].cin[0] (adder)                                                                                                  2.183    49.391
$sub~724^MIN~73-15[1].cout[0] (adder)                                                                                                 0.026    49.417
$sub~724^MIN~73-16[1].cin[0] (adder)                                                                                                  2.183    51.600
$sub~724^MIN~73-16[1].cout[0] (adder)                                                                                                 0.026    51.626
$sub~724^MIN~73-17[1].cin[0] (adder)                                                                                                  2.183    53.809
$sub~724^MIN~73-17[1].cout[0] (adder)                                                                                                 0.026    53.834
$sub~724^MIN~73-18[1].cin[0] (adder)                                                                                                  2.183    56.017
$sub~724^MIN~73-18[1].cout[0] (adder)                                                                                                 0.026    56.043
$sub~724^MIN~73-19[1].cin[0] (adder)                                                                                                  2.183    58.226
$sub~724^MIN~73-19[1].cout[0] (adder)                                                                                                 0.026    58.252
$sub~724^MIN~73-20[1].cin[0] (adder)                                                                                                  2.183    60.435
$sub~724^MIN~73-20[1].cout[0] (adder)                                                                                                 0.026    60.461
$sub~724^MIN~73-21[1].cin[0] (adder)                                                                                                  2.183    62.644
$sub~724^MIN~73-21[1].cout[0] (adder)                                                                                                 0.026    62.669
$sub~724^MIN~73-22[1].cin[0] (adder)                                                                                                  2.183    64.853
$sub~724^MIN~73-22[1].cout[0] (adder)                                                                                                 0.026    64.878
$sub~724^MIN~73-23[1].cin[0] (adder)                                                                                                  2.183    67.061
$sub~724^MIN~73-23[1].cout[0] (adder)                                                                                                 0.026    67.087
$sub~724^MIN~73-24[1].cin[0] (adder)                                                                                                  2.183    69.270
$sub~724^MIN~73-24[1].cout[0] (adder)                                                                                                 0.026    69.296
$sub~724^MIN~73-25[1].cin[0] (adder)                                                                                                  2.183    71.479
$sub~724^MIN~73-25[1].cout[0] (adder)                                                                                                 0.026    71.504
$sub~724^MIN~73-26[1].cin[0] (adder)                                                                                                  2.183    73.688
$sub~724^MIN~73-26[1].cout[0] (adder)                                                                                                 0.026    73.713
$sub~724^MIN~73-27[1].cin[0] (adder)                                                                                                  2.183    75.896
$sub~724^MIN~73-27[1].cout[0] (adder)                                                                                                 0.026    75.922
$sub~724^MIN~73-28[1].cin[0] (adder)                                                                                                  2.183    78.105
$sub~724^MIN~73-28[1].cout[0] (adder)                                                                                                 0.026    78.131
$sub~724^MIN~73-29[1].cin[0] (adder)                                                                                                  2.183    80.314
$sub~724^MIN~73-29[1].cout[0] (adder)                                                                                                 0.026    80.339
$sub~724^MIN~73-30[1].cin[0] (adder)                                                                                                  2.183    82.523
$sub~724^MIN~73-30[1].cout[0] (adder)                                                                                                 0.026    82.548
$sub~724^MIN~73-31[1].cin[0] (adder)                                                                                                  2.183    84.731
$sub~724^MIN~73-31[1].sumout[0] (adder)                                                                                               0.035    84.767
li0555.in[0] (.names)                                                                                                                 2.183    86.950
li0555.out[0] (.names)                                                                                                                0.132    87.082
lo0555.D[0] (.latch)                                                                                                                  2.183    89.265
data arrival time                                                                                                                              89.265

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0555.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -89.265
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -84.101


#Path 20
Startpoint: lo0972.Q[0] (.latch clocked by clk)
Endpoint  : lo0969.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0972.clk[0] (.latch)                                           2.183     2.183
lo0972.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34566_1.in[0] (.names)                                      2.183     4.427
new_n34566_1.out[0] (.names)                                     0.180     4.606
new_n34565_1.in[0] (.names)                                      2.183     6.790
new_n34565_1.out[0] (.names)                                     0.180     6.969
new_n34564.in[0] (.names)                                        2.183     9.152
new_n34564.out[0] (.names)                                       0.180     9.332
new_n34563.in[0] (.names)                                        2.183    11.515
new_n34563.out[0] (.names)                                       0.153    11.668
$lt~311^Y~0.in[0] (.names)                                       2.183    13.852
$lt~311^Y~0.out[0] (.names)                                      0.132    13.983
$add~71^ADD~11-1[1].a[0] (adder)                                 2.183    16.167
$add~71^ADD~11-1[1].sumout[0] (adder)                            0.069    16.235
$sub~359^MIN~10-1[1].a[0] (adder)                                2.183    18.418
$sub~359^MIN~10-1[1].cout[0] (adder)                             0.049    18.468
$sub~359^MIN~10-2[1].cin[0] (adder)                              2.183    20.651
$sub~359^MIN~10-2[1].cout[0] (adder)                             0.026    20.677
$sub~359^MIN~10-3[1].cin[0] (adder)                              2.183    22.860
$sub~359^MIN~10-3[1].cout[0] (adder)                             0.026    22.885
$sub~359^MIN~10-4[1].cin[0] (adder)                              2.183    25.068
$sub~359^MIN~10-4[1].cout[0] (adder)                             0.026    25.094
$sub~359^MIN~10-5[1].cin[0] (adder)                              2.183    27.277
$sub~359^MIN~10-5[1].cout[0] (adder)                             0.026    27.303
$sub~359^MIN~10-6[1].cin[0] (adder)                              2.183    29.486
$sub~359^MIN~10-6[1].cout[0] (adder)                             0.026    29.512
$sub~359^MIN~10-7[1].cin[0] (adder)                              2.183    31.695
$sub~359^MIN~10-7[1].cout[0] (adder)                             0.026    31.720
$sub~359^MIN~10-8[1].cin[0] (adder)                              2.183    33.904
$sub~359^MIN~10-8[1].cout[0] (adder)                             0.026    33.929
$sub~359^MIN~10-9[1].cin[0] (adder)                              2.183    36.112
$sub~359^MIN~10-9[1].cout[0] (adder)                             0.026    36.138
$sub~359^MIN~10-10[1].cin[0] (adder)                             2.183    38.321
$sub~359^MIN~10-10[1].cout[0] (adder)                            0.026    38.347
$sub~359^MIN~10-11[1].cin[0] (adder)                             2.183    40.530
$sub~359^MIN~10-11[1].cout[0] (adder)                            0.026    40.555
$sub~359^MIN~10-12[1].cin[0] (adder)                             2.183    42.739
$sub~359^MIN~10-12[1].cout[0] (adder)                            0.026    42.764
$sub~359^MIN~10-13[1].cin[0] (adder)                             2.183    44.947
$sub~359^MIN~10-13[1].cout[0] (adder)                            0.026    44.973
$sub~359^MIN~10-14[1].cin[0] (adder)                             2.183    47.156
$sub~359^MIN~10-14[1].cout[0] (adder)                            0.026    47.182
$sub~359^MIN~10-15[1].cin[0] (adder)                             2.183    49.365
$sub~359^MIN~10-15[1].cout[0] (adder)                            0.026    49.390
$sub~359^MIN~10-16[1].cin[0] (adder)                             2.183    51.574
$sub~359^MIN~10-16[1].cout[0] (adder)                            0.026    51.599
$sub~359^MIN~10-17[1].cin[0] (adder)                             2.183    53.782
$sub~359^MIN~10-17[1].cout[0] (adder)                            0.026    53.808
$sub~359^MIN~10-18[1].cin[0] (adder)                             2.183    55.991
$sub~359^MIN~10-18[1].cout[0] (adder)                            0.026    56.017
$sub~359^MIN~10-19[1].cin[0] (adder)                             2.183    58.200
$sub~359^MIN~10-19[1].cout[0] (adder)                            0.026    58.225
$sub~359^MIN~10-20[1].cin[0] (adder)                             2.183    60.409
$sub~359^MIN~10-20[1].cout[0] (adder)                            0.026    60.434
$sub~359^MIN~10-21[1].cin[0] (adder)                             2.183    62.617
$sub~359^MIN~10-21[1].cout[0] (adder)                            0.026    62.643
$sub~359^MIN~10-22[1].cin[0] (adder)                             2.183    64.826
$sub~359^MIN~10-22[1].cout[0] (adder)                            0.026    64.852
$sub~359^MIN~10-23[1].cin[0] (adder)                             2.183    67.035
$sub~359^MIN~10-23[1].cout[0] (adder)                            0.026    67.061
$sub~359^MIN~10-24[1].cin[0] (adder)                             2.183    69.244
$sub~359^MIN~10-24[1].cout[0] (adder)                            0.026    69.269
$sub~359^MIN~10-25[1].cin[0] (adder)                             2.183    71.452
$sub~359^MIN~10-25[1].cout[0] (adder)                            0.026    71.478
$sub~359^MIN~10-26[1].cin[0] (adder)                             2.183    73.661
$sub~359^MIN~10-26[1].cout[0] (adder)                            0.026    73.687
$sub~359^MIN~10-27[1].cin[0] (adder)                             2.183    75.870
$sub~359^MIN~10-27[1].cout[0] (adder)                            0.026    75.896
$sub~359^MIN~10-28[1].cin[0] (adder)                             2.183    78.079
$sub~359^MIN~10-28[1].cout[0] (adder)                            0.026    78.104
$sub~359^MIN~10-29[1].cin[0] (adder)                             2.183    80.287
$sub~359^MIN~10-29[1].cout[0] (adder)                            0.026    80.313
$sub~359^MIN~10-30[1].cin[0] (adder)                             2.183    82.496
$sub~359^MIN~10-30[1].cout[0] (adder)                            0.026    82.522
$sub~359^MIN~10-31[1].cin[0] (adder)                             2.183    84.705
$sub~359^MIN~10-31[1].sumout[0] (adder)                          0.035    84.740
li0969.in[0] (.names)                                            2.183    86.924
li0969.out[0] (.names)                                           0.132    87.055
lo0969.D[0] (.latch)                                             2.183    89.239
data arrival time                                                         89.239

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0969.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -89.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -84.074


#Path 21
Startpoint: lo3730.Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[32].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
lo3730.clk[0] (.latch)                                                                                                                 2.183     2.183
lo3730.Q[0] (.latch) [clock-to-output]                                                                                                 0.060     2.244
new_n34837.in[0] (.names)                                                                                                              2.183     4.427
new_n34837.out[0] (.names)                                                                                                             0.180     4.606
new_n34834.in[2] (.names)                                                                                                              2.183     6.790
new_n34834.out[0] (.names)                                                                                                             0.153     6.943
new_n34831_1.in[3] (.names)                                                                                                            2.183     9.126
new_n34831_1.out[0] (.names)                                                                                                           0.153     9.279
lNOT~403.in[0] (.names)                                                                                                                2.183    11.462
lNOT~403.out[0] (.names)                                                                                                               0.132    11.594
$sub~1459^MIN~201-1[1].b[0] (adder)                                                                                                    2.183    13.777
$sub~1459^MIN~201-1[1].cout[0] (adder)                                                                                                 0.049    13.827
$sub~1459^MIN~201-2[1].cin[0] (adder)                                                                                                  2.183    16.010
$sub~1459^MIN~201-2[1].cout[0] (adder)                                                                                                 0.026    16.035
$sub~1459^MIN~201-3[1].cin[0] (adder)                                                                                                  2.183    18.219
$sub~1459^MIN~201-3[1].cout[0] (adder)                                                                                                 0.026    18.244
$sub~1459^MIN~201-4[1].cin[0] (adder)                                                                                                  2.183    20.427
$sub~1459^MIN~201-4[1].cout[0] (adder)                                                                                                 0.026    20.453
$sub~1459^MIN~201-5[1].cin[0] (adder)                                                                                                  2.183    22.636
$sub~1459^MIN~201-5[1].cout[0] (adder)                                                                                                 0.026    22.662
$sub~1459^MIN~201-6[1].cin[0] (adder)                                                                                                  2.183    24.845
$sub~1459^MIN~201-6[1].cout[0] (adder)                                                                                                 0.026    24.870
$sub~1459^MIN~201-7[1].cin[0] (adder)                                                                                                  2.183    27.054
$sub~1459^MIN~201-7[1].cout[0] (adder)                                                                                                 0.026    27.079
$sub~1459^MIN~201-8[1].cin[0] (adder)                                                                                                  2.183    29.262
$sub~1459^MIN~201-8[1].cout[0] (adder)                                                                                                 0.026    29.288
$sub~1459^MIN~201-9[1].cin[0] (adder)                                                                                                  2.183    31.471
$sub~1459^MIN~201-9[1].cout[0] (adder)                                                                                                 0.026    31.497
$sub~1459^MIN~201-10[1].cin[0] (adder)                                                                                                 2.183    33.680
$sub~1459^MIN~201-10[1].cout[0] (adder)                                                                                                0.026    33.706
$sub~1459^MIN~201-11[1].cin[0] (adder)                                                                                                 2.183    35.889
$sub~1459^MIN~201-11[1].cout[0] (adder)                                                                                                0.026    35.914
$sub~1459^MIN~201-12[1].cin[0] (adder)                                                                                                 2.183    38.097
$sub~1459^MIN~201-12[1].cout[0] (adder)                                                                                                0.026    38.123
$sub~1459^MIN~201-13[1].cin[0] (adder)                                                                                                 2.183    40.306
$sub~1459^MIN~201-13[1].cout[0] (adder)                                                                                                0.026    40.332
$sub~1459^MIN~201-14[1].cin[0] (adder)                                                                                                 2.183    42.515
$sub~1459^MIN~201-14[1].cout[0] (adder)                                                                                                0.026    42.541
$sub~1459^MIN~201-15[1].cin[0] (adder)                                                                                                 2.183    44.724
$sub~1459^MIN~201-15[1].cout[0] (adder)                                                                                                0.026    44.749
$sub~1459^MIN~201-16[1].cin[0] (adder)                                                                                                 2.183    46.933
$sub~1459^MIN~201-16[1].cout[0] (adder)                                                                                                0.026    46.958
$sub~1459^MIN~201-17[1].cin[0] (adder)                                                                                                 2.183    49.141
$sub~1459^MIN~201-17[1].cout[0] (adder)                                                                                                0.026    49.167
$sub~1459^MIN~201-18[1].cin[0] (adder)                                                                                                 2.183    51.350
$sub~1459^MIN~201-18[1].cout[0] (adder)                                                                                                0.026    51.376
$sub~1459^MIN~201-19[1].cin[0] (adder)                                                                                                 2.183    53.559
$sub~1459^MIN~201-19[1].cout[0] (adder)                                                                                                0.026    53.584
$sub~1459^MIN~201-20[1].cin[0] (adder)                                                                                                 2.183    55.768
$sub~1459^MIN~201-20[1].cout[0] (adder)                                                                                                0.026    55.793
$sub~1459^MIN~201-21[1].cin[0] (adder)                                                                                                 2.183    57.976
$sub~1459^MIN~201-21[1].cout[0] (adder)                                                                                                0.026    58.002
$sub~1459^MIN~201-22[1].cin[0] (adder)                                                                                                 2.183    60.185
$sub~1459^MIN~201-22[1].cout[0] (adder)                                                                                                0.026    60.211
$sub~1459^MIN~201-23[1].cin[0] (adder)                                                                                                 2.183    62.394
$sub~1459^MIN~201-23[1].cout[0] (adder)                                                                                                0.026    62.419
$sub~1459^MIN~201-24[1].cin[0] (adder)                                                                                                 2.183    64.603
$sub~1459^MIN~201-24[1].cout[0] (adder)                                                                                                0.026    64.628
$sub~1459^MIN~201-25[1].cin[0] (adder)                                                                                                 2.183    66.811
$sub~1459^MIN~201-25[1].cout[0] (adder)                                                                                                0.026    66.837
$sub~1459^MIN~201-26[1].cin[0] (adder)                                                                                                 2.183    69.020
$sub~1459^MIN~201-26[1].cout[0] (adder)                                                                                                0.026    69.046
$sub~1459^MIN~201-27[1].cin[0] (adder)                                                                                                 2.183    71.229
$sub~1459^MIN~201-27[1].cout[0] (adder)                                                                                                0.026    71.254
$sub~1459^MIN~201-28[1].cin[0] (adder)                                                                                                 2.183    73.438
$sub~1459^MIN~201-28[1].cout[0] (adder)                                                                                                0.026    73.463
$sub~1459^MIN~201-29[1].cin[0] (adder)                                                                                                 2.183    75.646
$sub~1459^MIN~201-29[1].cout[0] (adder)                                                                                                0.026    75.672
$sub~1459^MIN~201-30[1].cin[0] (adder)                                                                                                 2.183    77.855
$sub~1459^MIN~201-30[1].cout[0] (adder)                                                                                                0.026    77.881
$sub~1459^MIN~201-31[1].cin[0] (adder)                                                                                                 2.183    80.064
$sub~1459^MIN~201-31[1].cout[0] (adder)                                                                                                0.026    80.089
$sub~1459^MIN~201-32[1].cin[0] (adder)                                                                                                 2.183    82.273
$sub~1459^MIN~201-32[1].cout[0] (adder)                                                                                                0.026    82.298
$sub~1459^MIN~201-33[1].cin[0] (adder)                                                                                                 2.183    84.481
$sub~1459^MIN~201-33[1].sumout[0] (adder)                                                                                              0.035    84.517
n30845.in[0] (.names)                                                                                                                  2.183    86.700
n30845.out[0] (.names)                                                                                                                 0.132    86.832
$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[32].D[0] (.latch)                         2.183    89.015
data arrival time                                                                                                                               89.015

clock clk (rise edge)                                                                                                                  3.000     3.000
clock source latency                                                                                                                   0.000     3.000
clk.inpad[0] (.input)                                                                                                                  0.000     3.000
$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[32].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                                                                      0.000     5.183
cell setup time                                                                                                                       -0.019     5.164
data required time                                                                                                                               5.164
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               5.164
data arrival time                                                                                                                              -89.015
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -83.851


#Path 22
Startpoint: lo1017.Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[32].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
lo1017.clk[0] (.latch)                                                                                                                 2.183     2.183
lo1017.Q[0] (.latch) [clock-to-output]                                                                                                 0.060     2.244
new_n34598.in[0] (.names)                                                                                                              2.183     4.427
new_n34598.out[0] (.names)                                                                                                             0.132     4.558
new_n34597.in[4] (.names)                                                                                                              2.183     6.742
new_n34597.out[0] (.names)                                                                                                             0.153     6.895
new_n34596_1.in[4] (.names)                                                                                                            2.183     9.078
new_n34596_1.out[0] (.names)                                                                                                           0.153     9.231
lNOT~886.in[1] (.names)                                                                                                                2.183    11.415
lNOT~886.out[0] (.names)                                                                                                               0.180    11.594
$sub~360^MIN~12-1[1].b[0] (adder)                                                                                                      2.183    13.777
$sub~360^MIN~12-1[1].cout[0] (adder)                                                                                                   0.049    13.827
$sub~360^MIN~12-2[1].cin[0] (adder)                                                                                                    2.183    16.010
$sub~360^MIN~12-2[1].cout[0] (adder)                                                                                                   0.026    16.035
$sub~360^MIN~12-3[1].cin[0] (adder)                                                                                                    2.183    18.219
$sub~360^MIN~12-3[1].cout[0] (adder)                                                                                                   0.026    18.244
$sub~360^MIN~12-4[1].cin[0] (adder)                                                                                                    2.183    20.427
$sub~360^MIN~12-4[1].cout[0] (adder)                                                                                                   0.026    20.453
$sub~360^MIN~12-5[1].cin[0] (adder)                                                                                                    2.183    22.636
$sub~360^MIN~12-5[1].cout[0] (adder)                                                                                                   0.026    22.662
$sub~360^MIN~12-6[1].cin[0] (adder)                                                                                                    2.183    24.845
$sub~360^MIN~12-6[1].cout[0] (adder)                                                                                                   0.026    24.870
$sub~360^MIN~12-7[1].cin[0] (adder)                                                                                                    2.183    27.054
$sub~360^MIN~12-7[1].cout[0] (adder)                                                                                                   0.026    27.079
$sub~360^MIN~12-8[1].cin[0] (adder)                                                                                                    2.183    29.262
$sub~360^MIN~12-8[1].cout[0] (adder)                                                                                                   0.026    29.288
$sub~360^MIN~12-9[1].cin[0] (adder)                                                                                                    2.183    31.471
$sub~360^MIN~12-9[1].cout[0] (adder)                                                                                                   0.026    31.497
$sub~360^MIN~12-10[1].cin[0] (adder)                                                                                                   2.183    33.680
$sub~360^MIN~12-10[1].cout[0] (adder)                                                                                                  0.026    33.706
$sub~360^MIN~12-11[1].cin[0] (adder)                                                                                                   2.183    35.889
$sub~360^MIN~12-11[1].cout[0] (adder)                                                                                                  0.026    35.914
$sub~360^MIN~12-12[1].cin[0] (adder)                                                                                                   2.183    38.097
$sub~360^MIN~12-12[1].cout[0] (adder)                                                                                                  0.026    38.123
$sub~360^MIN~12-13[1].cin[0] (adder)                                                                                                   2.183    40.306
$sub~360^MIN~12-13[1].cout[0] (adder)                                                                                                  0.026    40.332
$sub~360^MIN~12-14[1].cin[0] (adder)                                                                                                   2.183    42.515
$sub~360^MIN~12-14[1].cout[0] (adder)                                                                                                  0.026    42.541
$sub~360^MIN~12-15[1].cin[0] (adder)                                                                                                   2.183    44.724
$sub~360^MIN~12-15[1].cout[0] (adder)                                                                                                  0.026    44.749
$sub~360^MIN~12-16[1].cin[0] (adder)                                                                                                   2.183    46.933
$sub~360^MIN~12-16[1].cout[0] (adder)                                                                                                  0.026    46.958
$sub~360^MIN~12-17[1].cin[0] (adder)                                                                                                   2.183    49.141
$sub~360^MIN~12-17[1].cout[0] (adder)                                                                                                  0.026    49.167
$sub~360^MIN~12-18[1].cin[0] (adder)                                                                                                   2.183    51.350
$sub~360^MIN~12-18[1].cout[0] (adder)                                                                                                  0.026    51.376
$sub~360^MIN~12-19[1].cin[0] (adder)                                                                                                   2.183    53.559
$sub~360^MIN~12-19[1].cout[0] (adder)                                                                                                  0.026    53.584
$sub~360^MIN~12-20[1].cin[0] (adder)                                                                                                   2.183    55.768
$sub~360^MIN~12-20[1].cout[0] (adder)                                                                                                  0.026    55.793
$sub~360^MIN~12-21[1].cin[0] (adder)                                                                                                   2.183    57.976
$sub~360^MIN~12-21[1].cout[0] (adder)                                                                                                  0.026    58.002
$sub~360^MIN~12-22[1].cin[0] (adder)                                                                                                   2.183    60.185
$sub~360^MIN~12-22[1].cout[0] (adder)                                                                                                  0.026    60.211
$sub~360^MIN~12-23[1].cin[0] (adder)                                                                                                   2.183    62.394
$sub~360^MIN~12-23[1].cout[0] (adder)                                                                                                  0.026    62.419
$sub~360^MIN~12-24[1].cin[0] (adder)                                                                                                   2.183    64.603
$sub~360^MIN~12-24[1].cout[0] (adder)                                                                                                  0.026    64.628
$sub~360^MIN~12-25[1].cin[0] (adder)                                                                                                   2.183    66.811
$sub~360^MIN~12-25[1].cout[0] (adder)                                                                                                  0.026    66.837
$sub~360^MIN~12-26[1].cin[0] (adder)                                                                                                   2.183    69.020
$sub~360^MIN~12-26[1].cout[0] (adder)                                                                                                  0.026    69.046
$sub~360^MIN~12-27[1].cin[0] (adder)                                                                                                   2.183    71.229
$sub~360^MIN~12-27[1].cout[0] (adder)                                                                                                  0.026    71.254
$sub~360^MIN~12-28[1].cin[0] (adder)                                                                                                   2.183    73.438
$sub~360^MIN~12-28[1].cout[0] (adder)                                                                                                  0.026    73.463
$sub~360^MIN~12-29[1].cin[0] (adder)                                                                                                   2.183    75.646
$sub~360^MIN~12-29[1].cout[0] (adder)                                                                                                  0.026    75.672
$sub~360^MIN~12-30[1].cin[0] (adder)                                                                                                   2.183    77.855
$sub~360^MIN~12-30[1].cout[0] (adder)                                                                                                  0.026    77.881
$sub~360^MIN~12-31[1].cin[0] (adder)                                                                                                   2.183    80.064
$sub~360^MIN~12-31[1].cout[0] (adder)                                                                                                  0.026    80.089
$sub~360^MIN~12-32[1].cin[0] (adder)                                                                                                   2.183    82.273
$sub~360^MIN~12-32[1].cout[0] (adder)                                                                                                  0.026    82.298
$sub~360^MIN~12-33[1].cin[0] (adder)                                                                                                   2.183    84.481
$sub~360^MIN~12-33[1].sumout[0] (adder)                                                                                                0.035    84.517
n11847.in[0] (.names)                                                                                                                  2.183    86.700
n11847.out[0] (.names)                                                                                                                 0.132    86.832
$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[32].D[0] (.latch)                         2.183    89.015
data arrival time                                                                                                                               89.015

clock clk (rise edge)                                                                                                                  3.000     3.000
clock source latency                                                                                                                   0.000     3.000
clk.inpad[0] (.input)                                                                                                                  0.000     3.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[32].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                                                                      0.000     5.183
cell setup time                                                                                                                       -0.019     5.164
data required time                                                                                                                               5.164
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               5.164
data arrival time                                                                                                                              -89.015
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -83.851


#Path 23
Startpoint: lo2344.Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[32].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
lo2344.clk[0] (.latch)                                                                                                                 2.183     2.183
lo2344.Q[0] (.latch) [clock-to-output]                                                                                                 0.060     2.244
new_n34763.in[0] (.names)                                                                                                              2.183     4.427
new_n34763.out[0] (.names)                                                                                                             0.132     4.558
new_n34762.in[4] (.names)                                                                                                              2.183     6.742
new_n34762.out[0] (.names)                                                                                                             0.153     6.895
new_n34761.in[4] (.names)                                                                                                              2.183     9.078
new_n34761.out[0] (.names)                                                                                                             0.153     9.231
lNOT~564.in[1] (.names)                                                                                                                2.183    11.415
lNOT~564.out[0] (.names)                                                                                                               0.180    11.594
$sub~1090^MIN~138-1[1].b[0] (adder)                                                                                                    2.183    13.777
$sub~1090^MIN~138-1[1].cout[0] (adder)                                                                                                 0.049    13.827
$sub~1090^MIN~138-2[1].cin[0] (adder)                                                                                                  2.183    16.010
$sub~1090^MIN~138-2[1].cout[0] (adder)                                                                                                 0.026    16.035
$sub~1090^MIN~138-3[1].cin[0] (adder)                                                                                                  2.183    18.219
$sub~1090^MIN~138-3[1].cout[0] (adder)                                                                                                 0.026    18.244
$sub~1090^MIN~138-4[1].cin[0] (adder)                                                                                                  2.183    20.427
$sub~1090^MIN~138-4[1].cout[0] (adder)                                                                                                 0.026    20.453
$sub~1090^MIN~138-5[1].cin[0] (adder)                                                                                                  2.183    22.636
$sub~1090^MIN~138-5[1].cout[0] (adder)                                                                                                 0.026    22.662
$sub~1090^MIN~138-6[1].cin[0] (adder)                                                                                                  2.183    24.845
$sub~1090^MIN~138-6[1].cout[0] (adder)                                                                                                 0.026    24.870
$sub~1090^MIN~138-7[1].cin[0] (adder)                                                                                                  2.183    27.054
$sub~1090^MIN~138-7[1].cout[0] (adder)                                                                                                 0.026    27.079
$sub~1090^MIN~138-8[1].cin[0] (adder)                                                                                                  2.183    29.262
$sub~1090^MIN~138-8[1].cout[0] (adder)                                                                                                 0.026    29.288
$sub~1090^MIN~138-9[1].cin[0] (adder)                                                                                                  2.183    31.471
$sub~1090^MIN~138-9[1].cout[0] (adder)                                                                                                 0.026    31.497
$sub~1090^MIN~138-10[1].cin[0] (adder)                                                                                                 2.183    33.680
$sub~1090^MIN~138-10[1].cout[0] (adder)                                                                                                0.026    33.706
$sub~1090^MIN~138-11[1].cin[0] (adder)                                                                                                 2.183    35.889
$sub~1090^MIN~138-11[1].cout[0] (adder)                                                                                                0.026    35.914
$sub~1090^MIN~138-12[1].cin[0] (adder)                                                                                                 2.183    38.097
$sub~1090^MIN~138-12[1].cout[0] (adder)                                                                                                0.026    38.123
$sub~1090^MIN~138-13[1].cin[0] (adder)                                                                                                 2.183    40.306
$sub~1090^MIN~138-13[1].cout[0] (adder)                                                                                                0.026    40.332
$sub~1090^MIN~138-14[1].cin[0] (adder)                                                                                                 2.183    42.515
$sub~1090^MIN~138-14[1].cout[0] (adder)                                                                                                0.026    42.541
$sub~1090^MIN~138-15[1].cin[0] (adder)                                                                                                 2.183    44.724
$sub~1090^MIN~138-15[1].cout[0] (adder)                                                                                                0.026    44.749
$sub~1090^MIN~138-16[1].cin[0] (adder)                                                                                                 2.183    46.933
$sub~1090^MIN~138-16[1].cout[0] (adder)                                                                                                0.026    46.958
$sub~1090^MIN~138-17[1].cin[0] (adder)                                                                                                 2.183    49.141
$sub~1090^MIN~138-17[1].cout[0] (adder)                                                                                                0.026    49.167
$sub~1090^MIN~138-18[1].cin[0] (adder)                                                                                                 2.183    51.350
$sub~1090^MIN~138-18[1].cout[0] (adder)                                                                                                0.026    51.376
$sub~1090^MIN~138-19[1].cin[0] (adder)                                                                                                 2.183    53.559
$sub~1090^MIN~138-19[1].cout[0] (adder)                                                                                                0.026    53.584
$sub~1090^MIN~138-20[1].cin[0] (adder)                                                                                                 2.183    55.768
$sub~1090^MIN~138-20[1].cout[0] (adder)                                                                                                0.026    55.793
$sub~1090^MIN~138-21[1].cin[0] (adder)                                                                                                 2.183    57.976
$sub~1090^MIN~138-21[1].cout[0] (adder)                                                                                                0.026    58.002
$sub~1090^MIN~138-22[1].cin[0] (adder)                                                                                                 2.183    60.185
$sub~1090^MIN~138-22[1].cout[0] (adder)                                                                                                0.026    60.211
$sub~1090^MIN~138-23[1].cin[0] (adder)                                                                                                 2.183    62.394
$sub~1090^MIN~138-23[1].cout[0] (adder)                                                                                                0.026    62.419
$sub~1090^MIN~138-24[1].cin[0] (adder)                                                                                                 2.183    64.603
$sub~1090^MIN~138-24[1].cout[0] (adder)                                                                                                0.026    64.628
$sub~1090^MIN~138-25[1].cin[0] (adder)                                                                                                 2.183    66.811
$sub~1090^MIN~138-25[1].cout[0] (adder)                                                                                                0.026    66.837
$sub~1090^MIN~138-26[1].cin[0] (adder)                                                                                                 2.183    69.020
$sub~1090^MIN~138-26[1].cout[0] (adder)                                                                                                0.026    69.046
$sub~1090^MIN~138-27[1].cin[0] (adder)                                                                                                 2.183    71.229
$sub~1090^MIN~138-27[1].cout[0] (adder)                                                                                                0.026    71.254
$sub~1090^MIN~138-28[1].cin[0] (adder)                                                                                                 2.183    73.438
$sub~1090^MIN~138-28[1].cout[0] (adder)                                                                                                0.026    73.463
$sub~1090^MIN~138-29[1].cin[0] (adder)                                                                                                 2.183    75.646
$sub~1090^MIN~138-29[1].cout[0] (adder)                                                                                                0.026    75.672
$sub~1090^MIN~138-30[1].cin[0] (adder)                                                                                                 2.183    77.855
$sub~1090^MIN~138-30[1].cout[0] (adder)                                                                                                0.026    77.881
$sub~1090^MIN~138-31[1].cin[0] (adder)                                                                                                 2.183    80.064
$sub~1090^MIN~138-31[1].cout[0] (adder)                                                                                                0.026    80.089
$sub~1090^MIN~138-32[1].cin[0] (adder)                                                                                                 2.183    82.273
$sub~1090^MIN~138-32[1].cout[0] (adder)                                                                                                0.026    82.298
$sub~1090^MIN~138-33[1].cin[0] (adder)                                                                                                 2.183    84.481
$sub~1090^MIN~138-33[1].sumout[0] (adder)                                                                                              0.035    84.517
n23400.in[0] (.names)                                                                                                                  2.183    86.700
n23400.out[0] (.names)                                                                                                                 0.132    86.832
$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[32].D[0] (.latch)                         2.183    89.015
data arrival time                                                                                                                               89.015

clock clk (rise edge)                                                                                                                  3.000     3.000
clock source latency                                                                                                                   0.000     3.000
clk.inpad[0] (.input)                                                                                                                  0.000     3.000
$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[32].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                                                                      0.000     5.183
cell setup time                                                                                                                       -0.019     5.164
data required time                                                                                                                               5.164
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               5.164
data arrival time                                                                                                                              -89.015
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -83.851


#Path 24
Startpoint: lo0028.Q[0] (.latch clocked by clk)
Endpoint  : lo4841.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0028.clk[0] (.latch)                                           2.183     2.183
lo0028.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34702.in[0] (.names)                                        2.183     4.427
new_n34702.out[0] (.names)                                       0.132     4.558
new_n34701.in[4] (.names)                                        2.183     6.742
new_n34701.out[0] (.names)                                       0.153     6.895
new_n34700.in[4] (.names)                                        2.183     9.078
new_n34700.out[0] (.names)                                       0.153     9.231
$gt~674^Y~0.in[2] (.names)                                       2.183    11.415
$gt~674^Y~0.out[0] (.names)                                      0.153    11.568
$add~445^ADD~76-1[1].b[0] (adder)                                2.183    13.751
$add~445^ADD~76-1[1].cout[0] (adder)                             0.049    13.800
$add~445^ADD~76-2[1].cin[0] (adder)                              2.183    15.984
$add~445^ADD~76-2[1].cout[0] (adder)                             0.026    16.009
$add~445^ADD~76-3[1].cin[0] (adder)                              2.183    18.192
$add~445^ADD~76-3[1].cout[0] (adder)                             0.026    18.218
$add~445^ADD~76-4[1].cin[0] (adder)                              2.183    20.401
$add~445^ADD~76-4[1].cout[0] (adder)                             0.026    20.427
$add~445^ADD~76-5[1].cin[0] (adder)                              2.183    22.610
$add~445^ADD~76-5[1].cout[0] (adder)                             0.026    22.635
$add~445^ADD~76-6[1].cin[0] (adder)                              2.183    24.819
$add~445^ADD~76-6[1].cout[0] (adder)                             0.026    24.844
$add~445^ADD~76-7[1].cin[0] (adder)                              2.183    27.027
$add~445^ADD~76-7[1].cout[0] (adder)                             0.026    27.053
$add~445^ADD~76-8[1].cin[0] (adder)                              2.183    29.236
$add~445^ADD~76-8[1].cout[0] (adder)                             0.026    29.262
$add~445^ADD~76-9[1].cin[0] (adder)                              2.183    31.445
$add~445^ADD~76-9[1].cout[0] (adder)                             0.026    31.470
$add~445^ADD~76-10[1].cin[0] (adder)                             2.183    33.654
$add~445^ADD~76-10[1].cout[0] (adder)                            0.026    33.679
$add~445^ADD~76-11[1].cin[0] (adder)                             2.183    35.862
$add~445^ADD~76-11[1].cout[0] (adder)                            0.026    35.888
$add~445^ADD~76-12[1].cin[0] (adder)                             2.183    38.071
$add~445^ADD~76-12[1].cout[0] (adder)                            0.026    38.097
$add~445^ADD~76-13[1].cin[0] (adder)                             2.183    40.280
$add~445^ADD~76-13[1].cout[0] (adder)                            0.026    40.305
$add~445^ADD~76-14[1].cin[0] (adder)                             2.183    42.489
$add~445^ADD~76-14[1].cout[0] (adder)                            0.026    42.514
$add~445^ADD~76-15[1].cin[0] (adder)                             2.183    44.697
$add~445^ADD~76-15[1].cout[0] (adder)                            0.026    44.723
$add~445^ADD~76-16[1].cin[0] (adder)                             2.183    46.906
$add~445^ADD~76-16[1].cout[0] (adder)                            0.026    46.932
$add~445^ADD~76-17[1].cin[0] (adder)                             2.183    49.115
$add~445^ADD~76-17[1].cout[0] (adder)                            0.026    49.141
$add~445^ADD~76-18[1].cin[0] (adder)                             2.183    51.324
$add~445^ADD~76-18[1].cout[0] (adder)                            0.026    51.349
$add~445^ADD~76-19[1].cin[0] (adder)                             2.183    53.533
$add~445^ADD~76-19[1].cout[0] (adder)                            0.026    53.558
$add~445^ADD~76-20[1].cin[0] (adder)                             2.183    55.741
$add~445^ADD~76-20[1].cout[0] (adder)                            0.026    55.767
$add~445^ADD~76-21[1].cin[0] (adder)                             2.183    57.950
$add~445^ADD~76-21[1].cout[0] (adder)                            0.026    57.976
$add~445^ADD~76-22[1].cin[0] (adder)                             2.183    60.159
$add~445^ADD~76-22[1].cout[0] (adder)                            0.026    60.184
$add~445^ADD~76-23[1].cin[0] (adder)                             2.183    62.368
$add~445^ADD~76-23[1].cout[0] (adder)                            0.026    62.393
$add~445^ADD~76-24[1].cin[0] (adder)                             2.183    64.576
$add~445^ADD~76-24[1].cout[0] (adder)                            0.026    64.602
$add~445^ADD~76-25[1].cin[0] (adder)                             2.183    66.785
$add~445^ADD~76-25[1].cout[0] (adder)                            0.026    66.811
$add~445^ADD~76-26[1].cin[0] (adder)                             2.183    68.994
$add~445^ADD~76-26[1].cout[0] (adder)                            0.026    69.019
$add~445^ADD~76-27[1].cin[0] (adder)                             2.183    71.203
$add~445^ADD~76-27[1].cout[0] (adder)                            0.026    71.228
$add~445^ADD~76-28[1].cin[0] (adder)                             2.183    73.411
$add~445^ADD~76-28[1].cout[0] (adder)                            0.026    73.437
$add~445^ADD~76-29[1].cin[0] (adder)                             2.183    75.620
$add~445^ADD~76-29[1].cout[0] (adder)                            0.026    75.646
$add~445^ADD~76-30[1].cin[0] (adder)                             2.183    77.829
$add~445^ADD~76-30[1].cout[0] (adder)                            0.026    77.854
$add~445^ADD~76-31[1].cin[0] (adder)                             2.183    80.038
$add~445^ADD~76-31[1].cout[0] (adder)                            0.026    80.063
$add~445^ADD~76-32[1].cin[0] (adder)                             2.183    82.246
$add~445^ADD~76-32[1].cout[0] (adder)                            0.026    82.272
$add~445^ADD~76-33[1].cin[0] (adder)                             2.183    84.455
$add~445^ADD~76-33[1].sumout[0] (adder)                          0.035    84.491
li4841.in[0] (.names)                                            2.183    86.674
li4841.out[0] (.names)                                           0.132    86.806
lo4841.D[0] (.latch)                                             2.183    88.989
data arrival time                                                         88.989

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo4841.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.989
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.824


#Path 25
Startpoint: lo2562.Q[0] (.latch clocked by clk)
Endpoint  : lo2361.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2562.clk[0] (.latch)                                           2.183     2.183
lo2562.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34771.in[0] (.names)                                        2.183     4.427
new_n34771.out[0] (.names)                                       0.132     4.558
new_n34770.in[4] (.names)                                        2.183     6.742
new_n34770.out[0] (.names)                                       0.153     6.895
new_n34769.in[4] (.names)                                        2.183     9.078
new_n34769.out[0] (.names)                                       0.153     9.231
$gt~1039^Y~0.in[2] (.names)                                      2.183    11.415
$gt~1039^Y~0.out[0] (.names)                                     0.153    11.568
$add~810^ADD~139-1[1].b[0] (adder)                               2.183    13.751
$add~810^ADD~139-1[1].cout[0] (adder)                            0.049    13.800
$add~810^ADD~139-2[1].cin[0] (adder)                             2.183    15.984
$add~810^ADD~139-2[1].cout[0] (adder)                            0.026    16.009
$add~810^ADD~139-3[1].cin[0] (adder)                             2.183    18.192
$add~810^ADD~139-3[1].cout[0] (adder)                            0.026    18.218
$add~810^ADD~139-4[1].cin[0] (adder)                             2.183    20.401
$add~810^ADD~139-4[1].cout[0] (adder)                            0.026    20.427
$add~810^ADD~139-5[1].cin[0] (adder)                             2.183    22.610
$add~810^ADD~139-5[1].cout[0] (adder)                            0.026    22.635
$add~810^ADD~139-6[1].cin[0] (adder)                             2.183    24.819
$add~810^ADD~139-6[1].cout[0] (adder)                            0.026    24.844
$add~810^ADD~139-7[1].cin[0] (adder)                             2.183    27.027
$add~810^ADD~139-7[1].cout[0] (adder)                            0.026    27.053
$add~810^ADD~139-8[1].cin[0] (adder)                             2.183    29.236
$add~810^ADD~139-8[1].cout[0] (adder)                            0.026    29.262
$add~810^ADD~139-9[1].cin[0] (adder)                             2.183    31.445
$add~810^ADD~139-9[1].cout[0] (adder)                            0.026    31.470
$add~810^ADD~139-10[1].cin[0] (adder)                            2.183    33.654
$add~810^ADD~139-10[1].cout[0] (adder)                           0.026    33.679
$add~810^ADD~139-11[1].cin[0] (adder)                            2.183    35.862
$add~810^ADD~139-11[1].cout[0] (adder)                           0.026    35.888
$add~810^ADD~139-12[1].cin[0] (adder)                            2.183    38.071
$add~810^ADD~139-12[1].cout[0] (adder)                           0.026    38.097
$add~810^ADD~139-13[1].cin[0] (adder)                            2.183    40.280
$add~810^ADD~139-13[1].cout[0] (adder)                           0.026    40.305
$add~810^ADD~139-14[1].cin[0] (adder)                            2.183    42.489
$add~810^ADD~139-14[1].cout[0] (adder)                           0.026    42.514
$add~810^ADD~139-15[1].cin[0] (adder)                            2.183    44.697
$add~810^ADD~139-15[1].cout[0] (adder)                           0.026    44.723
$add~810^ADD~139-16[1].cin[0] (adder)                            2.183    46.906
$add~810^ADD~139-16[1].cout[0] (adder)                           0.026    46.932
$add~810^ADD~139-17[1].cin[0] (adder)                            2.183    49.115
$add~810^ADD~139-17[1].cout[0] (adder)                           0.026    49.141
$add~810^ADD~139-18[1].cin[0] (adder)                            2.183    51.324
$add~810^ADD~139-18[1].cout[0] (adder)                           0.026    51.349
$add~810^ADD~139-19[1].cin[0] (adder)                            2.183    53.533
$add~810^ADD~139-19[1].cout[0] (adder)                           0.026    53.558
$add~810^ADD~139-20[1].cin[0] (adder)                            2.183    55.741
$add~810^ADD~139-20[1].cout[0] (adder)                           0.026    55.767
$add~810^ADD~139-21[1].cin[0] (adder)                            2.183    57.950
$add~810^ADD~139-21[1].cout[0] (adder)                           0.026    57.976
$add~810^ADD~139-22[1].cin[0] (adder)                            2.183    60.159
$add~810^ADD~139-22[1].cout[0] (adder)                           0.026    60.184
$add~810^ADD~139-23[1].cin[0] (adder)                            2.183    62.368
$add~810^ADD~139-23[1].cout[0] (adder)                           0.026    62.393
$add~810^ADD~139-24[1].cin[0] (adder)                            2.183    64.576
$add~810^ADD~139-24[1].cout[0] (adder)                           0.026    64.602
$add~810^ADD~139-25[1].cin[0] (adder)                            2.183    66.785
$add~810^ADD~139-25[1].cout[0] (adder)                           0.026    66.811
$add~810^ADD~139-26[1].cin[0] (adder)                            2.183    68.994
$add~810^ADD~139-26[1].cout[0] (adder)                           0.026    69.019
$add~810^ADD~139-27[1].cin[0] (adder)                            2.183    71.203
$add~810^ADD~139-27[1].cout[0] (adder)                           0.026    71.228
$add~810^ADD~139-28[1].cin[0] (adder)                            2.183    73.411
$add~810^ADD~139-28[1].cout[0] (adder)                           0.026    73.437
$add~810^ADD~139-29[1].cin[0] (adder)                            2.183    75.620
$add~810^ADD~139-29[1].cout[0] (adder)                           0.026    75.646
$add~810^ADD~139-30[1].cin[0] (adder)                            2.183    77.829
$add~810^ADD~139-30[1].cout[0] (adder)                           0.026    77.854
$add~810^ADD~139-31[1].cin[0] (adder)                            2.183    80.038
$add~810^ADD~139-31[1].cout[0] (adder)                           0.026    80.063
$add~810^ADD~139-32[1].cin[0] (adder)                            2.183    82.246
$add~810^ADD~139-32[1].cout[0] (adder)                           0.026    82.272
$add~810^ADD~139-33[1].cin[0] (adder)                            2.183    84.455
$add~810^ADD~139-33[1].sumout[0] (adder)                         0.035    84.491
li2361.in[0] (.names)                                            2.183    86.674
li2361.out[0] (.names)                                           0.132    86.806
lo2361.D[0] (.latch)                                             2.183    88.989
data arrival time                                                         88.989

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2361.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.989
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.824


#Path 26
Startpoint: lo1235.Q[0] (.latch clocked by clk)
Endpoint  : lo1034.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1235.clk[0] (.latch)                                           2.183     2.183
lo1235.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34606_1.in[0] (.names)                                      2.183     4.427
new_n34606_1.out[0] (.names)                                     0.132     4.558
new_n34605_1.in[4] (.names)                                      2.183     6.742
new_n34605_1.out[0] (.names)                                     0.153     6.895
new_n34604.in[4] (.names)                                        2.183     9.078
new_n34604.out[0] (.names)                                       0.153     9.231
$gt~309^Y~0.in[2] (.names)                                       2.183    11.415
$gt~309^Y~0.out[0] (.names)                                      0.153    11.568
$add~80^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~80^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~80^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~80^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~80^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~80^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~80^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~80^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~80^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~80^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~80^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~80^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~80^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~80^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~80^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~80^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~80^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~80^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~80^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~80^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~80^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~80^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~80^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~80^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~80^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~80^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~80^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~80^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~80^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~80^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~80^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~80^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~80^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~80^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~80^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~80^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~80^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~80^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~80^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~80^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~80^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~80^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~80^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~80^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~80^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~80^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~80^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~80^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~80^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~80^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~80^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~80^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~80^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~80^ADD~13-27[1].cout[0] (adder)                             0.026    71.228
$add~80^ADD~13-28[1].cin[0] (adder)                              2.183    73.411
$add~80^ADD~13-28[1].cout[0] (adder)                             0.026    73.437
$add~80^ADD~13-29[1].cin[0] (adder)                              2.183    75.620
$add~80^ADD~13-29[1].cout[0] (adder)                             0.026    75.646
$add~80^ADD~13-30[1].cin[0] (adder)                              2.183    77.829
$add~80^ADD~13-30[1].cout[0] (adder)                             0.026    77.854
$add~80^ADD~13-31[1].cin[0] (adder)                              2.183    80.038
$add~80^ADD~13-31[1].cout[0] (adder)                             0.026    80.063
$add~80^ADD~13-32[1].cin[0] (adder)                              2.183    82.246
$add~80^ADD~13-32[1].cout[0] (adder)                             0.026    82.272
$add~80^ADD~13-33[1].cin[0] (adder)                              2.183    84.455
$add~80^ADD~13-33[1].sumout[0] (adder)                           0.035    84.491
li1034.in[0] (.names)                                            2.183    86.674
li1034.out[0] (.names)                                           0.132    86.806
lo1034.D[0] (.latch)                                             2.183    88.989
data arrival time                                                         88.989

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo1034.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.989
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.824


#Path 27
Startpoint: lo3956.Q[0] (.latch clocked by clk)
Endpoint  : lo3755.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3956.clk[0] (.latch)                                           2.183     2.183
lo3956.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34841_1.in[0] (.names)                                      2.183     4.427
new_n34841_1.out[0] (.names)                                     0.132     4.558
new_n34840_1.in[4] (.names)                                      2.183     6.742
new_n34840_1.out[0] (.names)                                     0.153     6.895
new_n34839.in[4] (.names)                                        2.183     9.078
new_n34839.out[0] (.names)                                       0.153     9.231
$gt~1408^Y~0.in[2] (.names)                                      2.183    11.415
$gt~1408^Y~0.out[0] (.names)                                     0.153    11.568
$add~1179^ADD~202-1[1].b[0] (adder)                              2.183    13.751
$add~1179^ADD~202-1[1].cout[0] (adder)                           0.049    13.800
$add~1179^ADD~202-2[1].cin[0] (adder)                            2.183    15.984
$add~1179^ADD~202-2[1].cout[0] (adder)                           0.026    16.009
$add~1179^ADD~202-3[1].cin[0] (adder)                            2.183    18.192
$add~1179^ADD~202-3[1].cout[0] (adder)                           0.026    18.218
$add~1179^ADD~202-4[1].cin[0] (adder)                            2.183    20.401
$add~1179^ADD~202-4[1].cout[0] (adder)                           0.026    20.427
$add~1179^ADD~202-5[1].cin[0] (adder)                            2.183    22.610
$add~1179^ADD~202-5[1].cout[0] (adder)                           0.026    22.635
$add~1179^ADD~202-6[1].cin[0] (adder)                            2.183    24.819
$add~1179^ADD~202-6[1].cout[0] (adder)                           0.026    24.844
$add~1179^ADD~202-7[1].cin[0] (adder)                            2.183    27.027
$add~1179^ADD~202-7[1].cout[0] (adder)                           0.026    27.053
$add~1179^ADD~202-8[1].cin[0] (adder)                            2.183    29.236
$add~1179^ADD~202-8[1].cout[0] (adder)                           0.026    29.262
$add~1179^ADD~202-9[1].cin[0] (adder)                            2.183    31.445
$add~1179^ADD~202-9[1].cout[0] (adder)                           0.026    31.470
$add~1179^ADD~202-10[1].cin[0] (adder)                           2.183    33.654
$add~1179^ADD~202-10[1].cout[0] (adder)                          0.026    33.679
$add~1179^ADD~202-11[1].cin[0] (adder)                           2.183    35.862
$add~1179^ADD~202-11[1].cout[0] (adder)                          0.026    35.888
$add~1179^ADD~202-12[1].cin[0] (adder)                           2.183    38.071
$add~1179^ADD~202-12[1].cout[0] (adder)                          0.026    38.097
$add~1179^ADD~202-13[1].cin[0] (adder)                           2.183    40.280
$add~1179^ADD~202-13[1].cout[0] (adder)                          0.026    40.305
$add~1179^ADD~202-14[1].cin[0] (adder)                           2.183    42.489
$add~1179^ADD~202-14[1].cout[0] (adder)                          0.026    42.514
$add~1179^ADD~202-15[1].cin[0] (adder)                           2.183    44.697
$add~1179^ADD~202-15[1].cout[0] (adder)                          0.026    44.723
$add~1179^ADD~202-16[1].cin[0] (adder)                           2.183    46.906
$add~1179^ADD~202-16[1].cout[0] (adder)                          0.026    46.932
$add~1179^ADD~202-17[1].cin[0] (adder)                           2.183    49.115
$add~1179^ADD~202-17[1].cout[0] (adder)                          0.026    49.141
$add~1179^ADD~202-18[1].cin[0] (adder)                           2.183    51.324
$add~1179^ADD~202-18[1].cout[0] (adder)                          0.026    51.349
$add~1179^ADD~202-19[1].cin[0] (adder)                           2.183    53.533
$add~1179^ADD~202-19[1].cout[0] (adder)                          0.026    53.558
$add~1179^ADD~202-20[1].cin[0] (adder)                           2.183    55.741
$add~1179^ADD~202-20[1].cout[0] (adder)                          0.026    55.767
$add~1179^ADD~202-21[1].cin[0] (adder)                           2.183    57.950
$add~1179^ADD~202-21[1].cout[0] (adder)                          0.026    57.976
$add~1179^ADD~202-22[1].cin[0] (adder)                           2.183    60.159
$add~1179^ADD~202-22[1].cout[0] (adder)                          0.026    60.184
$add~1179^ADD~202-23[1].cin[0] (adder)                           2.183    62.368
$add~1179^ADD~202-23[1].cout[0] (adder)                          0.026    62.393
$add~1179^ADD~202-24[1].cin[0] (adder)                           2.183    64.576
$add~1179^ADD~202-24[1].cout[0] (adder)                          0.026    64.602
$add~1179^ADD~202-25[1].cin[0] (adder)                           2.183    66.785
$add~1179^ADD~202-25[1].cout[0] (adder)                          0.026    66.811
$add~1179^ADD~202-26[1].cin[0] (adder)                           2.183    68.994
$add~1179^ADD~202-26[1].cout[0] (adder)                          0.026    69.019
$add~1179^ADD~202-27[1].cin[0] (adder)                           2.183    71.203
$add~1179^ADD~202-27[1].cout[0] (adder)                          0.026    71.228
$add~1179^ADD~202-28[1].cin[0] (adder)                           2.183    73.411
$add~1179^ADD~202-28[1].cout[0] (adder)                          0.026    73.437
$add~1179^ADD~202-29[1].cin[0] (adder)                           2.183    75.620
$add~1179^ADD~202-29[1].cout[0] (adder)                          0.026    75.646
$add~1179^ADD~202-30[1].cin[0] (adder)                           2.183    77.829
$add~1179^ADD~202-30[1].cout[0] (adder)                          0.026    77.854
$add~1179^ADD~202-31[1].cin[0] (adder)                           2.183    80.038
$add~1179^ADD~202-31[1].cout[0] (adder)                          0.026    80.063
$add~1179^ADD~202-32[1].cin[0] (adder)                           2.183    82.246
$add~1179^ADD~202-32[1].cout[0] (adder)                          0.026    82.272
$add~1179^ADD~202-33[1].cin[0] (adder)                           2.183    84.455
$add~1179^ADD~202-33[1].sumout[0] (adder)                        0.035    84.491
li3755.in[0] (.names)                                            2.183    86.674
li3755.out[0] (.names)                                           0.132    86.806
lo3755.D[0] (.latch)                                             2.183    88.989
data arrival time                                                         88.989

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3755.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.989
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.824


#Path 28
Startpoint: lo4820.Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[32].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
lo4820.clk[0] (.latch)                                                                                                                 2.183     2.183
lo4820.Q[0] (.latch) [clock-to-output]                                                                                                 0.060     2.244
new_n34694.in[0] (.names)                                                                                                              2.183     4.427
new_n34694.out[0] (.names)                                                                                                             0.132     4.558
new_n34693.in[4] (.names)                                                                                                              2.183     6.742
new_n34693.out[0] (.names)                                                                                                             0.153     6.895
new_n34692.in[3] (.names)                                                                                                              2.183     9.078
new_n34692.out[0] (.names)                                                                                                             0.153     9.231
lNOT~725.in[0] (.names)                                                                                                                2.183    11.415
lNOT~725.out[0] (.names)                                                                                                               0.153    11.568
$sub~725^MIN~75-1[1].b[0] (adder)                                                                                                      2.183    13.751
$sub~725^MIN~75-1[1].cout[0] (adder)                                                                                                   0.049    13.800
$sub~725^MIN~75-2[1].cin[0] (adder)                                                                                                    2.183    15.984
$sub~725^MIN~75-2[1].cout[0] (adder)                                                                                                   0.026    16.009
$sub~725^MIN~75-3[1].cin[0] (adder)                                                                                                    2.183    18.192
$sub~725^MIN~75-3[1].cout[0] (adder)                                                                                                   0.026    18.218
$sub~725^MIN~75-4[1].cin[0] (adder)                                                                                                    2.183    20.401
$sub~725^MIN~75-4[1].cout[0] (adder)                                                                                                   0.026    20.427
$sub~725^MIN~75-5[1].cin[0] (adder)                                                                                                    2.183    22.610
$sub~725^MIN~75-5[1].cout[0] (adder)                                                                                                   0.026    22.635
$sub~725^MIN~75-6[1].cin[0] (adder)                                                                                                    2.183    24.819
$sub~725^MIN~75-6[1].cout[0] (adder)                                                                                                   0.026    24.844
$sub~725^MIN~75-7[1].cin[0] (adder)                                                                                                    2.183    27.027
$sub~725^MIN~75-7[1].cout[0] (adder)                                                                                                   0.026    27.053
$sub~725^MIN~75-8[1].cin[0] (adder)                                                                                                    2.183    29.236
$sub~725^MIN~75-8[1].cout[0] (adder)                                                                                                   0.026    29.262
$sub~725^MIN~75-9[1].cin[0] (adder)                                                                                                    2.183    31.445
$sub~725^MIN~75-9[1].cout[0] (adder)                                                                                                   0.026    31.470
$sub~725^MIN~75-10[1].cin[0] (adder)                                                                                                   2.183    33.654
$sub~725^MIN~75-10[1].cout[0] (adder)                                                                                                  0.026    33.679
$sub~725^MIN~75-11[1].cin[0] (adder)                                                                                                   2.183    35.862
$sub~725^MIN~75-11[1].cout[0] (adder)                                                                                                  0.026    35.888
$sub~725^MIN~75-12[1].cin[0] (adder)                                                                                                   2.183    38.071
$sub~725^MIN~75-12[1].cout[0] (adder)                                                                                                  0.026    38.097
$sub~725^MIN~75-13[1].cin[0] (adder)                                                                                                   2.183    40.280
$sub~725^MIN~75-13[1].cout[0] (adder)                                                                                                  0.026    40.305
$sub~725^MIN~75-14[1].cin[0] (adder)                                                                                                   2.183    42.489
$sub~725^MIN~75-14[1].cout[0] (adder)                                                                                                  0.026    42.514
$sub~725^MIN~75-15[1].cin[0] (adder)                                                                                                   2.183    44.697
$sub~725^MIN~75-15[1].cout[0] (adder)                                                                                                  0.026    44.723
$sub~725^MIN~75-16[1].cin[0] (adder)                                                                                                   2.183    46.906
$sub~725^MIN~75-16[1].cout[0] (adder)                                                                                                  0.026    46.932
$sub~725^MIN~75-17[1].cin[0] (adder)                                                                                                   2.183    49.115
$sub~725^MIN~75-17[1].cout[0] (adder)                                                                                                  0.026    49.141
$sub~725^MIN~75-18[1].cin[0] (adder)                                                                                                   2.183    51.324
$sub~725^MIN~75-18[1].cout[0] (adder)                                                                                                  0.026    51.349
$sub~725^MIN~75-19[1].cin[0] (adder)                                                                                                   2.183    53.533
$sub~725^MIN~75-19[1].cout[0] (adder)                                                                                                  0.026    53.558
$sub~725^MIN~75-20[1].cin[0] (adder)                                                                                                   2.183    55.741
$sub~725^MIN~75-20[1].cout[0] (adder)                                                                                                  0.026    55.767
$sub~725^MIN~75-21[1].cin[0] (adder)                                                                                                   2.183    57.950
$sub~725^MIN~75-21[1].cout[0] (adder)                                                                                                  0.026    57.976
$sub~725^MIN~75-22[1].cin[0] (adder)                                                                                                   2.183    60.159
$sub~725^MIN~75-22[1].cout[0] (adder)                                                                                                  0.026    60.184
$sub~725^MIN~75-23[1].cin[0] (adder)                                                                                                   2.183    62.368
$sub~725^MIN~75-23[1].cout[0] (adder)                                                                                                  0.026    62.393
$sub~725^MIN~75-24[1].cin[0] (adder)                                                                                                   2.183    64.576
$sub~725^MIN~75-24[1].cout[0] (adder)                                                                                                  0.026    64.602
$sub~725^MIN~75-25[1].cin[0] (adder)                                                                                                   2.183    66.785
$sub~725^MIN~75-25[1].cout[0] (adder)                                                                                                  0.026    66.811
$sub~725^MIN~75-26[1].cin[0] (adder)                                                                                                   2.183    68.994
$sub~725^MIN~75-26[1].cout[0] (adder)                                                                                                  0.026    69.019
$sub~725^MIN~75-27[1].cin[0] (adder)                                                                                                   2.183    71.203
$sub~725^MIN~75-27[1].cout[0] (adder)                                                                                                  0.026    71.228
$sub~725^MIN~75-28[1].cin[0] (adder)                                                                                                   2.183    73.411
$sub~725^MIN~75-28[1].cout[0] (adder)                                                                                                  0.026    73.437
$sub~725^MIN~75-29[1].cin[0] (adder)                                                                                                   2.183    75.620
$sub~725^MIN~75-29[1].cout[0] (adder)                                                                                                  0.026    75.646
$sub~725^MIN~75-30[1].cin[0] (adder)                                                                                                   2.183    77.829
$sub~725^MIN~75-30[1].cout[0] (adder)                                                                                                  0.026    77.854
$sub~725^MIN~75-31[1].cin[0] (adder)                                                                                                   2.183    80.038
$sub~725^MIN~75-31[1].cout[0] (adder)                                                                                                  0.026    80.063
$sub~725^MIN~75-32[1].cin[0] (adder)                                                                                                   2.183    82.246
$sub~725^MIN~75-32[1].cout[0] (adder)                                                                                                  0.026    82.272
$sub~725^MIN~75-33[1].cin[0] (adder)                                                                                                   2.183    84.455
$sub~725^MIN~75-33[1].sumout[0] (adder)                                                                                                0.035    84.491
n36660.in[0] (.names)                                                                                                                  2.183    86.674
n36660.out[0] (.names)                                                                                                                 0.132    86.806
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[32].D[0] (.latch)                         2.183    88.989
data arrival time                                                                                                                               88.989

clock clk (rise edge)                                                                                                                  3.000     3.000
clock source latency                                                                                                                   0.000     3.000
clk.inpad[0] (.input)                                                                                                                  0.000     3.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[32].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                                                                      0.000     5.183
cell setup time                                                                                                                       -0.019     5.164
data required time                                                                                                                               5.164
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               5.164
data arrival time                                                                                                                              -88.989
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -83.824


#Path 29
Startpoint: lo4192.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4192.clk[0] (.latch)                                           2.183     2.183
lo4192.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1469-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1469-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1469-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1469-add0-1[1].sumout[0] (adder)                            0.069     8.819
$mul~1469-add1-1[1].a[0] (adder)                                 2.183    11.002
$mul~1469-add1-1[1].cout[0] (adder)                              0.049    11.051
$mul~1469-add1-2[1].cin[0] (adder)                               2.183    13.234
$mul~1469-add1-2[1].cout[0] (adder)                              0.026    13.260
$mul~1469-add1-3[1].cin[0] (adder)                               2.183    15.443
$mul~1469-add1-3[1].cout[0] (adder)                              0.026    15.469
$mul~1469-add1-4[1].cin[0] (adder)                               2.183    17.652
$mul~1469-add1-4[1].cout[0] (adder)                              0.026    17.677
$mul~1469-add1-5[1].cin[0] (adder)                               2.183    19.861
$mul~1469-add1-5[1].cout[0] (adder)                              0.026    19.886
$mul~1469-add1-6[1].cin[0] (adder)                               2.183    22.069
$mul~1469-add1-6[1].cout[0] (adder)                              0.026    22.095
$mul~1469-add1-7[1].cin[0] (adder)                               2.183    24.278
$mul~1469-add1-7[1].cout[0] (adder)                              0.026    24.304
$mul~1469-add1-8[1].cin[0] (adder)                               2.183    26.487
$mul~1469-add1-8[1].cout[0] (adder)                              0.026    26.512
$mul~1469-add1-9[1].cin[0] (adder)                               2.183    28.696
$mul~1469-add1-9[1].cout[0] (adder)                              0.026    28.721
$mul~1469-add1-10[1].cin[0] (adder)                              2.183    30.904
$mul~1469-add1-10[1].cout[0] (adder)                             0.026    30.930
$mul~1469-add1-11[1].cin[0] (adder)                              2.183    33.113
$mul~1469-add1-11[1].cout[0] (adder)                             0.026    33.139
$mul~1469-add1-12[1].cin[0] (adder)                              2.183    35.322
$mul~1469-add1-12[1].cout[0] (adder)                             0.026    35.348
$mul~1469-add1-13[1].cin[0] (adder)                              2.183    37.531
$mul~1469-add1-13[1].cout[0] (adder)                             0.026    37.556
$mul~1469-add1-14[1].cin[0] (adder)                              2.183    39.740
$mul~1469-add1-14[1].cout[0] (adder)                             0.026    39.765
$mul~1469-add1-15[1].cin[0] (adder)                              2.183    41.948
$mul~1469-add1-15[1].cout[0] (adder)                             0.026    41.974
$mul~1469-add1-16[1].cin[0] (adder)                              2.183    44.157
$mul~1469-add1-16[1].cout[0] (adder)                             0.026    44.183
$mul~1469-add1-17[1].cin[0] (adder)                              2.183    46.366
$mul~1469-add1-17[1].cout[0] (adder)                             0.026    46.391
$mul~1469-add1-18[1].cin[0] (adder)                              2.183    48.575
$mul~1469-add1-18[1].cout[0] (adder)                             0.026    48.600
$mul~1469-add1-19[1].cin[0] (adder)                              2.183    50.783
$mul~1469-add1-19[1].cout[0] (adder)                             0.026    50.809
$mul~1469-add1-20[1].cin[0] (adder)                              2.183    52.992
$mul~1469-add1-20[1].cout[0] (adder)                             0.026    53.018
$mul~1469-add1-21[1].cin[0] (adder)                              2.183    55.201
$mul~1469-add1-21[1].cout[0] (adder)                             0.026    55.226
$mul~1469-add1-22[1].cin[0] (adder)                              2.183    57.410
$mul~1469-add1-22[1].cout[0] (adder)                             0.026    57.435
$mul~1469-add1-23[1].cin[0] (adder)                              2.183    59.618
$mul~1469-add1-23[1].cout[0] (adder)                             0.026    59.644
$mul~1469-add1-24[1].cin[0] (adder)                              2.183    61.827
$mul~1469-add1-24[1].cout[0] (adder)                             0.026    61.853
$mul~1469-add1-25[1].cin[0] (adder)                              2.183    64.036
$mul~1469-add1-25[1].cout[0] (adder)                             0.026    64.061
$mul~1469-add1-26[1].cin[0] (adder)                              2.183    66.245
$mul~1469-add1-26[1].cout[0] (adder)                             0.026    66.270
$mul~1469-add1-27[1].cin[0] (adder)                              2.183    68.453
$mul~1469-add1-27[1].cout[0] (adder)                             0.026    68.479
$mul~1469-add1-28[1].cin[0] (adder)                              2.183    70.662
$mul~1469-add1-28[1].cout[0] (adder)                             0.026    70.688
$mul~1469-add1-29[1].cin[0] (adder)                              2.183    72.871
$mul~1469-add1-29[1].cout[0] (adder)                             0.026    72.896
$mul~1469-add1-30[1].cin[0] (adder)                              2.183    75.080
$mul~1469-add1-30[1].cout[0] (adder)                             0.026    75.105
$mul~1469-add1-31[1].cin[0] (adder)                              2.183    77.288
$mul~1469-add1-31[1].cout[0] (adder)                             0.026    77.314
$mul~1469-add1-32[1].cin[0] (adder)                              2.183    79.497
$mul~1469-add1-32[1].cout[0] (adder)                             0.026    79.523
$mul~1469-add1-33[1].cin[0] (adder)                              2.183    81.706
$mul~1469-add1-33[1].cout[0] (adder)                             0.026    81.731
$mul~1469-add1-34[1].cin[0] (adder)                              2.183    83.915
$mul~1469-add1-34[1].sumout[0] (adder)                           0.035    83.950
n33040.in[1] (.names)                                            2.183    86.133
n33040.out[0] (.names)                                           0.132    86.265
$dffe~1468^Q~60.D[0] (.latch)                                    2.183    88.448
data arrival time                                                         88.448

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~60.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.448
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.284


#Path 30
Startpoint: lo0520.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0520.clk[0] (.latch)                                           2.183     2.183
lo0520.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~370-1[0].b[0] (multiply)                                    2.183     4.427
$mul~370-1[0].out[0] (multiply)                                  2.140     6.567
$mul~370-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~370-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~370-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~370-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~370-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~370-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~370-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~370-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~370-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~370-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~370-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~370-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~370-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~370-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~370-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~370-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~370-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~370-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~370-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~370-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~370-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~370-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~370-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~370-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~370-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~370-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~370-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~370-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~370-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~370-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~370-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~370-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~370-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~370-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~370-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~370-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~370-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~370-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~370-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~370-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~370-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~370-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~370-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~370-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~370-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~370-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~370-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~370-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~370-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~370-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~370-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~370-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~370-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~370-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~370-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~370-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~370-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~370-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~370-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~370-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~370-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~370-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~370-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~370-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~370-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~370-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~370-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~370-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~370-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~370-add1-34[1].sumout[0] (adder)                            0.035    83.950
n14952.in[1] (.names)                                            2.183    86.133
n14952.out[0] (.names)                                           0.132    86.265
$dffe~369^Q~60.D[0] (.latch)                                     2.183    88.448
data arrival time                                                         88.448

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~60.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.448
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.284


#Path 31
Startpoint: lo2798.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2798.clk[0] (.latch)                                           2.183     2.183
lo2798.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1100-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1100-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1100-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1100-add0-1[1].sumout[0] (adder)                            0.069     8.819
$mul~1100-add1-1[1].a[0] (adder)                                 2.183    11.002
$mul~1100-add1-1[1].cout[0] (adder)                              0.049    11.051
$mul~1100-add1-2[1].cin[0] (adder)                               2.183    13.234
$mul~1100-add1-2[1].cout[0] (adder)                              0.026    13.260
$mul~1100-add1-3[1].cin[0] (adder)                               2.183    15.443
$mul~1100-add1-3[1].cout[0] (adder)                              0.026    15.469
$mul~1100-add1-4[1].cin[0] (adder)                               2.183    17.652
$mul~1100-add1-4[1].cout[0] (adder)                              0.026    17.677
$mul~1100-add1-5[1].cin[0] (adder)                               2.183    19.861
$mul~1100-add1-5[1].cout[0] (adder)                              0.026    19.886
$mul~1100-add1-6[1].cin[0] (adder)                               2.183    22.069
$mul~1100-add1-6[1].cout[0] (adder)                              0.026    22.095
$mul~1100-add1-7[1].cin[0] (adder)                               2.183    24.278
$mul~1100-add1-7[1].cout[0] (adder)                              0.026    24.304
$mul~1100-add1-8[1].cin[0] (adder)                               2.183    26.487
$mul~1100-add1-8[1].cout[0] (adder)                              0.026    26.512
$mul~1100-add1-9[1].cin[0] (adder)                               2.183    28.696
$mul~1100-add1-9[1].cout[0] (adder)                              0.026    28.721
$mul~1100-add1-10[1].cin[0] (adder)                              2.183    30.904
$mul~1100-add1-10[1].cout[0] (adder)                             0.026    30.930
$mul~1100-add1-11[1].cin[0] (adder)                              2.183    33.113
$mul~1100-add1-11[1].cout[0] (adder)                             0.026    33.139
$mul~1100-add1-12[1].cin[0] (adder)                              2.183    35.322
$mul~1100-add1-12[1].cout[0] (adder)                             0.026    35.348
$mul~1100-add1-13[1].cin[0] (adder)                              2.183    37.531
$mul~1100-add1-13[1].cout[0] (adder)                             0.026    37.556
$mul~1100-add1-14[1].cin[0] (adder)                              2.183    39.740
$mul~1100-add1-14[1].cout[0] (adder)                             0.026    39.765
$mul~1100-add1-15[1].cin[0] (adder)                              2.183    41.948
$mul~1100-add1-15[1].cout[0] (adder)                             0.026    41.974
$mul~1100-add1-16[1].cin[0] (adder)                              2.183    44.157
$mul~1100-add1-16[1].cout[0] (adder)                             0.026    44.183
$mul~1100-add1-17[1].cin[0] (adder)                              2.183    46.366
$mul~1100-add1-17[1].cout[0] (adder)                             0.026    46.391
$mul~1100-add1-18[1].cin[0] (adder)                              2.183    48.575
$mul~1100-add1-18[1].cout[0] (adder)                             0.026    48.600
$mul~1100-add1-19[1].cin[0] (adder)                              2.183    50.783
$mul~1100-add1-19[1].cout[0] (adder)                             0.026    50.809
$mul~1100-add1-20[1].cin[0] (adder)                              2.183    52.992
$mul~1100-add1-20[1].cout[0] (adder)                             0.026    53.018
$mul~1100-add1-21[1].cin[0] (adder)                              2.183    55.201
$mul~1100-add1-21[1].cout[0] (adder)                             0.026    55.226
$mul~1100-add1-22[1].cin[0] (adder)                              2.183    57.410
$mul~1100-add1-22[1].cout[0] (adder)                             0.026    57.435
$mul~1100-add1-23[1].cin[0] (adder)                              2.183    59.618
$mul~1100-add1-23[1].cout[0] (adder)                             0.026    59.644
$mul~1100-add1-24[1].cin[0] (adder)                              2.183    61.827
$mul~1100-add1-24[1].cout[0] (adder)                             0.026    61.853
$mul~1100-add1-25[1].cin[0] (adder)                              2.183    64.036
$mul~1100-add1-25[1].cout[0] (adder)                             0.026    64.061
$mul~1100-add1-26[1].cin[0] (adder)                              2.183    66.245
$mul~1100-add1-26[1].cout[0] (adder)                             0.026    66.270
$mul~1100-add1-27[1].cin[0] (adder)                              2.183    68.453
$mul~1100-add1-27[1].cout[0] (adder)                             0.026    68.479
$mul~1100-add1-28[1].cin[0] (adder)                              2.183    70.662
$mul~1100-add1-28[1].cout[0] (adder)                             0.026    70.688
$mul~1100-add1-29[1].cin[0] (adder)                              2.183    72.871
$mul~1100-add1-29[1].cout[0] (adder)                             0.026    72.896
$mul~1100-add1-30[1].cin[0] (adder)                              2.183    75.080
$mul~1100-add1-30[1].cout[0] (adder)                             0.026    75.105
$mul~1100-add1-31[1].cin[0] (adder)                              2.183    77.288
$mul~1100-add1-31[1].cout[0] (adder)                             0.026    77.314
$mul~1100-add1-32[1].cin[0] (adder)                              2.183    79.497
$mul~1100-add1-32[1].cout[0] (adder)                             0.026    79.523
$mul~1100-add1-33[1].cin[0] (adder)                              2.183    81.706
$mul~1100-add1-33[1].cout[0] (adder)                             0.026    81.731
$mul~1100-add1-34[1].cin[0] (adder)                              2.183    83.915
$mul~1100-add1-34[1].sumout[0] (adder)                           0.035    83.950
n25595.in[1] (.names)                                            2.183    86.133
n25595.out[0] (.names)                                           0.132    86.265
$dffe~1099^Q~60.D[0] (.latch)                                    2.183    88.448
data arrival time                                                         88.448

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~60.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.448
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.284


#Path 32
Startpoint: lo1499.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1499.clk[0] (.latch)                                           2.183     2.183
lo1499.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~735-1[0].b[0] (multiply)                                    2.183     4.427
$mul~735-1[0].out[0] (multiply)                                  2.140     6.567
$mul~735-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~735-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~735-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~735-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~735-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~735-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~735-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~735-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~735-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~735-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~735-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~735-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~735-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~735-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~735-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~735-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~735-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~735-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~735-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~735-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~735-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~735-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~735-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~735-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~735-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~735-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~735-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~735-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~735-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~735-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~735-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~735-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~735-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~735-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~735-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~735-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~735-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~735-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~735-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~735-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~735-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~735-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~735-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~735-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~735-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~735-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~735-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~735-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~735-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~735-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~735-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~735-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~735-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~735-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~735-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~735-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~735-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~735-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~735-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~735-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~735-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~735-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~735-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~735-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~735-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~735-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~735-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~735-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~735-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~735-add1-34[1].sumout[0] (adder)                            0.035    83.950
n18815.in[1] (.names)                                            2.183    86.133
n18815.out[0] (.names)                                           0.132    86.265
$dffe~734^Q~60.D[0] (.latch)                                     2.183    88.448
data arrival time                                                         88.448

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~60.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.448
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.284


#Path 33
Startpoint: lo2298.Q[0] (.latch clocked by clk)
Endpoint  : lo2293.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2298.clk[0] (.latch)                                           2.183     2.183
lo2298.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34739.in[0] (.names)                                        2.183     4.427
new_n34739.out[0] (.names)                                       0.180     4.606
new_n34738.in[4] (.names)                                        2.183     6.790
new_n34738.out[0] (.names)                                       0.180     6.969
new_n34737.in[4] (.names)                                        2.183     9.152
new_n34737.out[0] (.names)                                       0.180     9.332
new_n34736.in[0] (.names)                                        2.183    11.515
new_n34736.out[0] (.names)                                       0.180    11.695
$lt~1041^Y~0.in[1] (.names)                                      2.183    13.878
$lt~1041^Y~0.out[0] (.names)                                     0.180    14.058
$add~801^ADD~137-1[1].a[0] (adder)                               2.183    16.241
$add~801^ADD~137-1[1].sumout[0] (adder)                          0.069    16.309
$sub~1089^MIN~136-1[1].a[0] (adder)                              2.183    18.493
$sub~1089^MIN~136-1[1].cout[0] (adder)                           0.049    18.542
$sub~1089^MIN~136-2[1].cin[0] (adder)                            2.183    20.725
$sub~1089^MIN~136-2[1].cout[0] (adder)                           0.026    20.751
$sub~1089^MIN~136-3[1].cin[0] (adder)                            2.183    22.934
$sub~1089^MIN~136-3[1].cout[0] (adder)                           0.026    22.959
$sub~1089^MIN~136-4[1].cin[0] (adder)                            2.183    25.143
$sub~1089^MIN~136-4[1].cout[0] (adder)                           0.026    25.168
$sub~1089^MIN~136-5[1].cin[0] (adder)                            2.183    27.351
$sub~1089^MIN~136-5[1].cout[0] (adder)                           0.026    27.377
$sub~1089^MIN~136-6[1].cin[0] (adder)                            2.183    29.560
$sub~1089^MIN~136-6[1].cout[0] (adder)                           0.026    29.586
$sub~1089^MIN~136-7[1].cin[0] (adder)                            2.183    31.769
$sub~1089^MIN~136-7[1].cout[0] (adder)                           0.026    31.795
$sub~1089^MIN~136-8[1].cin[0] (adder)                            2.183    33.978
$sub~1089^MIN~136-8[1].cout[0] (adder)                           0.026    34.003
$sub~1089^MIN~136-9[1].cin[0] (adder)                            2.183    36.187
$sub~1089^MIN~136-9[1].cout[0] (adder)                           0.026    36.212
$sub~1089^MIN~136-10[1].cin[0] (adder)                           2.183    38.395
$sub~1089^MIN~136-10[1].cout[0] (adder)                          0.026    38.421
$sub~1089^MIN~136-11[1].cin[0] (adder)                           2.183    40.604
$sub~1089^MIN~136-11[1].cout[0] (adder)                          0.026    40.630
$sub~1089^MIN~136-12[1].cin[0] (adder)                           2.183    42.813
$sub~1089^MIN~136-12[1].cout[0] (adder)                          0.026    42.838
$sub~1089^MIN~136-13[1].cin[0] (adder)                           2.183    45.022
$sub~1089^MIN~136-13[1].cout[0] (adder)                          0.026    45.047
$sub~1089^MIN~136-14[1].cin[0] (adder)                           2.183    47.230
$sub~1089^MIN~136-14[1].cout[0] (adder)                          0.026    47.256
$sub~1089^MIN~136-15[1].cin[0] (adder)                           2.183    49.439
$sub~1089^MIN~136-15[1].cout[0] (adder)                          0.026    49.465
$sub~1089^MIN~136-16[1].cin[0] (adder)                           2.183    51.648
$sub~1089^MIN~136-16[1].cout[0] (adder)                          0.026    51.673
$sub~1089^MIN~136-17[1].cin[0] (adder)                           2.183    53.857
$sub~1089^MIN~136-17[1].cout[0] (adder)                          0.026    53.882
$sub~1089^MIN~136-18[1].cin[0] (adder)                           2.183    56.065
$sub~1089^MIN~136-18[1].cout[0] (adder)                          0.026    56.091
$sub~1089^MIN~136-19[1].cin[0] (adder)                           2.183    58.274
$sub~1089^MIN~136-19[1].cout[0] (adder)                          0.026    58.300
$sub~1089^MIN~136-20[1].cin[0] (adder)                           2.183    60.483
$sub~1089^MIN~136-20[1].cout[0] (adder)                          0.026    60.508
$sub~1089^MIN~136-21[1].cin[0] (adder)                           2.183    62.692
$sub~1089^MIN~136-21[1].cout[0] (adder)                          0.026    62.717
$sub~1089^MIN~136-22[1].cin[0] (adder)                           2.183    64.900
$sub~1089^MIN~136-22[1].cout[0] (adder)                          0.026    64.926
$sub~1089^MIN~136-23[1].cin[0] (adder)                           2.183    67.109
$sub~1089^MIN~136-23[1].cout[0] (adder)                          0.026    67.135
$sub~1089^MIN~136-24[1].cin[0] (adder)                           2.183    69.318
$sub~1089^MIN~136-24[1].cout[0] (adder)                          0.026    69.343
$sub~1089^MIN~136-25[1].cin[0] (adder)                           2.183    71.527
$sub~1089^MIN~136-25[1].cout[0] (adder)                          0.026    71.552
$sub~1089^MIN~136-26[1].cin[0] (adder)                           2.183    73.735
$sub~1089^MIN~136-26[1].cout[0] (adder)                          0.026    73.761
$sub~1089^MIN~136-27[1].cin[0] (adder)                           2.183    75.944
$sub~1089^MIN~136-27[1].cout[0] (adder)                          0.026    75.970
$sub~1089^MIN~136-28[1].cin[0] (adder)                           2.183    78.153
$sub~1089^MIN~136-28[1].cout[0] (adder)                          0.026    78.178
$sub~1089^MIN~136-29[1].cin[0] (adder)                           2.183    80.362
$sub~1089^MIN~136-29[1].cout[0] (adder)                          0.026    80.387
$sub~1089^MIN~136-30[1].cin[0] (adder)                           2.183    82.570
$sub~1089^MIN~136-30[1].sumout[0] (adder)                        0.035    82.606
li2293.in[0] (.names)                                            2.183    84.789
li2293.out[0] (.names)                                           0.132    84.921
lo2293.D[0] (.latch)                                             2.183    87.104
data arrival time                                                         87.104

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2293.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -87.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.940


#Path 34
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch clocked by clk)
Endpoint  : lo0554.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n34662.in[0] (.names)                                                                                                             2.183     4.427
new_n34662.out[0] (.names)                                                                                                            0.132     4.558
new_n34661_1.in[0] (.names)                                                                                                           2.183     6.742
new_n34661_1.out[0] (.names)                                                                                                          0.180     6.921
new_n34660_1.in[2] (.names)                                                                                                           2.183     9.104
new_n34660_1.out[0] (.names)                                                                                                          0.180     9.284
new_n34659.in[0] (.names)                                                                                                             2.183    11.467
new_n34659.out[0] (.names)                                                                                                            0.180    11.647
$lt~676^Y~0.in[1] (.names)                                                                                                            2.183    13.830
$lt~676^Y~0.out[0] (.names)                                                                                                           0.180    14.010
$add~436^ADD~74-1[1].a[0] (adder)                                                                                                     2.183    16.193
$add~436^ADD~74-1[1].sumout[0] (adder)                                                                                                0.069    16.262
$sub~724^MIN~73-1[1].a[0] (adder)                                                                                                     2.183    18.445
$sub~724^MIN~73-1[1].cout[0] (adder)                                                                                                  0.049    18.494
$sub~724^MIN~73-2[1].cin[0] (adder)                                                                                                   2.183    20.677
$sub~724^MIN~73-2[1].cout[0] (adder)                                                                                                  0.026    20.703
$sub~724^MIN~73-3[1].cin[0] (adder)                                                                                                   2.183    22.886
$sub~724^MIN~73-3[1].cout[0] (adder)                                                                                                  0.026    22.912
$sub~724^MIN~73-4[1].cin[0] (adder)                                                                                                   2.183    25.095
$sub~724^MIN~73-4[1].cout[0] (adder)                                                                                                  0.026    25.120
$sub~724^MIN~73-5[1].cin[0] (adder)                                                                                                   2.183    27.304
$sub~724^MIN~73-5[1].cout[0] (adder)                                                                                                  0.026    27.329
$sub~724^MIN~73-6[1].cin[0] (adder)                                                                                                   2.183    29.512
$sub~724^MIN~73-6[1].cout[0] (adder)                                                                                                  0.026    29.538
$sub~724^MIN~73-7[1].cin[0] (adder)                                                                                                   2.183    31.721
$sub~724^MIN~73-7[1].cout[0] (adder)                                                                                                  0.026    31.747
$sub~724^MIN~73-8[1].cin[0] (adder)                                                                                                   2.183    33.930
$sub~724^MIN~73-8[1].cout[0] (adder)                                                                                                  0.026    33.955
$sub~724^MIN~73-9[1].cin[0] (adder)                                                                                                   2.183    36.139
$sub~724^MIN~73-9[1].cout[0] (adder)                                                                                                  0.026    36.164
$sub~724^MIN~73-10[1].cin[0] (adder)                                                                                                  2.183    38.347
$sub~724^MIN~73-10[1].cout[0] (adder)                                                                                                 0.026    38.373
$sub~724^MIN~73-11[1].cin[0] (adder)                                                                                                  2.183    40.556
$sub~724^MIN~73-11[1].cout[0] (adder)                                                                                                 0.026    40.582
$sub~724^MIN~73-12[1].cin[0] (adder)                                                                                                  2.183    42.765
$sub~724^MIN~73-12[1].cout[0] (adder)                                                                                                 0.026    42.790
$sub~724^MIN~73-13[1].cin[0] (adder)                                                                                                  2.183    44.974
$sub~724^MIN~73-13[1].cout[0] (adder)                                                                                                 0.026    44.999
$sub~724^MIN~73-14[1].cin[0] (adder)                                                                                                  2.183    47.182
$sub~724^MIN~73-14[1].cout[0] (adder)                                                                                                 0.026    47.208
$sub~724^MIN~73-15[1].cin[0] (adder)                                                                                                  2.183    49.391
$sub~724^MIN~73-15[1].cout[0] (adder)                                                                                                 0.026    49.417
$sub~724^MIN~73-16[1].cin[0] (adder)                                                                                                  2.183    51.600
$sub~724^MIN~73-16[1].cout[0] (adder)                                                                                                 0.026    51.626
$sub~724^MIN~73-17[1].cin[0] (adder)                                                                                                  2.183    53.809
$sub~724^MIN~73-17[1].cout[0] (adder)                                                                                                 0.026    53.834
$sub~724^MIN~73-18[1].cin[0] (adder)                                                                                                  2.183    56.017
$sub~724^MIN~73-18[1].cout[0] (adder)                                                                                                 0.026    56.043
$sub~724^MIN~73-19[1].cin[0] (adder)                                                                                                  2.183    58.226
$sub~724^MIN~73-19[1].cout[0] (adder)                                                                                                 0.026    58.252
$sub~724^MIN~73-20[1].cin[0] (adder)                                                                                                  2.183    60.435
$sub~724^MIN~73-20[1].cout[0] (adder)                                                                                                 0.026    60.461
$sub~724^MIN~73-21[1].cin[0] (adder)                                                                                                  2.183    62.644
$sub~724^MIN~73-21[1].cout[0] (adder)                                                                                                 0.026    62.669
$sub~724^MIN~73-22[1].cin[0] (adder)                                                                                                  2.183    64.853
$sub~724^MIN~73-22[1].cout[0] (adder)                                                                                                 0.026    64.878
$sub~724^MIN~73-23[1].cin[0] (adder)                                                                                                  2.183    67.061
$sub~724^MIN~73-23[1].cout[0] (adder)                                                                                                 0.026    67.087
$sub~724^MIN~73-24[1].cin[0] (adder)                                                                                                  2.183    69.270
$sub~724^MIN~73-24[1].cout[0] (adder)                                                                                                 0.026    69.296
$sub~724^MIN~73-25[1].cin[0] (adder)                                                                                                  2.183    71.479
$sub~724^MIN~73-25[1].cout[0] (adder)                                                                                                 0.026    71.504
$sub~724^MIN~73-26[1].cin[0] (adder)                                                                                                  2.183    73.688
$sub~724^MIN~73-26[1].cout[0] (adder)                                                                                                 0.026    73.713
$sub~724^MIN~73-27[1].cin[0] (adder)                                                                                                  2.183    75.896
$sub~724^MIN~73-27[1].cout[0] (adder)                                                                                                 0.026    75.922
$sub~724^MIN~73-28[1].cin[0] (adder)                                                                                                  2.183    78.105
$sub~724^MIN~73-28[1].cout[0] (adder)                                                                                                 0.026    78.131
$sub~724^MIN~73-29[1].cin[0] (adder)                                                                                                  2.183    80.314
$sub~724^MIN~73-29[1].cout[0] (adder)                                                                                                 0.026    80.339
$sub~724^MIN~73-30[1].cin[0] (adder)                                                                                                  2.183    82.523
$sub~724^MIN~73-30[1].sumout[0] (adder)                                                                                               0.035    82.558
li0554.in[0] (.names)                                                                                                                 2.183    84.741
li0554.out[0] (.names)                                                                                                                0.132    84.873
lo0554.D[0] (.latch)                                                                                                                  2.183    87.056
data arrival time                                                                                                                              87.056

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0554.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -87.056
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -81.892


#Path 35
Startpoint: lo3691.Q[0] (.latch clocked by clk)
Endpoint  : lo3687.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3691.clk[0] (.latch)                                           2.183     2.183
lo3691.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34800_1.in[0] (.names)                                      2.183     4.427
new_n34800_1.out[0] (.names)                                     0.132     4.558
new_n34799.in[0] (.names)                                        2.183     6.742
new_n34799.out[0] (.names)                                       0.180     6.921
new_n34798.in[3] (.names)                                        2.183     9.104
new_n34798.out[0] (.names)                                       0.180     9.284
new_n34797.in[0] (.names)                                        2.183    11.467
new_n34797.out[0] (.names)                                       0.180    11.647
$lt~1410^Y~0.in[0] (.names)                                      2.183    13.830
$lt~1410^Y~0.out[0] (.names)                                     0.180    14.010
$add~1170^ADD~200-1[1].a[0] (adder)                              2.183    16.193
$add~1170^ADD~200-1[1].sumout[0] (adder)                         0.069    16.262
$sub~1458^MIN~199-1[1].a[0] (adder)                              2.183    18.445
$sub~1458^MIN~199-1[1].cout[0] (adder)                           0.049    18.494
$sub~1458^MIN~199-2[1].cin[0] (adder)                            2.183    20.677
$sub~1458^MIN~199-2[1].cout[0] (adder)                           0.026    20.703
$sub~1458^MIN~199-3[1].cin[0] (adder)                            2.183    22.886
$sub~1458^MIN~199-3[1].cout[0] (adder)                           0.026    22.912
$sub~1458^MIN~199-4[1].cin[0] (adder)                            2.183    25.095
$sub~1458^MIN~199-4[1].cout[0] (adder)                           0.026    25.120
$sub~1458^MIN~199-5[1].cin[0] (adder)                            2.183    27.304
$sub~1458^MIN~199-5[1].cout[0] (adder)                           0.026    27.329
$sub~1458^MIN~199-6[1].cin[0] (adder)                            2.183    29.512
$sub~1458^MIN~199-6[1].cout[0] (adder)                           0.026    29.538
$sub~1458^MIN~199-7[1].cin[0] (adder)                            2.183    31.721
$sub~1458^MIN~199-7[1].cout[0] (adder)                           0.026    31.747
$sub~1458^MIN~199-8[1].cin[0] (adder)                            2.183    33.930
$sub~1458^MIN~199-8[1].cout[0] (adder)                           0.026    33.955
$sub~1458^MIN~199-9[1].cin[0] (adder)                            2.183    36.139
$sub~1458^MIN~199-9[1].cout[0] (adder)                           0.026    36.164
$sub~1458^MIN~199-10[1].cin[0] (adder)                           2.183    38.347
$sub~1458^MIN~199-10[1].cout[0] (adder)                          0.026    38.373
$sub~1458^MIN~199-11[1].cin[0] (adder)                           2.183    40.556
$sub~1458^MIN~199-11[1].cout[0] (adder)                          0.026    40.582
$sub~1458^MIN~199-12[1].cin[0] (adder)                           2.183    42.765
$sub~1458^MIN~199-12[1].cout[0] (adder)                          0.026    42.790
$sub~1458^MIN~199-13[1].cin[0] (adder)                           2.183    44.974
$sub~1458^MIN~199-13[1].cout[0] (adder)                          0.026    44.999
$sub~1458^MIN~199-14[1].cin[0] (adder)                           2.183    47.182
$sub~1458^MIN~199-14[1].cout[0] (adder)                          0.026    47.208
$sub~1458^MIN~199-15[1].cin[0] (adder)                           2.183    49.391
$sub~1458^MIN~199-15[1].cout[0] (adder)                          0.026    49.417
$sub~1458^MIN~199-16[1].cin[0] (adder)                           2.183    51.600
$sub~1458^MIN~199-16[1].cout[0] (adder)                          0.026    51.626
$sub~1458^MIN~199-17[1].cin[0] (adder)                           2.183    53.809
$sub~1458^MIN~199-17[1].cout[0] (adder)                          0.026    53.834
$sub~1458^MIN~199-18[1].cin[0] (adder)                           2.183    56.017
$sub~1458^MIN~199-18[1].cout[0] (adder)                          0.026    56.043
$sub~1458^MIN~199-19[1].cin[0] (adder)                           2.183    58.226
$sub~1458^MIN~199-19[1].cout[0] (adder)                          0.026    58.252
$sub~1458^MIN~199-20[1].cin[0] (adder)                           2.183    60.435
$sub~1458^MIN~199-20[1].cout[0] (adder)                          0.026    60.461
$sub~1458^MIN~199-21[1].cin[0] (adder)                           2.183    62.644
$sub~1458^MIN~199-21[1].cout[0] (adder)                          0.026    62.669
$sub~1458^MIN~199-22[1].cin[0] (adder)                           2.183    64.853
$sub~1458^MIN~199-22[1].cout[0] (adder)                          0.026    64.878
$sub~1458^MIN~199-23[1].cin[0] (adder)                           2.183    67.061
$sub~1458^MIN~199-23[1].cout[0] (adder)                          0.026    67.087
$sub~1458^MIN~199-24[1].cin[0] (adder)                           2.183    69.270
$sub~1458^MIN~199-24[1].cout[0] (adder)                          0.026    69.296
$sub~1458^MIN~199-25[1].cin[0] (adder)                           2.183    71.479
$sub~1458^MIN~199-25[1].cout[0] (adder)                          0.026    71.504
$sub~1458^MIN~199-26[1].cin[0] (adder)                           2.183    73.688
$sub~1458^MIN~199-26[1].cout[0] (adder)                          0.026    73.713
$sub~1458^MIN~199-27[1].cin[0] (adder)                           2.183    75.896
$sub~1458^MIN~199-27[1].cout[0] (adder)                          0.026    75.922
$sub~1458^MIN~199-28[1].cin[0] (adder)                           2.183    78.105
$sub~1458^MIN~199-28[1].cout[0] (adder)                          0.026    78.131
$sub~1458^MIN~199-29[1].cin[0] (adder)                           2.183    80.314
$sub~1458^MIN~199-29[1].cout[0] (adder)                          0.026    80.339
$sub~1458^MIN~199-30[1].cin[0] (adder)                           2.183    82.523
$sub~1458^MIN~199-30[1].sumout[0] (adder)                        0.035    82.558
li3687.in[0] (.names)                                            2.183    84.741
li3687.out[0] (.names)                                           0.132    84.873
lo3687.D[0] (.latch)                                             2.183    87.056
data arrival time                                                         87.056

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3687.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -87.056
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.892


#Path 36
Startpoint: lo0972.Q[0] (.latch clocked by clk)
Endpoint  : lo0968.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0972.clk[0] (.latch)                                           2.183     2.183
lo0972.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34566_1.in[0] (.names)                                      2.183     4.427
new_n34566_1.out[0] (.names)                                     0.180     4.606
new_n34565_1.in[0] (.names)                                      2.183     6.790
new_n34565_1.out[0] (.names)                                     0.180     6.969
new_n34564.in[0] (.names)                                        2.183     9.152
new_n34564.out[0] (.names)                                       0.180     9.332
new_n34563.in[0] (.names)                                        2.183    11.515
new_n34563.out[0] (.names)                                       0.153    11.668
$lt~311^Y~0.in[0] (.names)                                       2.183    13.852
$lt~311^Y~0.out[0] (.names)                                      0.132    13.983
$add~71^ADD~11-1[1].a[0] (adder)                                 2.183    16.167
$add~71^ADD~11-1[1].sumout[0] (adder)                            0.069    16.235
$sub~359^MIN~10-1[1].a[0] (adder)                                2.183    18.418
$sub~359^MIN~10-1[1].cout[0] (adder)                             0.049    18.468
$sub~359^MIN~10-2[1].cin[0] (adder)                              2.183    20.651
$sub~359^MIN~10-2[1].cout[0] (adder)                             0.026    20.677
$sub~359^MIN~10-3[1].cin[0] (adder)                              2.183    22.860
$sub~359^MIN~10-3[1].cout[0] (adder)                             0.026    22.885
$sub~359^MIN~10-4[1].cin[0] (adder)                              2.183    25.068
$sub~359^MIN~10-4[1].cout[0] (adder)                             0.026    25.094
$sub~359^MIN~10-5[1].cin[0] (adder)                              2.183    27.277
$sub~359^MIN~10-5[1].cout[0] (adder)                             0.026    27.303
$sub~359^MIN~10-6[1].cin[0] (adder)                              2.183    29.486
$sub~359^MIN~10-6[1].cout[0] (adder)                             0.026    29.512
$sub~359^MIN~10-7[1].cin[0] (adder)                              2.183    31.695
$sub~359^MIN~10-7[1].cout[0] (adder)                             0.026    31.720
$sub~359^MIN~10-8[1].cin[0] (adder)                              2.183    33.904
$sub~359^MIN~10-8[1].cout[0] (adder)                             0.026    33.929
$sub~359^MIN~10-9[1].cin[0] (adder)                              2.183    36.112
$sub~359^MIN~10-9[1].cout[0] (adder)                             0.026    36.138
$sub~359^MIN~10-10[1].cin[0] (adder)                             2.183    38.321
$sub~359^MIN~10-10[1].cout[0] (adder)                            0.026    38.347
$sub~359^MIN~10-11[1].cin[0] (adder)                             2.183    40.530
$sub~359^MIN~10-11[1].cout[0] (adder)                            0.026    40.555
$sub~359^MIN~10-12[1].cin[0] (adder)                             2.183    42.739
$sub~359^MIN~10-12[1].cout[0] (adder)                            0.026    42.764
$sub~359^MIN~10-13[1].cin[0] (adder)                             2.183    44.947
$sub~359^MIN~10-13[1].cout[0] (adder)                            0.026    44.973
$sub~359^MIN~10-14[1].cin[0] (adder)                             2.183    47.156
$sub~359^MIN~10-14[1].cout[0] (adder)                            0.026    47.182
$sub~359^MIN~10-15[1].cin[0] (adder)                             2.183    49.365
$sub~359^MIN~10-15[1].cout[0] (adder)                            0.026    49.390
$sub~359^MIN~10-16[1].cin[0] (adder)                             2.183    51.574
$sub~359^MIN~10-16[1].cout[0] (adder)                            0.026    51.599
$sub~359^MIN~10-17[1].cin[0] (adder)                             2.183    53.782
$sub~359^MIN~10-17[1].cout[0] (adder)                            0.026    53.808
$sub~359^MIN~10-18[1].cin[0] (adder)                             2.183    55.991
$sub~359^MIN~10-18[1].cout[0] (adder)                            0.026    56.017
$sub~359^MIN~10-19[1].cin[0] (adder)                             2.183    58.200
$sub~359^MIN~10-19[1].cout[0] (adder)                            0.026    58.225
$sub~359^MIN~10-20[1].cin[0] (adder)                             2.183    60.409
$sub~359^MIN~10-20[1].cout[0] (adder)                            0.026    60.434
$sub~359^MIN~10-21[1].cin[0] (adder)                             2.183    62.617
$sub~359^MIN~10-21[1].cout[0] (adder)                            0.026    62.643
$sub~359^MIN~10-22[1].cin[0] (adder)                             2.183    64.826
$sub~359^MIN~10-22[1].cout[0] (adder)                            0.026    64.852
$sub~359^MIN~10-23[1].cin[0] (adder)                             2.183    67.035
$sub~359^MIN~10-23[1].cout[0] (adder)                            0.026    67.061
$sub~359^MIN~10-24[1].cin[0] (adder)                             2.183    69.244
$sub~359^MIN~10-24[1].cout[0] (adder)                            0.026    69.269
$sub~359^MIN~10-25[1].cin[0] (adder)                             2.183    71.452
$sub~359^MIN~10-25[1].cout[0] (adder)                            0.026    71.478
$sub~359^MIN~10-26[1].cin[0] (adder)                             2.183    73.661
$sub~359^MIN~10-26[1].cout[0] (adder)                            0.026    73.687
$sub~359^MIN~10-27[1].cin[0] (adder)                             2.183    75.870
$sub~359^MIN~10-27[1].cout[0] (adder)                            0.026    75.896
$sub~359^MIN~10-28[1].cin[0] (adder)                             2.183    78.079
$sub~359^MIN~10-28[1].cout[0] (adder)                            0.026    78.104
$sub~359^MIN~10-29[1].cin[0] (adder)                             2.183    80.287
$sub~359^MIN~10-29[1].cout[0] (adder)                            0.026    80.313
$sub~359^MIN~10-30[1].cin[0] (adder)                             2.183    82.496
$sub~359^MIN~10-30[1].sumout[0] (adder)                          0.035    82.532
li0968.in[0] (.names)                                            2.183    84.715
li0968.out[0] (.names)                                           0.132    84.847
lo0968.D[0] (.latch)                                             2.183    87.030
data arrival time                                                         87.030

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0968.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -87.030
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.866


#Path 37
Startpoint: lo3730.Q[0] (.latch clocked by clk)
Endpoint  : lo3721.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3730.clk[0] (.latch)                                           2.183     2.183
lo3730.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34837.in[0] (.names)                                        2.183     4.427
new_n34837.out[0] (.names)                                       0.180     4.606
new_n34834.in[2] (.names)                                        2.183     6.790
new_n34834.out[0] (.names)                                       0.153     6.943
new_n34831_1.in[3] (.names)                                      2.183     9.126
new_n34831_1.out[0] (.names)                                     0.153     9.279
lNOT~403.in[0] (.names)                                          2.183    11.462
lNOT~403.out[0] (.names)                                         0.132    11.594
$sub~1459^MIN~201-1[1].b[0] (adder)                              2.183    13.777
$sub~1459^MIN~201-1[1].cout[0] (adder)                           0.049    13.827
$sub~1459^MIN~201-2[1].cin[0] (adder)                            2.183    16.010
$sub~1459^MIN~201-2[1].cout[0] (adder)                           0.026    16.035
$sub~1459^MIN~201-3[1].cin[0] (adder)                            2.183    18.219
$sub~1459^MIN~201-3[1].cout[0] (adder)                           0.026    18.244
$sub~1459^MIN~201-4[1].cin[0] (adder)                            2.183    20.427
$sub~1459^MIN~201-4[1].cout[0] (adder)                           0.026    20.453
$sub~1459^MIN~201-5[1].cin[0] (adder)                            2.183    22.636
$sub~1459^MIN~201-5[1].cout[0] (adder)                           0.026    22.662
$sub~1459^MIN~201-6[1].cin[0] (adder)                            2.183    24.845
$sub~1459^MIN~201-6[1].cout[0] (adder)                           0.026    24.870
$sub~1459^MIN~201-7[1].cin[0] (adder)                            2.183    27.054
$sub~1459^MIN~201-7[1].cout[0] (adder)                           0.026    27.079
$sub~1459^MIN~201-8[1].cin[0] (adder)                            2.183    29.262
$sub~1459^MIN~201-8[1].cout[0] (adder)                           0.026    29.288
$sub~1459^MIN~201-9[1].cin[0] (adder)                            2.183    31.471
$sub~1459^MIN~201-9[1].cout[0] (adder)                           0.026    31.497
$sub~1459^MIN~201-10[1].cin[0] (adder)                           2.183    33.680
$sub~1459^MIN~201-10[1].cout[0] (adder)                          0.026    33.706
$sub~1459^MIN~201-11[1].cin[0] (adder)                           2.183    35.889
$sub~1459^MIN~201-11[1].cout[0] (adder)                          0.026    35.914
$sub~1459^MIN~201-12[1].cin[0] (adder)                           2.183    38.097
$sub~1459^MIN~201-12[1].cout[0] (adder)                          0.026    38.123
$sub~1459^MIN~201-13[1].cin[0] (adder)                           2.183    40.306
$sub~1459^MIN~201-13[1].cout[0] (adder)                          0.026    40.332
$sub~1459^MIN~201-14[1].cin[0] (adder)                           2.183    42.515
$sub~1459^MIN~201-14[1].cout[0] (adder)                          0.026    42.541
$sub~1459^MIN~201-15[1].cin[0] (adder)                           2.183    44.724
$sub~1459^MIN~201-15[1].cout[0] (adder)                          0.026    44.749
$sub~1459^MIN~201-16[1].cin[0] (adder)                           2.183    46.933
$sub~1459^MIN~201-16[1].cout[0] (adder)                          0.026    46.958
$sub~1459^MIN~201-17[1].cin[0] (adder)                           2.183    49.141
$sub~1459^MIN~201-17[1].cout[0] (adder)                          0.026    49.167
$sub~1459^MIN~201-18[1].cin[0] (adder)                           2.183    51.350
$sub~1459^MIN~201-18[1].cout[0] (adder)                          0.026    51.376
$sub~1459^MIN~201-19[1].cin[0] (adder)                           2.183    53.559
$sub~1459^MIN~201-19[1].cout[0] (adder)                          0.026    53.584
$sub~1459^MIN~201-20[1].cin[0] (adder)                           2.183    55.768
$sub~1459^MIN~201-20[1].cout[0] (adder)                          0.026    55.793
$sub~1459^MIN~201-21[1].cin[0] (adder)                           2.183    57.976
$sub~1459^MIN~201-21[1].cout[0] (adder)                          0.026    58.002
$sub~1459^MIN~201-22[1].cin[0] (adder)                           2.183    60.185
$sub~1459^MIN~201-22[1].cout[0] (adder)                          0.026    60.211
$sub~1459^MIN~201-23[1].cin[0] (adder)                           2.183    62.394
$sub~1459^MIN~201-23[1].cout[0] (adder)                          0.026    62.419
$sub~1459^MIN~201-24[1].cin[0] (adder)                           2.183    64.603
$sub~1459^MIN~201-24[1].cout[0] (adder)                          0.026    64.628
$sub~1459^MIN~201-25[1].cin[0] (adder)                           2.183    66.811
$sub~1459^MIN~201-25[1].cout[0] (adder)                          0.026    66.837
$sub~1459^MIN~201-26[1].cin[0] (adder)                           2.183    69.020
$sub~1459^MIN~201-26[1].cout[0] (adder)                          0.026    69.046
$sub~1459^MIN~201-27[1].cin[0] (adder)                           2.183    71.229
$sub~1459^MIN~201-27[1].cout[0] (adder)                          0.026    71.254
$sub~1459^MIN~201-28[1].cin[0] (adder)                           2.183    73.438
$sub~1459^MIN~201-28[1].cout[0] (adder)                          0.026    73.463
$sub~1459^MIN~201-29[1].cin[0] (adder)                           2.183    75.646
$sub~1459^MIN~201-29[1].cout[0] (adder)                          0.026    75.672
$sub~1459^MIN~201-30[1].cin[0] (adder)                           2.183    77.855
$sub~1459^MIN~201-30[1].cout[0] (adder)                          0.026    77.881
$sub~1459^MIN~201-31[1].cin[0] (adder)                           2.183    80.064
$sub~1459^MIN~201-31[1].cout[0] (adder)                          0.026    80.089
$sub~1459^MIN~201-32[1].cin[0] (adder)                           2.183    82.273
$sub~1459^MIN~201-32[1].sumout[0] (adder)                        0.035    82.308
li3721.in[0] (.names)                                            2.183    84.491
li3721.out[0] (.names)                                           0.132    84.623
lo3721.D[0] (.latch)                                             2.183    86.806
data arrival time                                                         86.806

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3721.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.806
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.642


#Path 38
Startpoint: lo1017.Q[0] (.latch clocked by clk)
Endpoint  : lo0079.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1017.clk[0] (.latch)                                           2.183     2.183
lo1017.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34598.in[0] (.names)                                        2.183     4.427
new_n34598.out[0] (.names)                                       0.132     4.558
new_n34597.in[4] (.names)                                        2.183     6.742
new_n34597.out[0] (.names)                                       0.153     6.895
new_n34596_1.in[4] (.names)                                      2.183     9.078
new_n34596_1.out[0] (.names)                                     0.153     9.231
lNOT~886.in[1] (.names)                                          2.183    11.415
lNOT~886.out[0] (.names)                                         0.180    11.594
$sub~360^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~360^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~360^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~360^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~360^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~360^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~360^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~360^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~360^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~360^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~360^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~360^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~360^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~360^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~360^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~360^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~360^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~360^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~360^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~360^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~360^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~360^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~360^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~360^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~360^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~360^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~360^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~360^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~360^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~360^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~360^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~360^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~360^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~360^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~360^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~360^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~360^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~360^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~360^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~360^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~360^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~360^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~360^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~360^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~360^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~360^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~360^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~360^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~360^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~360^MIN~12-25[1].cout[0] (adder)                            0.026    66.837
$sub~360^MIN~12-26[1].cin[0] (adder)                             2.183    69.020
$sub~360^MIN~12-26[1].cout[0] (adder)                            0.026    69.046
$sub~360^MIN~12-27[1].cin[0] (adder)                             2.183    71.229
$sub~360^MIN~12-27[1].cout[0] (adder)                            0.026    71.254
$sub~360^MIN~12-28[1].cin[0] (adder)                             2.183    73.438
$sub~360^MIN~12-28[1].cout[0] (adder)                            0.026    73.463
$sub~360^MIN~12-29[1].cin[0] (adder)                             2.183    75.646
$sub~360^MIN~12-29[1].cout[0] (adder)                            0.026    75.672
$sub~360^MIN~12-30[1].cin[0] (adder)                             2.183    77.855
$sub~360^MIN~12-30[1].cout[0] (adder)                            0.026    77.881
$sub~360^MIN~12-31[1].cin[0] (adder)                             2.183    80.064
$sub~360^MIN~12-31[1].cout[0] (adder)                            0.026    80.089
$sub~360^MIN~12-32[1].cin[0] (adder)                             2.183    82.273
$sub~360^MIN~12-32[1].sumout[0] (adder)                          0.035    82.308
li0079.in[0] (.names)                                            2.183    84.491
li0079.out[0] (.names)                                           0.132    84.623
lo0079.D[0] (.latch)                                             2.183    86.806
data arrival time                                                         86.806

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0079.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.806
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.642


#Path 39
Startpoint: lo2344.Q[0] (.latch clocked by clk)
Endpoint  : lo2327.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2344.clk[0] (.latch)                                           2.183     2.183
lo2344.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34763.in[0] (.names)                                        2.183     4.427
new_n34763.out[0] (.names)                                       0.132     4.558
new_n34762.in[4] (.names)                                        2.183     6.742
new_n34762.out[0] (.names)                                       0.153     6.895
new_n34761.in[4] (.names)                                        2.183     9.078
new_n34761.out[0] (.names)                                       0.153     9.231
lNOT~564.in[1] (.names)                                          2.183    11.415
lNOT~564.out[0] (.names)                                         0.180    11.594
$sub~1090^MIN~138-1[1].b[0] (adder)                              2.183    13.777
$sub~1090^MIN~138-1[1].cout[0] (adder)                           0.049    13.827
$sub~1090^MIN~138-2[1].cin[0] (adder)                            2.183    16.010
$sub~1090^MIN~138-2[1].cout[0] (adder)                           0.026    16.035
$sub~1090^MIN~138-3[1].cin[0] (adder)                            2.183    18.219
$sub~1090^MIN~138-3[1].cout[0] (adder)                           0.026    18.244
$sub~1090^MIN~138-4[1].cin[0] (adder)                            2.183    20.427
$sub~1090^MIN~138-4[1].cout[0] (adder)                           0.026    20.453
$sub~1090^MIN~138-5[1].cin[0] (adder)                            2.183    22.636
$sub~1090^MIN~138-5[1].cout[0] (adder)                           0.026    22.662
$sub~1090^MIN~138-6[1].cin[0] (adder)                            2.183    24.845
$sub~1090^MIN~138-6[1].cout[0] (adder)                           0.026    24.870
$sub~1090^MIN~138-7[1].cin[0] (adder)                            2.183    27.054
$sub~1090^MIN~138-7[1].cout[0] (adder)                           0.026    27.079
$sub~1090^MIN~138-8[1].cin[0] (adder)                            2.183    29.262
$sub~1090^MIN~138-8[1].cout[0] (adder)                           0.026    29.288
$sub~1090^MIN~138-9[1].cin[0] (adder)                            2.183    31.471
$sub~1090^MIN~138-9[1].cout[0] (adder)                           0.026    31.497
$sub~1090^MIN~138-10[1].cin[0] (adder)                           2.183    33.680
$sub~1090^MIN~138-10[1].cout[0] (adder)                          0.026    33.706
$sub~1090^MIN~138-11[1].cin[0] (adder)                           2.183    35.889
$sub~1090^MIN~138-11[1].cout[0] (adder)                          0.026    35.914
$sub~1090^MIN~138-12[1].cin[0] (adder)                           2.183    38.097
$sub~1090^MIN~138-12[1].cout[0] (adder)                          0.026    38.123
$sub~1090^MIN~138-13[1].cin[0] (adder)                           2.183    40.306
$sub~1090^MIN~138-13[1].cout[0] (adder)                          0.026    40.332
$sub~1090^MIN~138-14[1].cin[0] (adder)                           2.183    42.515
$sub~1090^MIN~138-14[1].cout[0] (adder)                          0.026    42.541
$sub~1090^MIN~138-15[1].cin[0] (adder)                           2.183    44.724
$sub~1090^MIN~138-15[1].cout[0] (adder)                          0.026    44.749
$sub~1090^MIN~138-16[1].cin[0] (adder)                           2.183    46.933
$sub~1090^MIN~138-16[1].cout[0] (adder)                          0.026    46.958
$sub~1090^MIN~138-17[1].cin[0] (adder)                           2.183    49.141
$sub~1090^MIN~138-17[1].cout[0] (adder)                          0.026    49.167
$sub~1090^MIN~138-18[1].cin[0] (adder)                           2.183    51.350
$sub~1090^MIN~138-18[1].cout[0] (adder)                          0.026    51.376
$sub~1090^MIN~138-19[1].cin[0] (adder)                           2.183    53.559
$sub~1090^MIN~138-19[1].cout[0] (adder)                          0.026    53.584
$sub~1090^MIN~138-20[1].cin[0] (adder)                           2.183    55.768
$sub~1090^MIN~138-20[1].cout[0] (adder)                          0.026    55.793
$sub~1090^MIN~138-21[1].cin[0] (adder)                           2.183    57.976
$sub~1090^MIN~138-21[1].cout[0] (adder)                          0.026    58.002
$sub~1090^MIN~138-22[1].cin[0] (adder)                           2.183    60.185
$sub~1090^MIN~138-22[1].cout[0] (adder)                          0.026    60.211
$sub~1090^MIN~138-23[1].cin[0] (adder)                           2.183    62.394
$sub~1090^MIN~138-23[1].cout[0] (adder)                          0.026    62.419
$sub~1090^MIN~138-24[1].cin[0] (adder)                           2.183    64.603
$sub~1090^MIN~138-24[1].cout[0] (adder)                          0.026    64.628
$sub~1090^MIN~138-25[1].cin[0] (adder)                           2.183    66.811
$sub~1090^MIN~138-25[1].cout[0] (adder)                          0.026    66.837
$sub~1090^MIN~138-26[1].cin[0] (adder)                           2.183    69.020
$sub~1090^MIN~138-26[1].cout[0] (adder)                          0.026    69.046
$sub~1090^MIN~138-27[1].cin[0] (adder)                           2.183    71.229
$sub~1090^MIN~138-27[1].cout[0] (adder)                          0.026    71.254
$sub~1090^MIN~138-28[1].cin[0] (adder)                           2.183    73.438
$sub~1090^MIN~138-28[1].cout[0] (adder)                          0.026    73.463
$sub~1090^MIN~138-29[1].cin[0] (adder)                           2.183    75.646
$sub~1090^MIN~138-29[1].cout[0] (adder)                          0.026    75.672
$sub~1090^MIN~138-30[1].cin[0] (adder)                           2.183    77.855
$sub~1090^MIN~138-30[1].cout[0] (adder)                          0.026    77.881
$sub~1090^MIN~138-31[1].cin[0] (adder)                           2.183    80.064
$sub~1090^MIN~138-31[1].cout[0] (adder)                          0.026    80.089
$sub~1090^MIN~138-32[1].cin[0] (adder)                           2.183    82.273
$sub~1090^MIN~138-32[1].sumout[0] (adder)                        0.035    82.308
li2327.in[0] (.names)                                            2.183    84.491
li2327.out[0] (.names)                                           0.132    84.623
lo2327.D[0] (.latch)                                             2.183    86.806
data arrival time                                                         86.806

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2327.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.806
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.642


#Path 40
Startpoint: lo1235.Q[0] (.latch clocked by clk)
Endpoint  : lo1033.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1235.clk[0] (.latch)                                           2.183     2.183
lo1235.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34606_1.in[0] (.names)                                      2.183     4.427
new_n34606_1.out[0] (.names)                                     0.132     4.558
new_n34605_1.in[4] (.names)                                      2.183     6.742
new_n34605_1.out[0] (.names)                                     0.153     6.895
new_n34604.in[4] (.names)                                        2.183     9.078
new_n34604.out[0] (.names)                                       0.153     9.231
$gt~309^Y~0.in[2] (.names)                                       2.183    11.415
$gt~309^Y~0.out[0] (.names)                                      0.153    11.568
$add~80^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~80^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~80^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~80^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~80^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~80^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~80^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~80^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~80^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~80^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~80^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~80^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~80^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~80^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~80^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~80^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~80^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~80^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~80^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~80^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~80^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~80^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~80^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~80^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~80^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~80^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~80^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~80^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~80^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~80^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~80^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~80^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~80^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~80^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~80^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~80^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~80^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~80^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~80^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~80^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~80^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~80^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~80^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~80^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~80^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~80^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~80^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~80^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~80^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~80^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~80^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~80^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~80^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~80^ADD~13-27[1].cout[0] (adder)                             0.026    71.228
$add~80^ADD~13-28[1].cin[0] (adder)                              2.183    73.411
$add~80^ADD~13-28[1].cout[0] (adder)                             0.026    73.437
$add~80^ADD~13-29[1].cin[0] (adder)                              2.183    75.620
$add~80^ADD~13-29[1].cout[0] (adder)                             0.026    75.646
$add~80^ADD~13-30[1].cin[0] (adder)                              2.183    77.829
$add~80^ADD~13-30[1].cout[0] (adder)                             0.026    77.854
$add~80^ADD~13-31[1].cin[0] (adder)                              2.183    80.038
$add~80^ADD~13-31[1].cout[0] (adder)                             0.026    80.063
$add~80^ADD~13-32[1].cin[0] (adder)                              2.183    82.246
$add~80^ADD~13-32[1].sumout[0] (adder)                           0.035    82.282
li1033.in[0] (.names)                                            2.183    84.465
li1033.out[0] (.names)                                           0.132    84.597
lo1033.D[0] (.latch)                                             2.183    86.780
data arrival time                                                         86.780

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo1033.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.616


#Path 41
Startpoint: lo0028.Q[0] (.latch clocked by clk)
Endpoint  : lo4840.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0028.clk[0] (.latch)                                           2.183     2.183
lo0028.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34702.in[0] (.names)                                        2.183     4.427
new_n34702.out[0] (.names)                                       0.132     4.558
new_n34701.in[4] (.names)                                        2.183     6.742
new_n34701.out[0] (.names)                                       0.153     6.895
new_n34700.in[4] (.names)                                        2.183     9.078
new_n34700.out[0] (.names)                                       0.153     9.231
$gt~674^Y~0.in[2] (.names)                                       2.183    11.415
$gt~674^Y~0.out[0] (.names)                                      0.153    11.568
$add~445^ADD~76-1[1].b[0] (adder)                                2.183    13.751
$add~445^ADD~76-1[1].cout[0] (adder)                             0.049    13.800
$add~445^ADD~76-2[1].cin[0] (adder)                              2.183    15.984
$add~445^ADD~76-2[1].cout[0] (adder)                             0.026    16.009
$add~445^ADD~76-3[1].cin[0] (adder)                              2.183    18.192
$add~445^ADD~76-3[1].cout[0] (adder)                             0.026    18.218
$add~445^ADD~76-4[1].cin[0] (adder)                              2.183    20.401
$add~445^ADD~76-4[1].cout[0] (adder)                             0.026    20.427
$add~445^ADD~76-5[1].cin[0] (adder)                              2.183    22.610
$add~445^ADD~76-5[1].cout[0] (adder)                             0.026    22.635
$add~445^ADD~76-6[1].cin[0] (adder)                              2.183    24.819
$add~445^ADD~76-6[1].cout[0] (adder)                             0.026    24.844
$add~445^ADD~76-7[1].cin[0] (adder)                              2.183    27.027
$add~445^ADD~76-7[1].cout[0] (adder)                             0.026    27.053
$add~445^ADD~76-8[1].cin[0] (adder)                              2.183    29.236
$add~445^ADD~76-8[1].cout[0] (adder)                             0.026    29.262
$add~445^ADD~76-9[1].cin[0] (adder)                              2.183    31.445
$add~445^ADD~76-9[1].cout[0] (adder)                             0.026    31.470
$add~445^ADD~76-10[1].cin[0] (adder)                             2.183    33.654
$add~445^ADD~76-10[1].cout[0] (adder)                            0.026    33.679
$add~445^ADD~76-11[1].cin[0] (adder)                             2.183    35.862
$add~445^ADD~76-11[1].cout[0] (adder)                            0.026    35.888
$add~445^ADD~76-12[1].cin[0] (adder)                             2.183    38.071
$add~445^ADD~76-12[1].cout[0] (adder)                            0.026    38.097
$add~445^ADD~76-13[1].cin[0] (adder)                             2.183    40.280
$add~445^ADD~76-13[1].cout[0] (adder)                            0.026    40.305
$add~445^ADD~76-14[1].cin[0] (adder)                             2.183    42.489
$add~445^ADD~76-14[1].cout[0] (adder)                            0.026    42.514
$add~445^ADD~76-15[1].cin[0] (adder)                             2.183    44.697
$add~445^ADD~76-15[1].cout[0] (adder)                            0.026    44.723
$add~445^ADD~76-16[1].cin[0] (adder)                             2.183    46.906
$add~445^ADD~76-16[1].cout[0] (adder)                            0.026    46.932
$add~445^ADD~76-17[1].cin[0] (adder)                             2.183    49.115
$add~445^ADD~76-17[1].cout[0] (adder)                            0.026    49.141
$add~445^ADD~76-18[1].cin[0] (adder)                             2.183    51.324
$add~445^ADD~76-18[1].cout[0] (adder)                            0.026    51.349
$add~445^ADD~76-19[1].cin[0] (adder)                             2.183    53.533
$add~445^ADD~76-19[1].cout[0] (adder)                            0.026    53.558
$add~445^ADD~76-20[1].cin[0] (adder)                             2.183    55.741
$add~445^ADD~76-20[1].cout[0] (adder)                            0.026    55.767
$add~445^ADD~76-21[1].cin[0] (adder)                             2.183    57.950
$add~445^ADD~76-21[1].cout[0] (adder)                            0.026    57.976
$add~445^ADD~76-22[1].cin[0] (adder)                             2.183    60.159
$add~445^ADD~76-22[1].cout[0] (adder)                            0.026    60.184
$add~445^ADD~76-23[1].cin[0] (adder)                             2.183    62.368
$add~445^ADD~76-23[1].cout[0] (adder)                            0.026    62.393
$add~445^ADD~76-24[1].cin[0] (adder)                             2.183    64.576
$add~445^ADD~76-24[1].cout[0] (adder)                            0.026    64.602
$add~445^ADD~76-25[1].cin[0] (adder)                             2.183    66.785
$add~445^ADD~76-25[1].cout[0] (adder)                            0.026    66.811
$add~445^ADD~76-26[1].cin[0] (adder)                             2.183    68.994
$add~445^ADD~76-26[1].cout[0] (adder)                            0.026    69.019
$add~445^ADD~76-27[1].cin[0] (adder)                             2.183    71.203
$add~445^ADD~76-27[1].cout[0] (adder)                            0.026    71.228
$add~445^ADD~76-28[1].cin[0] (adder)                             2.183    73.411
$add~445^ADD~76-28[1].cout[0] (adder)                            0.026    73.437
$add~445^ADD~76-29[1].cin[0] (adder)                             2.183    75.620
$add~445^ADD~76-29[1].cout[0] (adder)                            0.026    75.646
$add~445^ADD~76-30[1].cin[0] (adder)                             2.183    77.829
$add~445^ADD~76-30[1].cout[0] (adder)                            0.026    77.854
$add~445^ADD~76-31[1].cin[0] (adder)                             2.183    80.038
$add~445^ADD~76-31[1].cout[0] (adder)                            0.026    80.063
$add~445^ADD~76-32[1].cin[0] (adder)                             2.183    82.246
$add~445^ADD~76-32[1].sumout[0] (adder)                          0.035    82.282
li4840.in[0] (.names)                                            2.183    84.465
li4840.out[0] (.names)                                           0.132    84.597
lo4840.D[0] (.latch)                                             2.183    86.780
data arrival time                                                         86.780

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo4840.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.616


#Path 42
Startpoint: lo2562.Q[0] (.latch clocked by clk)
Endpoint  : lo2360.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2562.clk[0] (.latch)                                           2.183     2.183
lo2562.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34771.in[0] (.names)                                        2.183     4.427
new_n34771.out[0] (.names)                                       0.132     4.558
new_n34770.in[4] (.names)                                        2.183     6.742
new_n34770.out[0] (.names)                                       0.153     6.895
new_n34769.in[4] (.names)                                        2.183     9.078
new_n34769.out[0] (.names)                                       0.153     9.231
$gt~1039^Y~0.in[2] (.names)                                      2.183    11.415
$gt~1039^Y~0.out[0] (.names)                                     0.153    11.568
$add~810^ADD~139-1[1].b[0] (adder)                               2.183    13.751
$add~810^ADD~139-1[1].cout[0] (adder)                            0.049    13.800
$add~810^ADD~139-2[1].cin[0] (adder)                             2.183    15.984
$add~810^ADD~139-2[1].cout[0] (adder)                            0.026    16.009
$add~810^ADD~139-3[1].cin[0] (adder)                             2.183    18.192
$add~810^ADD~139-3[1].cout[0] (adder)                            0.026    18.218
$add~810^ADD~139-4[1].cin[0] (adder)                             2.183    20.401
$add~810^ADD~139-4[1].cout[0] (adder)                            0.026    20.427
$add~810^ADD~139-5[1].cin[0] (adder)                             2.183    22.610
$add~810^ADD~139-5[1].cout[0] (adder)                            0.026    22.635
$add~810^ADD~139-6[1].cin[0] (adder)                             2.183    24.819
$add~810^ADD~139-6[1].cout[0] (adder)                            0.026    24.844
$add~810^ADD~139-7[1].cin[0] (adder)                             2.183    27.027
$add~810^ADD~139-7[1].cout[0] (adder)                            0.026    27.053
$add~810^ADD~139-8[1].cin[0] (adder)                             2.183    29.236
$add~810^ADD~139-8[1].cout[0] (adder)                            0.026    29.262
$add~810^ADD~139-9[1].cin[0] (adder)                             2.183    31.445
$add~810^ADD~139-9[1].cout[0] (adder)                            0.026    31.470
$add~810^ADD~139-10[1].cin[0] (adder)                            2.183    33.654
$add~810^ADD~139-10[1].cout[0] (adder)                           0.026    33.679
$add~810^ADD~139-11[1].cin[0] (adder)                            2.183    35.862
$add~810^ADD~139-11[1].cout[0] (adder)                           0.026    35.888
$add~810^ADD~139-12[1].cin[0] (adder)                            2.183    38.071
$add~810^ADD~139-12[1].cout[0] (adder)                           0.026    38.097
$add~810^ADD~139-13[1].cin[0] (adder)                            2.183    40.280
$add~810^ADD~139-13[1].cout[0] (adder)                           0.026    40.305
$add~810^ADD~139-14[1].cin[0] (adder)                            2.183    42.489
$add~810^ADD~139-14[1].cout[0] (adder)                           0.026    42.514
$add~810^ADD~139-15[1].cin[0] (adder)                            2.183    44.697
$add~810^ADD~139-15[1].cout[0] (adder)                           0.026    44.723
$add~810^ADD~139-16[1].cin[0] (adder)                            2.183    46.906
$add~810^ADD~139-16[1].cout[0] (adder)                           0.026    46.932
$add~810^ADD~139-17[1].cin[0] (adder)                            2.183    49.115
$add~810^ADD~139-17[1].cout[0] (adder)                           0.026    49.141
$add~810^ADD~139-18[1].cin[0] (adder)                            2.183    51.324
$add~810^ADD~139-18[1].cout[0] (adder)                           0.026    51.349
$add~810^ADD~139-19[1].cin[0] (adder)                            2.183    53.533
$add~810^ADD~139-19[1].cout[0] (adder)                           0.026    53.558
$add~810^ADD~139-20[1].cin[0] (adder)                            2.183    55.741
$add~810^ADD~139-20[1].cout[0] (adder)                           0.026    55.767
$add~810^ADD~139-21[1].cin[0] (adder)                            2.183    57.950
$add~810^ADD~139-21[1].cout[0] (adder)                           0.026    57.976
$add~810^ADD~139-22[1].cin[0] (adder)                            2.183    60.159
$add~810^ADD~139-22[1].cout[0] (adder)                           0.026    60.184
$add~810^ADD~139-23[1].cin[0] (adder)                            2.183    62.368
$add~810^ADD~139-23[1].cout[0] (adder)                           0.026    62.393
$add~810^ADD~139-24[1].cin[0] (adder)                            2.183    64.576
$add~810^ADD~139-24[1].cout[0] (adder)                           0.026    64.602
$add~810^ADD~139-25[1].cin[0] (adder)                            2.183    66.785
$add~810^ADD~139-25[1].cout[0] (adder)                           0.026    66.811
$add~810^ADD~139-26[1].cin[0] (adder)                            2.183    68.994
$add~810^ADD~139-26[1].cout[0] (adder)                           0.026    69.019
$add~810^ADD~139-27[1].cin[0] (adder)                            2.183    71.203
$add~810^ADD~139-27[1].cout[0] (adder)                           0.026    71.228
$add~810^ADD~139-28[1].cin[0] (adder)                            2.183    73.411
$add~810^ADD~139-28[1].cout[0] (adder)                           0.026    73.437
$add~810^ADD~139-29[1].cin[0] (adder)                            2.183    75.620
$add~810^ADD~139-29[1].cout[0] (adder)                           0.026    75.646
$add~810^ADD~139-30[1].cin[0] (adder)                            2.183    77.829
$add~810^ADD~139-30[1].cout[0] (adder)                           0.026    77.854
$add~810^ADD~139-31[1].cin[0] (adder)                            2.183    80.038
$add~810^ADD~139-31[1].cout[0] (adder)                           0.026    80.063
$add~810^ADD~139-32[1].cin[0] (adder)                            2.183    82.246
$add~810^ADD~139-32[1].sumout[0] (adder)                         0.035    82.282
li2360.in[0] (.names)                                            2.183    84.465
li2360.out[0] (.names)                                           0.132    84.597
lo2360.D[0] (.latch)                                             2.183    86.780
data arrival time                                                         86.780

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2360.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.616


#Path 43
Startpoint: lo3956.Q[0] (.latch clocked by clk)
Endpoint  : lo3754.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3956.clk[0] (.latch)                                           2.183     2.183
lo3956.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34841_1.in[0] (.names)                                      2.183     4.427
new_n34841_1.out[0] (.names)                                     0.132     4.558
new_n34840_1.in[4] (.names)                                      2.183     6.742
new_n34840_1.out[0] (.names)                                     0.153     6.895
new_n34839.in[4] (.names)                                        2.183     9.078
new_n34839.out[0] (.names)                                       0.153     9.231
$gt~1408^Y~0.in[2] (.names)                                      2.183    11.415
$gt~1408^Y~0.out[0] (.names)                                     0.153    11.568
$add~1179^ADD~202-1[1].b[0] (adder)                              2.183    13.751
$add~1179^ADD~202-1[1].cout[0] (adder)                           0.049    13.800
$add~1179^ADD~202-2[1].cin[0] (adder)                            2.183    15.984
$add~1179^ADD~202-2[1].cout[0] (adder)                           0.026    16.009
$add~1179^ADD~202-3[1].cin[0] (adder)                            2.183    18.192
$add~1179^ADD~202-3[1].cout[0] (adder)                           0.026    18.218
$add~1179^ADD~202-4[1].cin[0] (adder)                            2.183    20.401
$add~1179^ADD~202-4[1].cout[0] (adder)                           0.026    20.427
$add~1179^ADD~202-5[1].cin[0] (adder)                            2.183    22.610
$add~1179^ADD~202-5[1].cout[0] (adder)                           0.026    22.635
$add~1179^ADD~202-6[1].cin[0] (adder)                            2.183    24.819
$add~1179^ADD~202-6[1].cout[0] (adder)                           0.026    24.844
$add~1179^ADD~202-7[1].cin[0] (adder)                            2.183    27.027
$add~1179^ADD~202-7[1].cout[0] (adder)                           0.026    27.053
$add~1179^ADD~202-8[1].cin[0] (adder)                            2.183    29.236
$add~1179^ADD~202-8[1].cout[0] (adder)                           0.026    29.262
$add~1179^ADD~202-9[1].cin[0] (adder)                            2.183    31.445
$add~1179^ADD~202-9[1].cout[0] (adder)                           0.026    31.470
$add~1179^ADD~202-10[1].cin[0] (adder)                           2.183    33.654
$add~1179^ADD~202-10[1].cout[0] (adder)                          0.026    33.679
$add~1179^ADD~202-11[1].cin[0] (adder)                           2.183    35.862
$add~1179^ADD~202-11[1].cout[0] (adder)                          0.026    35.888
$add~1179^ADD~202-12[1].cin[0] (adder)                           2.183    38.071
$add~1179^ADD~202-12[1].cout[0] (adder)                          0.026    38.097
$add~1179^ADD~202-13[1].cin[0] (adder)                           2.183    40.280
$add~1179^ADD~202-13[1].cout[0] (adder)                          0.026    40.305
$add~1179^ADD~202-14[1].cin[0] (adder)                           2.183    42.489
$add~1179^ADD~202-14[1].cout[0] (adder)                          0.026    42.514
$add~1179^ADD~202-15[1].cin[0] (adder)                           2.183    44.697
$add~1179^ADD~202-15[1].cout[0] (adder)                          0.026    44.723
$add~1179^ADD~202-16[1].cin[0] (adder)                           2.183    46.906
$add~1179^ADD~202-16[1].cout[0] (adder)                          0.026    46.932
$add~1179^ADD~202-17[1].cin[0] (adder)                           2.183    49.115
$add~1179^ADD~202-17[1].cout[0] (adder)                          0.026    49.141
$add~1179^ADD~202-18[1].cin[0] (adder)                           2.183    51.324
$add~1179^ADD~202-18[1].cout[0] (adder)                          0.026    51.349
$add~1179^ADD~202-19[1].cin[0] (adder)                           2.183    53.533
$add~1179^ADD~202-19[1].cout[0] (adder)                          0.026    53.558
$add~1179^ADD~202-20[1].cin[0] (adder)                           2.183    55.741
$add~1179^ADD~202-20[1].cout[0] (adder)                          0.026    55.767
$add~1179^ADD~202-21[1].cin[0] (adder)                           2.183    57.950
$add~1179^ADD~202-21[1].cout[0] (adder)                          0.026    57.976
$add~1179^ADD~202-22[1].cin[0] (adder)                           2.183    60.159
$add~1179^ADD~202-22[1].cout[0] (adder)                          0.026    60.184
$add~1179^ADD~202-23[1].cin[0] (adder)                           2.183    62.368
$add~1179^ADD~202-23[1].cout[0] (adder)                          0.026    62.393
$add~1179^ADD~202-24[1].cin[0] (adder)                           2.183    64.576
$add~1179^ADD~202-24[1].cout[0] (adder)                          0.026    64.602
$add~1179^ADD~202-25[1].cin[0] (adder)                           2.183    66.785
$add~1179^ADD~202-25[1].cout[0] (adder)                          0.026    66.811
$add~1179^ADD~202-26[1].cin[0] (adder)                           2.183    68.994
$add~1179^ADD~202-26[1].cout[0] (adder)                          0.026    69.019
$add~1179^ADD~202-27[1].cin[0] (adder)                           2.183    71.203
$add~1179^ADD~202-27[1].cout[0] (adder)                          0.026    71.228
$add~1179^ADD~202-28[1].cin[0] (adder)                           2.183    73.411
$add~1179^ADD~202-28[1].cout[0] (adder)                          0.026    73.437
$add~1179^ADD~202-29[1].cin[0] (adder)                           2.183    75.620
$add~1179^ADD~202-29[1].cout[0] (adder)                          0.026    75.646
$add~1179^ADD~202-30[1].cin[0] (adder)                           2.183    77.829
$add~1179^ADD~202-30[1].cout[0] (adder)                          0.026    77.854
$add~1179^ADD~202-31[1].cin[0] (adder)                           2.183    80.038
$add~1179^ADD~202-31[1].cout[0] (adder)                          0.026    80.063
$add~1179^ADD~202-32[1].cin[0] (adder)                           2.183    82.246
$add~1179^ADD~202-32[1].sumout[0] (adder)                        0.035    82.282
li3754.in[0] (.names)                                            2.183    84.465
li3754.out[0] (.names)                                           0.132    84.597
lo3754.D[0] (.latch)                                             2.183    86.780
data arrival time                                                         86.780

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3754.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.616


#Path 44
Startpoint: lo4820.Q[0] (.latch clocked by clk)
Endpoint  : lo4807.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4820.clk[0] (.latch)                                           2.183     2.183
lo4820.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34694.in[0] (.names)                                        2.183     4.427
new_n34694.out[0] (.names)                                       0.132     4.558
new_n34693.in[4] (.names)                                        2.183     6.742
new_n34693.out[0] (.names)                                       0.153     6.895
new_n34692.in[3] (.names)                                        2.183     9.078
new_n34692.out[0] (.names)                                       0.153     9.231
lNOT~725.in[0] (.names)                                          2.183    11.415
lNOT~725.out[0] (.names)                                         0.153    11.568
$sub~725^MIN~75-1[1].b[0] (adder)                                2.183    13.751
$sub~725^MIN~75-1[1].cout[0] (adder)                             0.049    13.800
$sub~725^MIN~75-2[1].cin[0] (adder)                              2.183    15.984
$sub~725^MIN~75-2[1].cout[0] (adder)                             0.026    16.009
$sub~725^MIN~75-3[1].cin[0] (adder)                              2.183    18.192
$sub~725^MIN~75-3[1].cout[0] (adder)                             0.026    18.218
$sub~725^MIN~75-4[1].cin[0] (adder)                              2.183    20.401
$sub~725^MIN~75-4[1].cout[0] (adder)                             0.026    20.427
$sub~725^MIN~75-5[1].cin[0] (adder)                              2.183    22.610
$sub~725^MIN~75-5[1].cout[0] (adder)                             0.026    22.635
$sub~725^MIN~75-6[1].cin[0] (adder)                              2.183    24.819
$sub~725^MIN~75-6[1].cout[0] (adder)                             0.026    24.844
$sub~725^MIN~75-7[1].cin[0] (adder)                              2.183    27.027
$sub~725^MIN~75-7[1].cout[0] (adder)                             0.026    27.053
$sub~725^MIN~75-8[1].cin[0] (adder)                              2.183    29.236
$sub~725^MIN~75-8[1].cout[0] (adder)                             0.026    29.262
$sub~725^MIN~75-9[1].cin[0] (adder)                              2.183    31.445
$sub~725^MIN~75-9[1].cout[0] (adder)                             0.026    31.470
$sub~725^MIN~75-10[1].cin[0] (adder)                             2.183    33.654
$sub~725^MIN~75-10[1].cout[0] (adder)                            0.026    33.679
$sub~725^MIN~75-11[1].cin[0] (adder)                             2.183    35.862
$sub~725^MIN~75-11[1].cout[0] (adder)                            0.026    35.888
$sub~725^MIN~75-12[1].cin[0] (adder)                             2.183    38.071
$sub~725^MIN~75-12[1].cout[0] (adder)                            0.026    38.097
$sub~725^MIN~75-13[1].cin[0] (adder)                             2.183    40.280
$sub~725^MIN~75-13[1].cout[0] (adder)                            0.026    40.305
$sub~725^MIN~75-14[1].cin[0] (adder)                             2.183    42.489
$sub~725^MIN~75-14[1].cout[0] (adder)                            0.026    42.514
$sub~725^MIN~75-15[1].cin[0] (adder)                             2.183    44.697
$sub~725^MIN~75-15[1].cout[0] (adder)                            0.026    44.723
$sub~725^MIN~75-16[1].cin[0] (adder)                             2.183    46.906
$sub~725^MIN~75-16[1].cout[0] (adder)                            0.026    46.932
$sub~725^MIN~75-17[1].cin[0] (adder)                             2.183    49.115
$sub~725^MIN~75-17[1].cout[0] (adder)                            0.026    49.141
$sub~725^MIN~75-18[1].cin[0] (adder)                             2.183    51.324
$sub~725^MIN~75-18[1].cout[0] (adder)                            0.026    51.349
$sub~725^MIN~75-19[1].cin[0] (adder)                             2.183    53.533
$sub~725^MIN~75-19[1].cout[0] (adder)                            0.026    53.558
$sub~725^MIN~75-20[1].cin[0] (adder)                             2.183    55.741
$sub~725^MIN~75-20[1].cout[0] (adder)                            0.026    55.767
$sub~725^MIN~75-21[1].cin[0] (adder)                             2.183    57.950
$sub~725^MIN~75-21[1].cout[0] (adder)                            0.026    57.976
$sub~725^MIN~75-22[1].cin[0] (adder)                             2.183    60.159
$sub~725^MIN~75-22[1].cout[0] (adder)                            0.026    60.184
$sub~725^MIN~75-23[1].cin[0] (adder)                             2.183    62.368
$sub~725^MIN~75-23[1].cout[0] (adder)                            0.026    62.393
$sub~725^MIN~75-24[1].cin[0] (adder)                             2.183    64.576
$sub~725^MIN~75-24[1].cout[0] (adder)                            0.026    64.602
$sub~725^MIN~75-25[1].cin[0] (adder)                             2.183    66.785
$sub~725^MIN~75-25[1].cout[0] (adder)                            0.026    66.811
$sub~725^MIN~75-26[1].cin[0] (adder)                             2.183    68.994
$sub~725^MIN~75-26[1].cout[0] (adder)                            0.026    69.019
$sub~725^MIN~75-27[1].cin[0] (adder)                             2.183    71.203
$sub~725^MIN~75-27[1].cout[0] (adder)                            0.026    71.228
$sub~725^MIN~75-28[1].cin[0] (adder)                             2.183    73.411
$sub~725^MIN~75-28[1].cout[0] (adder)                            0.026    73.437
$sub~725^MIN~75-29[1].cin[0] (adder)                             2.183    75.620
$sub~725^MIN~75-29[1].cout[0] (adder)                            0.026    75.646
$sub~725^MIN~75-30[1].cin[0] (adder)                             2.183    77.829
$sub~725^MIN~75-30[1].cout[0] (adder)                            0.026    77.854
$sub~725^MIN~75-31[1].cin[0] (adder)                             2.183    80.038
$sub~725^MIN~75-31[1].cout[0] (adder)                            0.026    80.063
$sub~725^MIN~75-32[1].cin[0] (adder)                             2.183    82.246
$sub~725^MIN~75-32[1].sumout[0] (adder)                          0.035    82.282
li4807.in[0] (.names)                                            2.183    84.465
li4807.out[0] (.names)                                           0.132    84.597
lo4807.D[0] (.latch)                                             2.183    86.780
data arrival time                                                         86.780

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo4807.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.616


#Path 45
Startpoint: lo0520.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0520.clk[0] (.latch)                                           2.183     2.183
lo0520.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~370-1[0].b[0] (multiply)                                    2.183     4.427
$mul~370-1[0].out[0] (multiply)                                  2.140     6.567
$mul~370-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~370-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~370-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~370-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~370-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~370-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~370-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~370-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~370-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~370-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~370-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~370-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~370-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~370-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~370-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~370-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~370-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~370-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~370-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~370-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~370-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~370-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~370-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~370-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~370-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~370-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~370-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~370-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~370-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~370-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~370-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~370-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~370-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~370-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~370-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~370-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~370-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~370-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~370-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~370-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~370-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~370-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~370-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~370-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~370-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~370-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~370-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~370-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~370-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~370-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~370-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~370-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~370-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~370-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~370-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~370-add0-28[1].cout[0] (adder)                              0.026    68.436
$mul~370-add0-29[1].cin[0] (adder)                               2.183    70.619
$mul~370-add0-29[1].cout[0] (adder)                              0.026    70.645
$mul~370-add0-30[1].cin[0] (adder)                               2.183    72.828
$mul~370-add0-30[1].cout[0] (adder)                              0.026    72.853
$mul~370-add0-31[1].cin[0] (adder)                               2.183    75.036
$mul~370-add0-31[1].cout[0] (adder)                              0.026    75.062
$mul~370-add0-32[1].cin[0] (adder)                               2.183    77.245
$mul~370-add0-32[1].cout[0] (adder)                              0.026    77.271
$mul~370-add0-33[1].cin[0] (adder)                               2.183    79.454
$mul~370-add0-33[1].sumout[0] (adder)                            0.035    79.489
$mul~370-add1-33[1].a[0] (adder)                                 2.183    81.673
$mul~370-add1-33[1].sumout[0] (adder)                            0.069    81.741
n14947.in[1] (.names)                                            2.183    83.925
n14947.out[0] (.names)                                           0.132    84.056
$dffe~369^Q~59.D[0] (.latch)                                     2.183    86.240
data arrival time                                                         86.240

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~59.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.075


#Path 46
Startpoint: lo1499.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1499.clk[0] (.latch)                                           2.183     2.183
lo1499.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~735-1[0].b[0] (multiply)                                    2.183     4.427
$mul~735-1[0].out[0] (multiply)                                  2.140     6.567
$mul~735-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~735-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~735-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~735-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~735-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~735-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~735-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~735-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~735-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~735-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~735-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~735-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~735-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~735-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~735-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~735-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~735-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~735-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~735-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~735-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~735-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~735-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~735-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~735-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~735-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~735-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~735-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~735-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~735-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~735-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~735-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~735-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~735-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~735-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~735-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~735-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~735-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~735-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~735-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~735-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~735-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~735-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~735-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~735-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~735-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~735-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~735-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~735-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~735-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~735-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~735-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~735-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~735-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~735-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~735-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~735-add0-28[1].cout[0] (adder)                              0.026    68.436
$mul~735-add0-29[1].cin[0] (adder)                               2.183    70.619
$mul~735-add0-29[1].cout[0] (adder)                              0.026    70.645
$mul~735-add0-30[1].cin[0] (adder)                               2.183    72.828
$mul~735-add0-30[1].cout[0] (adder)                              0.026    72.853
$mul~735-add0-31[1].cin[0] (adder)                               2.183    75.036
$mul~735-add0-31[1].cout[0] (adder)                              0.026    75.062
$mul~735-add0-32[1].cin[0] (adder)                               2.183    77.245
$mul~735-add0-32[1].cout[0] (adder)                              0.026    77.271
$mul~735-add0-33[1].cin[0] (adder)                               2.183    79.454
$mul~735-add0-33[1].sumout[0] (adder)                            0.035    79.489
$mul~735-add1-33[1].a[0] (adder)                                 2.183    81.673
$mul~735-add1-33[1].sumout[0] (adder)                            0.069    81.741
n18810.in[1] (.names)                                            2.183    83.925
n18810.out[0] (.names)                                           0.132    84.056
$dffe~734^Q~59.D[0] (.latch)                                     2.183    86.240
data arrival time                                                         86.240

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~59.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.075


#Path 47
Startpoint: lo4192.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4192.clk[0] (.latch)                                           2.183     2.183
lo4192.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1469-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1469-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1469-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1469-add0-1[1].cout[0] (adder)                              0.049     8.799
$mul~1469-add0-2[1].cin[0] (adder)                               2.183    10.982
$mul~1469-add0-2[1].cout[0] (adder)                              0.026    11.008
$mul~1469-add0-3[1].cin[0] (adder)                               2.183    13.191
$mul~1469-add0-3[1].cout[0] (adder)                              0.026    13.217
$mul~1469-add0-4[1].cin[0] (adder)                               2.183    15.400
$mul~1469-add0-4[1].cout[0] (adder)                              0.026    15.426
$mul~1469-add0-5[1].cin[0] (adder)                               2.183    17.609
$mul~1469-add0-5[1].cout[0] (adder)                              0.026    17.634
$mul~1469-add0-6[1].cin[0] (adder)                               2.183    19.817
$mul~1469-add0-6[1].cout[0] (adder)                              0.026    19.843
$mul~1469-add0-7[1].cin[0] (adder)                               2.183    22.026
$mul~1469-add0-7[1].cout[0] (adder)                              0.026    22.052
$mul~1469-add0-8[1].cin[0] (adder)                               2.183    24.235
$mul~1469-add0-8[1].cout[0] (adder)                              0.026    24.261
$mul~1469-add0-9[1].cin[0] (adder)                               2.183    26.444
$mul~1469-add0-9[1].cout[0] (adder)                              0.026    26.469
$mul~1469-add0-10[1].cin[0] (adder)                              2.183    28.653
$mul~1469-add0-10[1].cout[0] (adder)                             0.026    28.678
$mul~1469-add0-11[1].cin[0] (adder)                              2.183    30.861
$mul~1469-add0-11[1].cout[0] (adder)                             0.026    30.887
$mul~1469-add0-12[1].cin[0] (adder)                              2.183    33.070
$mul~1469-add0-12[1].cout[0] (adder)                             0.026    33.096
$mul~1469-add0-13[1].cin[0] (adder)                              2.183    35.279
$mul~1469-add0-13[1].cout[0] (adder)                             0.026    35.304
$mul~1469-add0-14[1].cin[0] (adder)                              2.183    37.488
$mul~1469-add0-14[1].cout[0] (adder)                             0.026    37.513
$mul~1469-add0-15[1].cin[0] (adder)                              2.183    39.696
$mul~1469-add0-15[1].cout[0] (adder)                             0.026    39.722
$mul~1469-add0-16[1].cin[0] (adder)                              2.183    41.905
$mul~1469-add0-16[1].cout[0] (adder)                             0.026    41.931
$mul~1469-add0-17[1].cin[0] (adder)                              2.183    44.114
$mul~1469-add0-17[1].cout[0] (adder)                             0.026    44.139
$mul~1469-add0-18[1].cin[0] (adder)                              2.183    46.323
$mul~1469-add0-18[1].cout[0] (adder)                             0.026    46.348
$mul~1469-add0-19[1].cin[0] (adder)                              2.183    48.531
$mul~1469-add0-19[1].cout[0] (adder)                             0.026    48.557
$mul~1469-add0-20[1].cin[0] (adder)                              2.183    50.740
$mul~1469-add0-20[1].cout[0] (adder)                             0.026    50.766
$mul~1469-add0-21[1].cin[0] (adder)                              2.183    52.949
$mul~1469-add0-21[1].cout[0] (adder)                             0.026    52.974
$mul~1469-add0-22[1].cin[0] (adder)                              2.183    55.158
$mul~1469-add0-22[1].cout[0] (adder)                             0.026    55.183
$mul~1469-add0-23[1].cin[0] (adder)                              2.183    57.366
$mul~1469-add0-23[1].cout[0] (adder)                             0.026    57.392
$mul~1469-add0-24[1].cin[0] (adder)                              2.183    59.575
$mul~1469-add0-24[1].cout[0] (adder)                             0.026    59.601
$mul~1469-add0-25[1].cin[0] (adder)                              2.183    61.784
$mul~1469-add0-25[1].cout[0] (adder)                             0.026    61.809
$mul~1469-add0-26[1].cin[0] (adder)                              2.183    63.993
$mul~1469-add0-26[1].cout[0] (adder)                             0.026    64.018
$mul~1469-add0-27[1].cin[0] (adder)                              2.183    66.201
$mul~1469-add0-27[1].cout[0] (adder)                             0.026    66.227
$mul~1469-add0-28[1].cin[0] (adder)                              2.183    68.410
$mul~1469-add0-28[1].cout[0] (adder)                             0.026    68.436
$mul~1469-add0-29[1].cin[0] (adder)                              2.183    70.619
$mul~1469-add0-29[1].cout[0] (adder)                             0.026    70.645
$mul~1469-add0-30[1].cin[0] (adder)                              2.183    72.828
$mul~1469-add0-30[1].cout[0] (adder)                             0.026    72.853
$mul~1469-add0-31[1].cin[0] (adder)                              2.183    75.036
$mul~1469-add0-31[1].cout[0] (adder)                             0.026    75.062
$mul~1469-add0-32[1].cin[0] (adder)                              2.183    77.245
$mul~1469-add0-32[1].cout[0] (adder)                             0.026    77.271
$mul~1469-add0-33[1].cin[0] (adder)                              2.183    79.454
$mul~1469-add0-33[1].sumout[0] (adder)                           0.035    79.489
$mul~1469-add1-33[1].a[0] (adder)                                2.183    81.673
$mul~1469-add1-33[1].sumout[0] (adder)                           0.069    81.741
n33035.in[1] (.names)                                            2.183    83.925
n33035.out[0] (.names)                                           0.132    84.056
$dffe~1468^Q~59.D[0] (.latch)                                    2.183    86.240
data arrival time                                                         86.240

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~59.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.075


#Path 48
Startpoint: lo2798.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2798.clk[0] (.latch)                                           2.183     2.183
lo2798.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1100-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1100-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1100-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1100-add0-1[1].cout[0] (adder)                              0.049     8.799
$mul~1100-add0-2[1].cin[0] (adder)                               2.183    10.982
$mul~1100-add0-2[1].cout[0] (adder)                              0.026    11.008
$mul~1100-add0-3[1].cin[0] (adder)                               2.183    13.191
$mul~1100-add0-3[1].cout[0] (adder)                              0.026    13.217
$mul~1100-add0-4[1].cin[0] (adder)                               2.183    15.400
$mul~1100-add0-4[1].cout[0] (adder)                              0.026    15.426
$mul~1100-add0-5[1].cin[0] (adder)                               2.183    17.609
$mul~1100-add0-5[1].cout[0] (adder)                              0.026    17.634
$mul~1100-add0-6[1].cin[0] (adder)                               2.183    19.817
$mul~1100-add0-6[1].cout[0] (adder)                              0.026    19.843
$mul~1100-add0-7[1].cin[0] (adder)                               2.183    22.026
$mul~1100-add0-7[1].cout[0] (adder)                              0.026    22.052
$mul~1100-add0-8[1].cin[0] (adder)                               2.183    24.235
$mul~1100-add0-8[1].cout[0] (adder)                              0.026    24.261
$mul~1100-add0-9[1].cin[0] (adder)                               2.183    26.444
$mul~1100-add0-9[1].cout[0] (adder)                              0.026    26.469
$mul~1100-add0-10[1].cin[0] (adder)                              2.183    28.653
$mul~1100-add0-10[1].cout[0] (adder)                             0.026    28.678
$mul~1100-add0-11[1].cin[0] (adder)                              2.183    30.861
$mul~1100-add0-11[1].cout[0] (adder)                             0.026    30.887
$mul~1100-add0-12[1].cin[0] (adder)                              2.183    33.070
$mul~1100-add0-12[1].cout[0] (adder)                             0.026    33.096
$mul~1100-add0-13[1].cin[0] (adder)                              2.183    35.279
$mul~1100-add0-13[1].cout[0] (adder)                             0.026    35.304
$mul~1100-add0-14[1].cin[0] (adder)                              2.183    37.488
$mul~1100-add0-14[1].cout[0] (adder)                             0.026    37.513
$mul~1100-add0-15[1].cin[0] (adder)                              2.183    39.696
$mul~1100-add0-15[1].cout[0] (adder)                             0.026    39.722
$mul~1100-add0-16[1].cin[0] (adder)                              2.183    41.905
$mul~1100-add0-16[1].cout[0] (adder)                             0.026    41.931
$mul~1100-add0-17[1].cin[0] (adder)                              2.183    44.114
$mul~1100-add0-17[1].cout[0] (adder)                             0.026    44.139
$mul~1100-add0-18[1].cin[0] (adder)                              2.183    46.323
$mul~1100-add0-18[1].cout[0] (adder)                             0.026    46.348
$mul~1100-add0-19[1].cin[0] (adder)                              2.183    48.531
$mul~1100-add0-19[1].cout[0] (adder)                             0.026    48.557
$mul~1100-add0-20[1].cin[0] (adder)                              2.183    50.740
$mul~1100-add0-20[1].cout[0] (adder)                             0.026    50.766
$mul~1100-add0-21[1].cin[0] (adder)                              2.183    52.949
$mul~1100-add0-21[1].cout[0] (adder)                             0.026    52.974
$mul~1100-add0-22[1].cin[0] (adder)                              2.183    55.158
$mul~1100-add0-22[1].cout[0] (adder)                             0.026    55.183
$mul~1100-add0-23[1].cin[0] (adder)                              2.183    57.366
$mul~1100-add0-23[1].cout[0] (adder)                             0.026    57.392
$mul~1100-add0-24[1].cin[0] (adder)                              2.183    59.575
$mul~1100-add0-24[1].cout[0] (adder)                             0.026    59.601
$mul~1100-add0-25[1].cin[0] (adder)                              2.183    61.784
$mul~1100-add0-25[1].cout[0] (adder)                             0.026    61.809
$mul~1100-add0-26[1].cin[0] (adder)                              2.183    63.993
$mul~1100-add0-26[1].cout[0] (adder)                             0.026    64.018
$mul~1100-add0-27[1].cin[0] (adder)                              2.183    66.201
$mul~1100-add0-27[1].cout[0] (adder)                             0.026    66.227
$mul~1100-add0-28[1].cin[0] (adder)                              2.183    68.410
$mul~1100-add0-28[1].cout[0] (adder)                             0.026    68.436
$mul~1100-add0-29[1].cin[0] (adder)                              2.183    70.619
$mul~1100-add0-29[1].cout[0] (adder)                             0.026    70.645
$mul~1100-add0-30[1].cin[0] (adder)                              2.183    72.828
$mul~1100-add0-30[1].cout[0] (adder)                             0.026    72.853
$mul~1100-add0-31[1].cin[0] (adder)                              2.183    75.036
$mul~1100-add0-31[1].cout[0] (adder)                             0.026    75.062
$mul~1100-add0-32[1].cin[0] (adder)                              2.183    77.245
$mul~1100-add0-32[1].cout[0] (adder)                             0.026    77.271
$mul~1100-add0-33[1].cin[0] (adder)                              2.183    79.454
$mul~1100-add0-33[1].sumout[0] (adder)                           0.035    79.489
$mul~1100-add1-33[1].a[0] (adder)                                2.183    81.673
$mul~1100-add1-33[1].sumout[0] (adder)                           0.069    81.741
n25590.in[1] (.names)                                            2.183    83.925
n25590.out[0] (.names)                                           0.132    84.056
$dffe~1099^Q~59.D[0] (.latch)                                    2.183    86.240
data arrival time                                                         86.240

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~59.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.075


#Path 49
Startpoint: lo2298.Q[0] (.latch clocked by clk)
Endpoint  : lo2292.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2298.clk[0] (.latch)                                           2.183     2.183
lo2298.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34739.in[0] (.names)                                        2.183     4.427
new_n34739.out[0] (.names)                                       0.180     4.606
new_n34738.in[4] (.names)                                        2.183     6.790
new_n34738.out[0] (.names)                                       0.180     6.969
new_n34737.in[4] (.names)                                        2.183     9.152
new_n34737.out[0] (.names)                                       0.180     9.332
new_n34736.in[0] (.names)                                        2.183    11.515
new_n34736.out[0] (.names)                                       0.180    11.695
$lt~1041^Y~0.in[1] (.names)                                      2.183    13.878
$lt~1041^Y~0.out[0] (.names)                                     0.180    14.058
$add~801^ADD~137-1[1].a[0] (adder)                               2.183    16.241
$add~801^ADD~137-1[1].sumout[0] (adder)                          0.069    16.309
$sub~1089^MIN~136-1[1].a[0] (adder)                              2.183    18.493
$sub~1089^MIN~136-1[1].cout[0] (adder)                           0.049    18.542
$sub~1089^MIN~136-2[1].cin[0] (adder)                            2.183    20.725
$sub~1089^MIN~136-2[1].cout[0] (adder)                           0.026    20.751
$sub~1089^MIN~136-3[1].cin[0] (adder)                            2.183    22.934
$sub~1089^MIN~136-3[1].cout[0] (adder)                           0.026    22.959
$sub~1089^MIN~136-4[1].cin[0] (adder)                            2.183    25.143
$sub~1089^MIN~136-4[1].cout[0] (adder)                           0.026    25.168
$sub~1089^MIN~136-5[1].cin[0] (adder)                            2.183    27.351
$sub~1089^MIN~136-5[1].cout[0] (adder)                           0.026    27.377
$sub~1089^MIN~136-6[1].cin[0] (adder)                            2.183    29.560
$sub~1089^MIN~136-6[1].cout[0] (adder)                           0.026    29.586
$sub~1089^MIN~136-7[1].cin[0] (adder)                            2.183    31.769
$sub~1089^MIN~136-7[1].cout[0] (adder)                           0.026    31.795
$sub~1089^MIN~136-8[1].cin[0] (adder)                            2.183    33.978
$sub~1089^MIN~136-8[1].cout[0] (adder)                           0.026    34.003
$sub~1089^MIN~136-9[1].cin[0] (adder)                            2.183    36.187
$sub~1089^MIN~136-9[1].cout[0] (adder)                           0.026    36.212
$sub~1089^MIN~136-10[1].cin[0] (adder)                           2.183    38.395
$sub~1089^MIN~136-10[1].cout[0] (adder)                          0.026    38.421
$sub~1089^MIN~136-11[1].cin[0] (adder)                           2.183    40.604
$sub~1089^MIN~136-11[1].cout[0] (adder)                          0.026    40.630
$sub~1089^MIN~136-12[1].cin[0] (adder)                           2.183    42.813
$sub~1089^MIN~136-12[1].cout[0] (adder)                          0.026    42.838
$sub~1089^MIN~136-13[1].cin[0] (adder)                           2.183    45.022
$sub~1089^MIN~136-13[1].cout[0] (adder)                          0.026    45.047
$sub~1089^MIN~136-14[1].cin[0] (adder)                           2.183    47.230
$sub~1089^MIN~136-14[1].cout[0] (adder)                          0.026    47.256
$sub~1089^MIN~136-15[1].cin[0] (adder)                           2.183    49.439
$sub~1089^MIN~136-15[1].cout[0] (adder)                          0.026    49.465
$sub~1089^MIN~136-16[1].cin[0] (adder)                           2.183    51.648
$sub~1089^MIN~136-16[1].cout[0] (adder)                          0.026    51.673
$sub~1089^MIN~136-17[1].cin[0] (adder)                           2.183    53.857
$sub~1089^MIN~136-17[1].cout[0] (adder)                          0.026    53.882
$sub~1089^MIN~136-18[1].cin[0] (adder)                           2.183    56.065
$sub~1089^MIN~136-18[1].cout[0] (adder)                          0.026    56.091
$sub~1089^MIN~136-19[1].cin[0] (adder)                           2.183    58.274
$sub~1089^MIN~136-19[1].cout[0] (adder)                          0.026    58.300
$sub~1089^MIN~136-20[1].cin[0] (adder)                           2.183    60.483
$sub~1089^MIN~136-20[1].cout[0] (adder)                          0.026    60.508
$sub~1089^MIN~136-21[1].cin[0] (adder)                           2.183    62.692
$sub~1089^MIN~136-21[1].cout[0] (adder)                          0.026    62.717
$sub~1089^MIN~136-22[1].cin[0] (adder)                           2.183    64.900
$sub~1089^MIN~136-22[1].cout[0] (adder)                          0.026    64.926
$sub~1089^MIN~136-23[1].cin[0] (adder)                           2.183    67.109
$sub~1089^MIN~136-23[1].cout[0] (adder)                          0.026    67.135
$sub~1089^MIN~136-24[1].cin[0] (adder)                           2.183    69.318
$sub~1089^MIN~136-24[1].cout[0] (adder)                          0.026    69.343
$sub~1089^MIN~136-25[1].cin[0] (adder)                           2.183    71.527
$sub~1089^MIN~136-25[1].cout[0] (adder)                          0.026    71.552
$sub~1089^MIN~136-26[1].cin[0] (adder)                           2.183    73.735
$sub~1089^MIN~136-26[1].cout[0] (adder)                          0.026    73.761
$sub~1089^MIN~136-27[1].cin[0] (adder)                           2.183    75.944
$sub~1089^MIN~136-27[1].cout[0] (adder)                          0.026    75.970
$sub~1089^MIN~136-28[1].cin[0] (adder)                           2.183    78.153
$sub~1089^MIN~136-28[1].cout[0] (adder)                          0.026    78.178
$sub~1089^MIN~136-29[1].cin[0] (adder)                           2.183    80.362
$sub~1089^MIN~136-29[1].sumout[0] (adder)                        0.035    80.397
li2292.in[0] (.names)                                            2.183    82.580
li2292.out[0] (.names)                                           0.132    82.712
lo2292.D[0] (.latch)                                             2.183    84.895
data arrival time                                                         84.895

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2292.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.895
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.731


#Path 50
Startpoint: lo3691.Q[0] (.latch clocked by clk)
Endpoint  : lo3686.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3691.clk[0] (.latch)                                           2.183     2.183
lo3691.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34800_1.in[0] (.names)                                      2.183     4.427
new_n34800_1.out[0] (.names)                                     0.132     4.558
new_n34799.in[0] (.names)                                        2.183     6.742
new_n34799.out[0] (.names)                                       0.180     6.921
new_n34798.in[3] (.names)                                        2.183     9.104
new_n34798.out[0] (.names)                                       0.180     9.284
new_n34797.in[0] (.names)                                        2.183    11.467
new_n34797.out[0] (.names)                                       0.180    11.647
$lt~1410^Y~0.in[0] (.names)                                      2.183    13.830
$lt~1410^Y~0.out[0] (.names)                                     0.180    14.010
$add~1170^ADD~200-1[1].a[0] (adder)                              2.183    16.193
$add~1170^ADD~200-1[1].sumout[0] (adder)                         0.069    16.262
$sub~1458^MIN~199-1[1].a[0] (adder)                              2.183    18.445
$sub~1458^MIN~199-1[1].cout[0] (adder)                           0.049    18.494
$sub~1458^MIN~199-2[1].cin[0] (adder)                            2.183    20.677
$sub~1458^MIN~199-2[1].cout[0] (adder)                           0.026    20.703
$sub~1458^MIN~199-3[1].cin[0] (adder)                            2.183    22.886
$sub~1458^MIN~199-3[1].cout[0] (adder)                           0.026    22.912
$sub~1458^MIN~199-4[1].cin[0] (adder)                            2.183    25.095
$sub~1458^MIN~199-4[1].cout[0] (adder)                           0.026    25.120
$sub~1458^MIN~199-5[1].cin[0] (adder)                            2.183    27.304
$sub~1458^MIN~199-5[1].cout[0] (adder)                           0.026    27.329
$sub~1458^MIN~199-6[1].cin[0] (adder)                            2.183    29.512
$sub~1458^MIN~199-6[1].cout[0] (adder)                           0.026    29.538
$sub~1458^MIN~199-7[1].cin[0] (adder)                            2.183    31.721
$sub~1458^MIN~199-7[1].cout[0] (adder)                           0.026    31.747
$sub~1458^MIN~199-8[1].cin[0] (adder)                            2.183    33.930
$sub~1458^MIN~199-8[1].cout[0] (adder)                           0.026    33.955
$sub~1458^MIN~199-9[1].cin[0] (adder)                            2.183    36.139
$sub~1458^MIN~199-9[1].cout[0] (adder)                           0.026    36.164
$sub~1458^MIN~199-10[1].cin[0] (adder)                           2.183    38.347
$sub~1458^MIN~199-10[1].cout[0] (adder)                          0.026    38.373
$sub~1458^MIN~199-11[1].cin[0] (adder)                           2.183    40.556
$sub~1458^MIN~199-11[1].cout[0] (adder)                          0.026    40.582
$sub~1458^MIN~199-12[1].cin[0] (adder)                           2.183    42.765
$sub~1458^MIN~199-12[1].cout[0] (adder)                          0.026    42.790
$sub~1458^MIN~199-13[1].cin[0] (adder)                           2.183    44.974
$sub~1458^MIN~199-13[1].cout[0] (adder)                          0.026    44.999
$sub~1458^MIN~199-14[1].cin[0] (adder)                           2.183    47.182
$sub~1458^MIN~199-14[1].cout[0] (adder)                          0.026    47.208
$sub~1458^MIN~199-15[1].cin[0] (adder)                           2.183    49.391
$sub~1458^MIN~199-15[1].cout[0] (adder)                          0.026    49.417
$sub~1458^MIN~199-16[1].cin[0] (adder)                           2.183    51.600
$sub~1458^MIN~199-16[1].cout[0] (adder)                          0.026    51.626
$sub~1458^MIN~199-17[1].cin[0] (adder)                           2.183    53.809
$sub~1458^MIN~199-17[1].cout[0] (adder)                          0.026    53.834
$sub~1458^MIN~199-18[1].cin[0] (adder)                           2.183    56.017
$sub~1458^MIN~199-18[1].cout[0] (adder)                          0.026    56.043
$sub~1458^MIN~199-19[1].cin[0] (adder)                           2.183    58.226
$sub~1458^MIN~199-19[1].cout[0] (adder)                          0.026    58.252
$sub~1458^MIN~199-20[1].cin[0] (adder)                           2.183    60.435
$sub~1458^MIN~199-20[1].cout[0] (adder)                          0.026    60.461
$sub~1458^MIN~199-21[1].cin[0] (adder)                           2.183    62.644
$sub~1458^MIN~199-21[1].cout[0] (adder)                          0.026    62.669
$sub~1458^MIN~199-22[1].cin[0] (adder)                           2.183    64.853
$sub~1458^MIN~199-22[1].cout[0] (adder)                          0.026    64.878
$sub~1458^MIN~199-23[1].cin[0] (adder)                           2.183    67.061
$sub~1458^MIN~199-23[1].cout[0] (adder)                          0.026    67.087
$sub~1458^MIN~199-24[1].cin[0] (adder)                           2.183    69.270
$sub~1458^MIN~199-24[1].cout[0] (adder)                          0.026    69.296
$sub~1458^MIN~199-25[1].cin[0] (adder)                           2.183    71.479
$sub~1458^MIN~199-25[1].cout[0] (adder)                          0.026    71.504
$sub~1458^MIN~199-26[1].cin[0] (adder)                           2.183    73.688
$sub~1458^MIN~199-26[1].cout[0] (adder)                          0.026    73.713
$sub~1458^MIN~199-27[1].cin[0] (adder)                           2.183    75.896
$sub~1458^MIN~199-27[1].cout[0] (adder)                          0.026    75.922
$sub~1458^MIN~199-28[1].cin[0] (adder)                           2.183    78.105
$sub~1458^MIN~199-28[1].cout[0] (adder)                          0.026    78.131
$sub~1458^MIN~199-29[1].cin[0] (adder)                           2.183    80.314
$sub~1458^MIN~199-29[1].sumout[0] (adder)                        0.035    80.349
li3686.in[0] (.names)                                            2.183    82.532
li3686.out[0] (.names)                                           0.132    82.664
lo3686.D[0] (.latch)                                             2.183    84.847
data arrival time                                                         84.847

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3686.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.847
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.683


#Path 51
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch clocked by clk)
Endpoint  : lo0553.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n34662.in[0] (.names)                                                                                                             2.183     4.427
new_n34662.out[0] (.names)                                                                                                            0.132     4.558
new_n34661_1.in[0] (.names)                                                                                                           2.183     6.742
new_n34661_1.out[0] (.names)                                                                                                          0.180     6.921
new_n34660_1.in[2] (.names)                                                                                                           2.183     9.104
new_n34660_1.out[0] (.names)                                                                                                          0.180     9.284
new_n34659.in[0] (.names)                                                                                                             2.183    11.467
new_n34659.out[0] (.names)                                                                                                            0.180    11.647
$lt~676^Y~0.in[1] (.names)                                                                                                            2.183    13.830
$lt~676^Y~0.out[0] (.names)                                                                                                           0.180    14.010
$add~436^ADD~74-1[1].a[0] (adder)                                                                                                     2.183    16.193
$add~436^ADD~74-1[1].sumout[0] (adder)                                                                                                0.069    16.262
$sub~724^MIN~73-1[1].a[0] (adder)                                                                                                     2.183    18.445
$sub~724^MIN~73-1[1].cout[0] (adder)                                                                                                  0.049    18.494
$sub~724^MIN~73-2[1].cin[0] (adder)                                                                                                   2.183    20.677
$sub~724^MIN~73-2[1].cout[0] (adder)                                                                                                  0.026    20.703
$sub~724^MIN~73-3[1].cin[0] (adder)                                                                                                   2.183    22.886
$sub~724^MIN~73-3[1].cout[0] (adder)                                                                                                  0.026    22.912
$sub~724^MIN~73-4[1].cin[0] (adder)                                                                                                   2.183    25.095
$sub~724^MIN~73-4[1].cout[0] (adder)                                                                                                  0.026    25.120
$sub~724^MIN~73-5[1].cin[0] (adder)                                                                                                   2.183    27.304
$sub~724^MIN~73-5[1].cout[0] (adder)                                                                                                  0.026    27.329
$sub~724^MIN~73-6[1].cin[0] (adder)                                                                                                   2.183    29.512
$sub~724^MIN~73-6[1].cout[0] (adder)                                                                                                  0.026    29.538
$sub~724^MIN~73-7[1].cin[0] (adder)                                                                                                   2.183    31.721
$sub~724^MIN~73-7[1].cout[0] (adder)                                                                                                  0.026    31.747
$sub~724^MIN~73-8[1].cin[0] (adder)                                                                                                   2.183    33.930
$sub~724^MIN~73-8[1].cout[0] (adder)                                                                                                  0.026    33.955
$sub~724^MIN~73-9[1].cin[0] (adder)                                                                                                   2.183    36.139
$sub~724^MIN~73-9[1].cout[0] (adder)                                                                                                  0.026    36.164
$sub~724^MIN~73-10[1].cin[0] (adder)                                                                                                  2.183    38.347
$sub~724^MIN~73-10[1].cout[0] (adder)                                                                                                 0.026    38.373
$sub~724^MIN~73-11[1].cin[0] (adder)                                                                                                  2.183    40.556
$sub~724^MIN~73-11[1].cout[0] (adder)                                                                                                 0.026    40.582
$sub~724^MIN~73-12[1].cin[0] (adder)                                                                                                  2.183    42.765
$sub~724^MIN~73-12[1].cout[0] (adder)                                                                                                 0.026    42.790
$sub~724^MIN~73-13[1].cin[0] (adder)                                                                                                  2.183    44.974
$sub~724^MIN~73-13[1].cout[0] (adder)                                                                                                 0.026    44.999
$sub~724^MIN~73-14[1].cin[0] (adder)                                                                                                  2.183    47.182
$sub~724^MIN~73-14[1].cout[0] (adder)                                                                                                 0.026    47.208
$sub~724^MIN~73-15[1].cin[0] (adder)                                                                                                  2.183    49.391
$sub~724^MIN~73-15[1].cout[0] (adder)                                                                                                 0.026    49.417
$sub~724^MIN~73-16[1].cin[0] (adder)                                                                                                  2.183    51.600
$sub~724^MIN~73-16[1].cout[0] (adder)                                                                                                 0.026    51.626
$sub~724^MIN~73-17[1].cin[0] (adder)                                                                                                  2.183    53.809
$sub~724^MIN~73-17[1].cout[0] (adder)                                                                                                 0.026    53.834
$sub~724^MIN~73-18[1].cin[0] (adder)                                                                                                  2.183    56.017
$sub~724^MIN~73-18[1].cout[0] (adder)                                                                                                 0.026    56.043
$sub~724^MIN~73-19[1].cin[0] (adder)                                                                                                  2.183    58.226
$sub~724^MIN~73-19[1].cout[0] (adder)                                                                                                 0.026    58.252
$sub~724^MIN~73-20[1].cin[0] (adder)                                                                                                  2.183    60.435
$sub~724^MIN~73-20[1].cout[0] (adder)                                                                                                 0.026    60.461
$sub~724^MIN~73-21[1].cin[0] (adder)                                                                                                  2.183    62.644
$sub~724^MIN~73-21[1].cout[0] (adder)                                                                                                 0.026    62.669
$sub~724^MIN~73-22[1].cin[0] (adder)                                                                                                  2.183    64.853
$sub~724^MIN~73-22[1].cout[0] (adder)                                                                                                 0.026    64.878
$sub~724^MIN~73-23[1].cin[0] (adder)                                                                                                  2.183    67.061
$sub~724^MIN~73-23[1].cout[0] (adder)                                                                                                 0.026    67.087
$sub~724^MIN~73-24[1].cin[0] (adder)                                                                                                  2.183    69.270
$sub~724^MIN~73-24[1].cout[0] (adder)                                                                                                 0.026    69.296
$sub~724^MIN~73-25[1].cin[0] (adder)                                                                                                  2.183    71.479
$sub~724^MIN~73-25[1].cout[0] (adder)                                                                                                 0.026    71.504
$sub~724^MIN~73-26[1].cin[0] (adder)                                                                                                  2.183    73.688
$sub~724^MIN~73-26[1].cout[0] (adder)                                                                                                 0.026    73.713
$sub~724^MIN~73-27[1].cin[0] (adder)                                                                                                  2.183    75.896
$sub~724^MIN~73-27[1].cout[0] (adder)                                                                                                 0.026    75.922
$sub~724^MIN~73-28[1].cin[0] (adder)                                                                                                  2.183    78.105
$sub~724^MIN~73-28[1].cout[0] (adder)                                                                                                 0.026    78.131
$sub~724^MIN~73-29[1].cin[0] (adder)                                                                                                  2.183    80.314
$sub~724^MIN~73-29[1].sumout[0] (adder)                                                                                               0.035    80.349
li0553.in[0] (.names)                                                                                                                 2.183    82.532
li0553.out[0] (.names)                                                                                                                0.132    82.664
lo0553.D[0] (.latch)                                                                                                                  2.183    84.847
data arrival time                                                                                                                              84.847

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0553.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -84.847
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -79.683


#Path 52
Startpoint: lo0972.Q[0] (.latch clocked by clk)
Endpoint  : lo0967.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0972.clk[0] (.latch)                                           2.183     2.183
lo0972.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34566_1.in[0] (.names)                                      2.183     4.427
new_n34566_1.out[0] (.names)                                     0.180     4.606
new_n34565_1.in[0] (.names)                                      2.183     6.790
new_n34565_1.out[0] (.names)                                     0.180     6.969
new_n34564.in[0] (.names)                                        2.183     9.152
new_n34564.out[0] (.names)                                       0.180     9.332
new_n34563.in[0] (.names)                                        2.183    11.515
new_n34563.out[0] (.names)                                       0.153    11.668
$lt~311^Y~0.in[0] (.names)                                       2.183    13.852
$lt~311^Y~0.out[0] (.names)                                      0.132    13.983
$add~71^ADD~11-1[1].a[0] (adder)                                 2.183    16.167
$add~71^ADD~11-1[1].sumout[0] (adder)                            0.069    16.235
$sub~359^MIN~10-1[1].a[0] (adder)                                2.183    18.418
$sub~359^MIN~10-1[1].cout[0] (adder)                             0.049    18.468
$sub~359^MIN~10-2[1].cin[0] (adder)                              2.183    20.651
$sub~359^MIN~10-2[1].cout[0] (adder)                             0.026    20.677
$sub~359^MIN~10-3[1].cin[0] (adder)                              2.183    22.860
$sub~359^MIN~10-3[1].cout[0] (adder)                             0.026    22.885
$sub~359^MIN~10-4[1].cin[0] (adder)                              2.183    25.068
$sub~359^MIN~10-4[1].cout[0] (adder)                             0.026    25.094
$sub~359^MIN~10-5[1].cin[0] (adder)                              2.183    27.277
$sub~359^MIN~10-5[1].cout[0] (adder)                             0.026    27.303
$sub~359^MIN~10-6[1].cin[0] (adder)                              2.183    29.486
$sub~359^MIN~10-6[1].cout[0] (adder)                             0.026    29.512
$sub~359^MIN~10-7[1].cin[0] (adder)                              2.183    31.695
$sub~359^MIN~10-7[1].cout[0] (adder)                             0.026    31.720
$sub~359^MIN~10-8[1].cin[0] (adder)                              2.183    33.904
$sub~359^MIN~10-8[1].cout[0] (adder)                             0.026    33.929
$sub~359^MIN~10-9[1].cin[0] (adder)                              2.183    36.112
$sub~359^MIN~10-9[1].cout[0] (adder)                             0.026    36.138
$sub~359^MIN~10-10[1].cin[0] (adder)                             2.183    38.321
$sub~359^MIN~10-10[1].cout[0] (adder)                            0.026    38.347
$sub~359^MIN~10-11[1].cin[0] (adder)                             2.183    40.530
$sub~359^MIN~10-11[1].cout[0] (adder)                            0.026    40.555
$sub~359^MIN~10-12[1].cin[0] (adder)                             2.183    42.739
$sub~359^MIN~10-12[1].cout[0] (adder)                            0.026    42.764
$sub~359^MIN~10-13[1].cin[0] (adder)                             2.183    44.947
$sub~359^MIN~10-13[1].cout[0] (adder)                            0.026    44.973
$sub~359^MIN~10-14[1].cin[0] (adder)                             2.183    47.156
$sub~359^MIN~10-14[1].cout[0] (adder)                            0.026    47.182
$sub~359^MIN~10-15[1].cin[0] (adder)                             2.183    49.365
$sub~359^MIN~10-15[1].cout[0] (adder)                            0.026    49.390
$sub~359^MIN~10-16[1].cin[0] (adder)                             2.183    51.574
$sub~359^MIN~10-16[1].cout[0] (adder)                            0.026    51.599
$sub~359^MIN~10-17[1].cin[0] (adder)                             2.183    53.782
$sub~359^MIN~10-17[1].cout[0] (adder)                            0.026    53.808
$sub~359^MIN~10-18[1].cin[0] (adder)                             2.183    55.991
$sub~359^MIN~10-18[1].cout[0] (adder)                            0.026    56.017
$sub~359^MIN~10-19[1].cin[0] (adder)                             2.183    58.200
$sub~359^MIN~10-19[1].cout[0] (adder)                            0.026    58.225
$sub~359^MIN~10-20[1].cin[0] (adder)                             2.183    60.409
$sub~359^MIN~10-20[1].cout[0] (adder)                            0.026    60.434
$sub~359^MIN~10-21[1].cin[0] (adder)                             2.183    62.617
$sub~359^MIN~10-21[1].cout[0] (adder)                            0.026    62.643
$sub~359^MIN~10-22[1].cin[0] (adder)                             2.183    64.826
$sub~359^MIN~10-22[1].cout[0] (adder)                            0.026    64.852
$sub~359^MIN~10-23[1].cin[0] (adder)                             2.183    67.035
$sub~359^MIN~10-23[1].cout[0] (adder)                            0.026    67.061
$sub~359^MIN~10-24[1].cin[0] (adder)                             2.183    69.244
$sub~359^MIN~10-24[1].cout[0] (adder)                            0.026    69.269
$sub~359^MIN~10-25[1].cin[0] (adder)                             2.183    71.452
$sub~359^MIN~10-25[1].cout[0] (adder)                            0.026    71.478
$sub~359^MIN~10-26[1].cin[0] (adder)                             2.183    73.661
$sub~359^MIN~10-26[1].cout[0] (adder)                            0.026    73.687
$sub~359^MIN~10-27[1].cin[0] (adder)                             2.183    75.870
$sub~359^MIN~10-27[1].cout[0] (adder)                            0.026    75.896
$sub~359^MIN~10-28[1].cin[0] (adder)                             2.183    78.079
$sub~359^MIN~10-28[1].cout[0] (adder)                            0.026    78.104
$sub~359^MIN~10-29[1].cin[0] (adder)                             2.183    80.287
$sub~359^MIN~10-29[1].sumout[0] (adder)                          0.035    80.323
li0967.in[0] (.names)                                            2.183    82.506
li0967.out[0] (.names)                                           0.132    82.638
lo0967.D[0] (.latch)                                             2.183    84.821
data arrival time                                                         84.821

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0967.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.821
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.657


#Path 53
Startpoint: lo3730.Q[0] (.latch clocked by clk)
Endpoint  : lo3720.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3730.clk[0] (.latch)                                           2.183     2.183
lo3730.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34837.in[0] (.names)                                        2.183     4.427
new_n34837.out[0] (.names)                                       0.180     4.606
new_n34834.in[2] (.names)                                        2.183     6.790
new_n34834.out[0] (.names)                                       0.153     6.943
new_n34831_1.in[3] (.names)                                      2.183     9.126
new_n34831_1.out[0] (.names)                                     0.153     9.279
lNOT~403.in[0] (.names)                                          2.183    11.462
lNOT~403.out[0] (.names)                                         0.132    11.594
$sub~1459^MIN~201-1[1].b[0] (adder)                              2.183    13.777
$sub~1459^MIN~201-1[1].cout[0] (adder)                           0.049    13.827
$sub~1459^MIN~201-2[1].cin[0] (adder)                            2.183    16.010
$sub~1459^MIN~201-2[1].cout[0] (adder)                           0.026    16.035
$sub~1459^MIN~201-3[1].cin[0] (adder)                            2.183    18.219
$sub~1459^MIN~201-3[1].cout[0] (adder)                           0.026    18.244
$sub~1459^MIN~201-4[1].cin[0] (adder)                            2.183    20.427
$sub~1459^MIN~201-4[1].cout[0] (adder)                           0.026    20.453
$sub~1459^MIN~201-5[1].cin[0] (adder)                            2.183    22.636
$sub~1459^MIN~201-5[1].cout[0] (adder)                           0.026    22.662
$sub~1459^MIN~201-6[1].cin[0] (adder)                            2.183    24.845
$sub~1459^MIN~201-6[1].cout[0] (adder)                           0.026    24.870
$sub~1459^MIN~201-7[1].cin[0] (adder)                            2.183    27.054
$sub~1459^MIN~201-7[1].cout[0] (adder)                           0.026    27.079
$sub~1459^MIN~201-8[1].cin[0] (adder)                            2.183    29.262
$sub~1459^MIN~201-8[1].cout[0] (adder)                           0.026    29.288
$sub~1459^MIN~201-9[1].cin[0] (adder)                            2.183    31.471
$sub~1459^MIN~201-9[1].cout[0] (adder)                           0.026    31.497
$sub~1459^MIN~201-10[1].cin[0] (adder)                           2.183    33.680
$sub~1459^MIN~201-10[1].cout[0] (adder)                          0.026    33.706
$sub~1459^MIN~201-11[1].cin[0] (adder)                           2.183    35.889
$sub~1459^MIN~201-11[1].cout[0] (adder)                          0.026    35.914
$sub~1459^MIN~201-12[1].cin[0] (adder)                           2.183    38.097
$sub~1459^MIN~201-12[1].cout[0] (adder)                          0.026    38.123
$sub~1459^MIN~201-13[1].cin[0] (adder)                           2.183    40.306
$sub~1459^MIN~201-13[1].cout[0] (adder)                          0.026    40.332
$sub~1459^MIN~201-14[1].cin[0] (adder)                           2.183    42.515
$sub~1459^MIN~201-14[1].cout[0] (adder)                          0.026    42.541
$sub~1459^MIN~201-15[1].cin[0] (adder)                           2.183    44.724
$sub~1459^MIN~201-15[1].cout[0] (adder)                          0.026    44.749
$sub~1459^MIN~201-16[1].cin[0] (adder)                           2.183    46.933
$sub~1459^MIN~201-16[1].cout[0] (adder)                          0.026    46.958
$sub~1459^MIN~201-17[1].cin[0] (adder)                           2.183    49.141
$sub~1459^MIN~201-17[1].cout[0] (adder)                          0.026    49.167
$sub~1459^MIN~201-18[1].cin[0] (adder)                           2.183    51.350
$sub~1459^MIN~201-18[1].cout[0] (adder)                          0.026    51.376
$sub~1459^MIN~201-19[1].cin[0] (adder)                           2.183    53.559
$sub~1459^MIN~201-19[1].cout[0] (adder)                          0.026    53.584
$sub~1459^MIN~201-20[1].cin[0] (adder)                           2.183    55.768
$sub~1459^MIN~201-20[1].cout[0] (adder)                          0.026    55.793
$sub~1459^MIN~201-21[1].cin[0] (adder)                           2.183    57.976
$sub~1459^MIN~201-21[1].cout[0] (adder)                          0.026    58.002
$sub~1459^MIN~201-22[1].cin[0] (adder)                           2.183    60.185
$sub~1459^MIN~201-22[1].cout[0] (adder)                          0.026    60.211
$sub~1459^MIN~201-23[1].cin[0] (adder)                           2.183    62.394
$sub~1459^MIN~201-23[1].cout[0] (adder)                          0.026    62.419
$sub~1459^MIN~201-24[1].cin[0] (adder)                           2.183    64.603
$sub~1459^MIN~201-24[1].cout[0] (adder)                          0.026    64.628
$sub~1459^MIN~201-25[1].cin[0] (adder)                           2.183    66.811
$sub~1459^MIN~201-25[1].cout[0] (adder)                          0.026    66.837
$sub~1459^MIN~201-26[1].cin[0] (adder)                           2.183    69.020
$sub~1459^MIN~201-26[1].cout[0] (adder)                          0.026    69.046
$sub~1459^MIN~201-27[1].cin[0] (adder)                           2.183    71.229
$sub~1459^MIN~201-27[1].cout[0] (adder)                          0.026    71.254
$sub~1459^MIN~201-28[1].cin[0] (adder)                           2.183    73.438
$sub~1459^MIN~201-28[1].cout[0] (adder)                          0.026    73.463
$sub~1459^MIN~201-29[1].cin[0] (adder)                           2.183    75.646
$sub~1459^MIN~201-29[1].cout[0] (adder)                          0.026    75.672
$sub~1459^MIN~201-30[1].cin[0] (adder)                           2.183    77.855
$sub~1459^MIN~201-30[1].cout[0] (adder)                          0.026    77.881
$sub~1459^MIN~201-31[1].cin[0] (adder)                           2.183    80.064
$sub~1459^MIN~201-31[1].sumout[0] (adder)                        0.035    80.099
li3720.in[0] (.names)                                            2.183    82.283
li3720.out[0] (.names)                                           0.132    82.414
lo3720.D[0] (.latch)                                             2.183    84.598
data arrival time                                                         84.598

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3720.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.598
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.433


#Path 54
Startpoint: lo1017.Q[0] (.latch clocked by clk)
Endpoint  : lo1001.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1017.clk[0] (.latch)                                           2.183     2.183
lo1017.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34598.in[0] (.names)                                        2.183     4.427
new_n34598.out[0] (.names)                                       0.132     4.558
new_n34597.in[4] (.names)                                        2.183     6.742
new_n34597.out[0] (.names)                                       0.153     6.895
new_n34596_1.in[4] (.names)                                      2.183     9.078
new_n34596_1.out[0] (.names)                                     0.153     9.231
lNOT~886.in[1] (.names)                                          2.183    11.415
lNOT~886.out[0] (.names)                                         0.180    11.594
$sub~360^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~360^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~360^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~360^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~360^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~360^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~360^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~360^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~360^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~360^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~360^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~360^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~360^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~360^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~360^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~360^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~360^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~360^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~360^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~360^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~360^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~360^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~360^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~360^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~360^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~360^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~360^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~360^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~360^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~360^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~360^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~360^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~360^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~360^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~360^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~360^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~360^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~360^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~360^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~360^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~360^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~360^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~360^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~360^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~360^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~360^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~360^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~360^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~360^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~360^MIN~12-25[1].cout[0] (adder)                            0.026    66.837
$sub~360^MIN~12-26[1].cin[0] (adder)                             2.183    69.020
$sub~360^MIN~12-26[1].cout[0] (adder)                            0.026    69.046
$sub~360^MIN~12-27[1].cin[0] (adder)                             2.183    71.229
$sub~360^MIN~12-27[1].cout[0] (adder)                            0.026    71.254
$sub~360^MIN~12-28[1].cin[0] (adder)                             2.183    73.438
$sub~360^MIN~12-28[1].cout[0] (adder)                            0.026    73.463
$sub~360^MIN~12-29[1].cin[0] (adder)                             2.183    75.646
$sub~360^MIN~12-29[1].cout[0] (adder)                            0.026    75.672
$sub~360^MIN~12-30[1].cin[0] (adder)                             2.183    77.855
$sub~360^MIN~12-30[1].cout[0] (adder)                            0.026    77.881
$sub~360^MIN~12-31[1].cin[0] (adder)                             2.183    80.064
$sub~360^MIN~12-31[1].sumout[0] (adder)                          0.035    80.099
li1001.in[0] (.names)                                            2.183    82.283
li1001.out[0] (.names)                                           0.132    82.414
lo1001.D[0] (.latch)                                             2.183    84.598
data arrival time                                                         84.598

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo1001.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.598
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.433


#Path 55
Startpoint: lo2344.Q[0] (.latch clocked by clk)
Endpoint  : lo2326.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2344.clk[0] (.latch)                                           2.183     2.183
lo2344.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34763.in[0] (.names)                                        2.183     4.427
new_n34763.out[0] (.names)                                       0.132     4.558
new_n34762.in[4] (.names)                                        2.183     6.742
new_n34762.out[0] (.names)                                       0.153     6.895
new_n34761.in[4] (.names)                                        2.183     9.078
new_n34761.out[0] (.names)                                       0.153     9.231
lNOT~564.in[1] (.names)                                          2.183    11.415
lNOT~564.out[0] (.names)                                         0.180    11.594
$sub~1090^MIN~138-1[1].b[0] (adder)                              2.183    13.777
$sub~1090^MIN~138-1[1].cout[0] (adder)                           0.049    13.827
$sub~1090^MIN~138-2[1].cin[0] (adder)                            2.183    16.010
$sub~1090^MIN~138-2[1].cout[0] (adder)                           0.026    16.035
$sub~1090^MIN~138-3[1].cin[0] (adder)                            2.183    18.219
$sub~1090^MIN~138-3[1].cout[0] (adder)                           0.026    18.244
$sub~1090^MIN~138-4[1].cin[0] (adder)                            2.183    20.427
$sub~1090^MIN~138-4[1].cout[0] (adder)                           0.026    20.453
$sub~1090^MIN~138-5[1].cin[0] (adder)                            2.183    22.636
$sub~1090^MIN~138-5[1].cout[0] (adder)                           0.026    22.662
$sub~1090^MIN~138-6[1].cin[0] (adder)                            2.183    24.845
$sub~1090^MIN~138-6[1].cout[0] (adder)                           0.026    24.870
$sub~1090^MIN~138-7[1].cin[0] (adder)                            2.183    27.054
$sub~1090^MIN~138-7[1].cout[0] (adder)                           0.026    27.079
$sub~1090^MIN~138-8[1].cin[0] (adder)                            2.183    29.262
$sub~1090^MIN~138-8[1].cout[0] (adder)                           0.026    29.288
$sub~1090^MIN~138-9[1].cin[0] (adder)                            2.183    31.471
$sub~1090^MIN~138-9[1].cout[0] (adder)                           0.026    31.497
$sub~1090^MIN~138-10[1].cin[0] (adder)                           2.183    33.680
$sub~1090^MIN~138-10[1].cout[0] (adder)                          0.026    33.706
$sub~1090^MIN~138-11[1].cin[0] (adder)                           2.183    35.889
$sub~1090^MIN~138-11[1].cout[0] (adder)                          0.026    35.914
$sub~1090^MIN~138-12[1].cin[0] (adder)                           2.183    38.097
$sub~1090^MIN~138-12[1].cout[0] (adder)                          0.026    38.123
$sub~1090^MIN~138-13[1].cin[0] (adder)                           2.183    40.306
$sub~1090^MIN~138-13[1].cout[0] (adder)                          0.026    40.332
$sub~1090^MIN~138-14[1].cin[0] (adder)                           2.183    42.515
$sub~1090^MIN~138-14[1].cout[0] (adder)                          0.026    42.541
$sub~1090^MIN~138-15[1].cin[0] (adder)                           2.183    44.724
$sub~1090^MIN~138-15[1].cout[0] (adder)                          0.026    44.749
$sub~1090^MIN~138-16[1].cin[0] (adder)                           2.183    46.933
$sub~1090^MIN~138-16[1].cout[0] (adder)                          0.026    46.958
$sub~1090^MIN~138-17[1].cin[0] (adder)                           2.183    49.141
$sub~1090^MIN~138-17[1].cout[0] (adder)                          0.026    49.167
$sub~1090^MIN~138-18[1].cin[0] (adder)                           2.183    51.350
$sub~1090^MIN~138-18[1].cout[0] (adder)                          0.026    51.376
$sub~1090^MIN~138-19[1].cin[0] (adder)                           2.183    53.559
$sub~1090^MIN~138-19[1].cout[0] (adder)                          0.026    53.584
$sub~1090^MIN~138-20[1].cin[0] (adder)                           2.183    55.768
$sub~1090^MIN~138-20[1].cout[0] (adder)                          0.026    55.793
$sub~1090^MIN~138-21[1].cin[0] (adder)                           2.183    57.976
$sub~1090^MIN~138-21[1].cout[0] (adder)                          0.026    58.002
$sub~1090^MIN~138-22[1].cin[0] (adder)                           2.183    60.185
$sub~1090^MIN~138-22[1].cout[0] (adder)                          0.026    60.211
$sub~1090^MIN~138-23[1].cin[0] (adder)                           2.183    62.394
$sub~1090^MIN~138-23[1].cout[0] (adder)                          0.026    62.419
$sub~1090^MIN~138-24[1].cin[0] (adder)                           2.183    64.603
$sub~1090^MIN~138-24[1].cout[0] (adder)                          0.026    64.628
$sub~1090^MIN~138-25[1].cin[0] (adder)                           2.183    66.811
$sub~1090^MIN~138-25[1].cout[0] (adder)                          0.026    66.837
$sub~1090^MIN~138-26[1].cin[0] (adder)                           2.183    69.020
$sub~1090^MIN~138-26[1].cout[0] (adder)                          0.026    69.046
$sub~1090^MIN~138-27[1].cin[0] (adder)                           2.183    71.229
$sub~1090^MIN~138-27[1].cout[0] (adder)                          0.026    71.254
$sub~1090^MIN~138-28[1].cin[0] (adder)                           2.183    73.438
$sub~1090^MIN~138-28[1].cout[0] (adder)                          0.026    73.463
$sub~1090^MIN~138-29[1].cin[0] (adder)                           2.183    75.646
$sub~1090^MIN~138-29[1].cout[0] (adder)                          0.026    75.672
$sub~1090^MIN~138-30[1].cin[0] (adder)                           2.183    77.855
$sub~1090^MIN~138-30[1].cout[0] (adder)                          0.026    77.881
$sub~1090^MIN~138-31[1].cin[0] (adder)                           2.183    80.064
$sub~1090^MIN~138-31[1].sumout[0] (adder)                        0.035    80.099
li2326.in[0] (.names)                                            2.183    82.283
li2326.out[0] (.names)                                           0.132    82.414
lo2326.D[0] (.latch)                                             2.183    84.598
data arrival time                                                         84.598

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2326.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.598
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.433


#Path 56
Startpoint: lo4820.Q[0] (.latch clocked by clk)
Endpoint  : lo4872.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4820.clk[0] (.latch)                                           2.183     2.183
lo4820.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34694.in[0] (.names)                                        2.183     4.427
new_n34694.out[0] (.names)                                       0.132     4.558
new_n34693.in[4] (.names)                                        2.183     6.742
new_n34693.out[0] (.names)                                       0.153     6.895
new_n34692.in[3] (.names)                                        2.183     9.078
new_n34692.out[0] (.names)                                       0.153     9.231
lNOT~725.in[0] (.names)                                          2.183    11.415
lNOT~725.out[0] (.names)                                         0.153    11.568
$sub~725^MIN~75-1[1].b[0] (adder)                                2.183    13.751
$sub~725^MIN~75-1[1].cout[0] (adder)                             0.049    13.800
$sub~725^MIN~75-2[1].cin[0] (adder)                              2.183    15.984
$sub~725^MIN~75-2[1].cout[0] (adder)                             0.026    16.009
$sub~725^MIN~75-3[1].cin[0] (adder)                              2.183    18.192
$sub~725^MIN~75-3[1].cout[0] (adder)                             0.026    18.218
$sub~725^MIN~75-4[1].cin[0] (adder)                              2.183    20.401
$sub~725^MIN~75-4[1].cout[0] (adder)                             0.026    20.427
$sub~725^MIN~75-5[1].cin[0] (adder)                              2.183    22.610
$sub~725^MIN~75-5[1].cout[0] (adder)                             0.026    22.635
$sub~725^MIN~75-6[1].cin[0] (adder)                              2.183    24.819
$sub~725^MIN~75-6[1].cout[0] (adder)                             0.026    24.844
$sub~725^MIN~75-7[1].cin[0] (adder)                              2.183    27.027
$sub~725^MIN~75-7[1].cout[0] (adder)                             0.026    27.053
$sub~725^MIN~75-8[1].cin[0] (adder)                              2.183    29.236
$sub~725^MIN~75-8[1].cout[0] (adder)                             0.026    29.262
$sub~725^MIN~75-9[1].cin[0] (adder)                              2.183    31.445
$sub~725^MIN~75-9[1].cout[0] (adder)                             0.026    31.470
$sub~725^MIN~75-10[1].cin[0] (adder)                             2.183    33.654
$sub~725^MIN~75-10[1].cout[0] (adder)                            0.026    33.679
$sub~725^MIN~75-11[1].cin[0] (adder)                             2.183    35.862
$sub~725^MIN~75-11[1].cout[0] (adder)                            0.026    35.888
$sub~725^MIN~75-12[1].cin[0] (adder)                             2.183    38.071
$sub~725^MIN~75-12[1].cout[0] (adder)                            0.026    38.097
$sub~725^MIN~75-13[1].cin[0] (adder)                             2.183    40.280
$sub~725^MIN~75-13[1].cout[0] (adder)                            0.026    40.305
$sub~725^MIN~75-14[1].cin[0] (adder)                             2.183    42.489
$sub~725^MIN~75-14[1].cout[0] (adder)                            0.026    42.514
$sub~725^MIN~75-15[1].cin[0] (adder)                             2.183    44.697
$sub~725^MIN~75-15[1].cout[0] (adder)                            0.026    44.723
$sub~725^MIN~75-16[1].cin[0] (adder)                             2.183    46.906
$sub~725^MIN~75-16[1].cout[0] (adder)                            0.026    46.932
$sub~725^MIN~75-17[1].cin[0] (adder)                             2.183    49.115
$sub~725^MIN~75-17[1].cout[0] (adder)                            0.026    49.141
$sub~725^MIN~75-18[1].cin[0] (adder)                             2.183    51.324
$sub~725^MIN~75-18[1].cout[0] (adder)                            0.026    51.349
$sub~725^MIN~75-19[1].cin[0] (adder)                             2.183    53.533
$sub~725^MIN~75-19[1].cout[0] (adder)                            0.026    53.558
$sub~725^MIN~75-20[1].cin[0] (adder)                             2.183    55.741
$sub~725^MIN~75-20[1].cout[0] (adder)                            0.026    55.767
$sub~725^MIN~75-21[1].cin[0] (adder)                             2.183    57.950
$sub~725^MIN~75-21[1].cout[0] (adder)                            0.026    57.976
$sub~725^MIN~75-22[1].cin[0] (adder)                             2.183    60.159
$sub~725^MIN~75-22[1].cout[0] (adder)                            0.026    60.184
$sub~725^MIN~75-23[1].cin[0] (adder)                             2.183    62.368
$sub~725^MIN~75-23[1].cout[0] (adder)                            0.026    62.393
$sub~725^MIN~75-24[1].cin[0] (adder)                             2.183    64.576
$sub~725^MIN~75-24[1].cout[0] (adder)                            0.026    64.602
$sub~725^MIN~75-25[1].cin[0] (adder)                             2.183    66.785
$sub~725^MIN~75-25[1].cout[0] (adder)                            0.026    66.811
$sub~725^MIN~75-26[1].cin[0] (adder)                             2.183    68.994
$sub~725^MIN~75-26[1].cout[0] (adder)                            0.026    69.019
$sub~725^MIN~75-27[1].cin[0] (adder)                             2.183    71.203
$sub~725^MIN~75-27[1].cout[0] (adder)                            0.026    71.228
$sub~725^MIN~75-28[1].cin[0] (adder)                             2.183    73.411
$sub~725^MIN~75-28[1].cout[0] (adder)                            0.026    73.437
$sub~725^MIN~75-29[1].cin[0] (adder)                             2.183    75.620
$sub~725^MIN~75-29[1].cout[0] (adder)                            0.026    75.646
$sub~725^MIN~75-30[1].cin[0] (adder)                             2.183    77.829
$sub~725^MIN~75-30[1].cout[0] (adder)                            0.026    77.854
$sub~725^MIN~75-31[1].cin[0] (adder)                             2.183    80.038
$sub~725^MIN~75-31[1].sumout[0] (adder)                          0.035    80.073
li4872.in[0] (.names)                                            2.183    82.256
li4872.out[0] (.names)                                           0.132    82.388
lo4872.D[0] (.latch)                                             2.183    84.571
data arrival time                                                         84.571

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo4872.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.407


#Path 57
Startpoint: lo1235.Q[0] (.latch clocked by clk)
Endpoint  : lo1032.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1235.clk[0] (.latch)                                           2.183     2.183
lo1235.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34606_1.in[0] (.names)                                      2.183     4.427
new_n34606_1.out[0] (.names)                                     0.132     4.558
new_n34605_1.in[4] (.names)                                      2.183     6.742
new_n34605_1.out[0] (.names)                                     0.153     6.895
new_n34604.in[4] (.names)                                        2.183     9.078
new_n34604.out[0] (.names)                                       0.153     9.231
$gt~309^Y~0.in[2] (.names)                                       2.183    11.415
$gt~309^Y~0.out[0] (.names)                                      0.153    11.568
$add~80^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~80^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~80^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~80^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~80^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~80^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~80^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~80^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~80^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~80^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~80^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~80^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~80^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~80^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~80^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~80^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~80^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~80^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~80^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~80^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~80^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~80^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~80^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~80^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~80^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~80^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~80^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~80^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~80^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~80^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~80^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~80^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~80^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~80^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~80^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~80^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~80^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~80^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~80^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~80^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~80^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~80^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~80^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~80^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~80^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~80^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~80^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~80^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~80^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~80^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~80^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~80^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~80^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~80^ADD~13-27[1].cout[0] (adder)                             0.026    71.228
$add~80^ADD~13-28[1].cin[0] (adder)                              2.183    73.411
$add~80^ADD~13-28[1].cout[0] (adder)                             0.026    73.437
$add~80^ADD~13-29[1].cin[0] (adder)                              2.183    75.620
$add~80^ADD~13-29[1].cout[0] (adder)                             0.026    75.646
$add~80^ADD~13-30[1].cin[0] (adder)                              2.183    77.829
$add~80^ADD~13-30[1].cout[0] (adder)                             0.026    77.854
$add~80^ADD~13-31[1].cin[0] (adder)                              2.183    80.038
$add~80^ADD~13-31[1].sumout[0] (adder)                           0.035    80.073
li1032.in[0] (.names)                                            2.183    82.256
li1032.out[0] (.names)                                           0.132    82.388
lo1032.D[0] (.latch)                                             2.183    84.571
data arrival time                                                         84.571

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo1032.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.407


#Path 58
Startpoint: lo2562.Q[0] (.latch clocked by clk)
Endpoint  : lo2359.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2562.clk[0] (.latch)                                           2.183     2.183
lo2562.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34771.in[0] (.names)                                        2.183     4.427
new_n34771.out[0] (.names)                                       0.132     4.558
new_n34770.in[4] (.names)                                        2.183     6.742
new_n34770.out[0] (.names)                                       0.153     6.895
new_n34769.in[4] (.names)                                        2.183     9.078
new_n34769.out[0] (.names)                                       0.153     9.231
$gt~1039^Y~0.in[2] (.names)                                      2.183    11.415
$gt~1039^Y~0.out[0] (.names)                                     0.153    11.568
$add~810^ADD~139-1[1].b[0] (adder)                               2.183    13.751
$add~810^ADD~139-1[1].cout[0] (adder)                            0.049    13.800
$add~810^ADD~139-2[1].cin[0] (adder)                             2.183    15.984
$add~810^ADD~139-2[1].cout[0] (adder)                            0.026    16.009
$add~810^ADD~139-3[1].cin[0] (adder)                             2.183    18.192
$add~810^ADD~139-3[1].cout[0] (adder)                            0.026    18.218
$add~810^ADD~139-4[1].cin[0] (adder)                             2.183    20.401
$add~810^ADD~139-4[1].cout[0] (adder)                            0.026    20.427
$add~810^ADD~139-5[1].cin[0] (adder)                             2.183    22.610
$add~810^ADD~139-5[1].cout[0] (adder)                            0.026    22.635
$add~810^ADD~139-6[1].cin[0] (adder)                             2.183    24.819
$add~810^ADD~139-6[1].cout[0] (adder)                            0.026    24.844
$add~810^ADD~139-7[1].cin[0] (adder)                             2.183    27.027
$add~810^ADD~139-7[1].cout[0] (adder)                            0.026    27.053
$add~810^ADD~139-8[1].cin[0] (adder)                             2.183    29.236
$add~810^ADD~139-8[1].cout[0] (adder)                            0.026    29.262
$add~810^ADD~139-9[1].cin[0] (adder)                             2.183    31.445
$add~810^ADD~139-9[1].cout[0] (adder)                            0.026    31.470
$add~810^ADD~139-10[1].cin[0] (adder)                            2.183    33.654
$add~810^ADD~139-10[1].cout[0] (adder)                           0.026    33.679
$add~810^ADD~139-11[1].cin[0] (adder)                            2.183    35.862
$add~810^ADD~139-11[1].cout[0] (adder)                           0.026    35.888
$add~810^ADD~139-12[1].cin[0] (adder)                            2.183    38.071
$add~810^ADD~139-12[1].cout[0] (adder)                           0.026    38.097
$add~810^ADD~139-13[1].cin[0] (adder)                            2.183    40.280
$add~810^ADD~139-13[1].cout[0] (adder)                           0.026    40.305
$add~810^ADD~139-14[1].cin[0] (adder)                            2.183    42.489
$add~810^ADD~139-14[1].cout[0] (adder)                           0.026    42.514
$add~810^ADD~139-15[1].cin[0] (adder)                            2.183    44.697
$add~810^ADD~139-15[1].cout[0] (adder)                           0.026    44.723
$add~810^ADD~139-16[1].cin[0] (adder)                            2.183    46.906
$add~810^ADD~139-16[1].cout[0] (adder)                           0.026    46.932
$add~810^ADD~139-17[1].cin[0] (adder)                            2.183    49.115
$add~810^ADD~139-17[1].cout[0] (adder)                           0.026    49.141
$add~810^ADD~139-18[1].cin[0] (adder)                            2.183    51.324
$add~810^ADD~139-18[1].cout[0] (adder)                           0.026    51.349
$add~810^ADD~139-19[1].cin[0] (adder)                            2.183    53.533
$add~810^ADD~139-19[1].cout[0] (adder)                           0.026    53.558
$add~810^ADD~139-20[1].cin[0] (adder)                            2.183    55.741
$add~810^ADD~139-20[1].cout[0] (adder)                           0.026    55.767
$add~810^ADD~139-21[1].cin[0] (adder)                            2.183    57.950
$add~810^ADD~139-21[1].cout[0] (adder)                           0.026    57.976
$add~810^ADD~139-22[1].cin[0] (adder)                            2.183    60.159
$add~810^ADD~139-22[1].cout[0] (adder)                           0.026    60.184
$add~810^ADD~139-23[1].cin[0] (adder)                            2.183    62.368
$add~810^ADD~139-23[1].cout[0] (adder)                           0.026    62.393
$add~810^ADD~139-24[1].cin[0] (adder)                            2.183    64.576
$add~810^ADD~139-24[1].cout[0] (adder)                           0.026    64.602
$add~810^ADD~139-25[1].cin[0] (adder)                            2.183    66.785
$add~810^ADD~139-25[1].cout[0] (adder)                           0.026    66.811
$add~810^ADD~139-26[1].cin[0] (adder)                            2.183    68.994
$add~810^ADD~139-26[1].cout[0] (adder)                           0.026    69.019
$add~810^ADD~139-27[1].cin[0] (adder)                            2.183    71.203
$add~810^ADD~139-27[1].cout[0] (adder)                           0.026    71.228
$add~810^ADD~139-28[1].cin[0] (adder)                            2.183    73.411
$add~810^ADD~139-28[1].cout[0] (adder)                           0.026    73.437
$add~810^ADD~139-29[1].cin[0] (adder)                            2.183    75.620
$add~810^ADD~139-29[1].cout[0] (adder)                           0.026    75.646
$add~810^ADD~139-30[1].cin[0] (adder)                            2.183    77.829
$add~810^ADD~139-30[1].cout[0] (adder)                           0.026    77.854
$add~810^ADD~139-31[1].cin[0] (adder)                            2.183    80.038
$add~810^ADD~139-31[1].sumout[0] (adder)                         0.035    80.073
li2359.in[0] (.names)                                            2.183    82.256
li2359.out[0] (.names)                                           0.132    82.388
lo2359.D[0] (.latch)                                             2.183    84.571
data arrival time                                                         84.571

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2359.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.407


#Path 59
Startpoint: lo3956.Q[0] (.latch clocked by clk)
Endpoint  : lo3753.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3956.clk[0] (.latch)                                           2.183     2.183
lo3956.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34841_1.in[0] (.names)                                      2.183     4.427
new_n34841_1.out[0] (.names)                                     0.132     4.558
new_n34840_1.in[4] (.names)                                      2.183     6.742
new_n34840_1.out[0] (.names)                                     0.153     6.895
new_n34839.in[4] (.names)                                        2.183     9.078
new_n34839.out[0] (.names)                                       0.153     9.231
$gt~1408^Y~0.in[2] (.names)                                      2.183    11.415
$gt~1408^Y~0.out[0] (.names)                                     0.153    11.568
$add~1179^ADD~202-1[1].b[0] (adder)                              2.183    13.751
$add~1179^ADD~202-1[1].cout[0] (adder)                           0.049    13.800
$add~1179^ADD~202-2[1].cin[0] (adder)                            2.183    15.984
$add~1179^ADD~202-2[1].cout[0] (adder)                           0.026    16.009
$add~1179^ADD~202-3[1].cin[0] (adder)                            2.183    18.192
$add~1179^ADD~202-3[1].cout[0] (adder)                           0.026    18.218
$add~1179^ADD~202-4[1].cin[0] (adder)                            2.183    20.401
$add~1179^ADD~202-4[1].cout[0] (adder)                           0.026    20.427
$add~1179^ADD~202-5[1].cin[0] (adder)                            2.183    22.610
$add~1179^ADD~202-5[1].cout[0] (adder)                           0.026    22.635
$add~1179^ADD~202-6[1].cin[0] (adder)                            2.183    24.819
$add~1179^ADD~202-6[1].cout[0] (adder)                           0.026    24.844
$add~1179^ADD~202-7[1].cin[0] (adder)                            2.183    27.027
$add~1179^ADD~202-7[1].cout[0] (adder)                           0.026    27.053
$add~1179^ADD~202-8[1].cin[0] (adder)                            2.183    29.236
$add~1179^ADD~202-8[1].cout[0] (adder)                           0.026    29.262
$add~1179^ADD~202-9[1].cin[0] (adder)                            2.183    31.445
$add~1179^ADD~202-9[1].cout[0] (adder)                           0.026    31.470
$add~1179^ADD~202-10[1].cin[0] (adder)                           2.183    33.654
$add~1179^ADD~202-10[1].cout[0] (adder)                          0.026    33.679
$add~1179^ADD~202-11[1].cin[0] (adder)                           2.183    35.862
$add~1179^ADD~202-11[1].cout[0] (adder)                          0.026    35.888
$add~1179^ADD~202-12[1].cin[0] (adder)                           2.183    38.071
$add~1179^ADD~202-12[1].cout[0] (adder)                          0.026    38.097
$add~1179^ADD~202-13[1].cin[0] (adder)                           2.183    40.280
$add~1179^ADD~202-13[1].cout[0] (adder)                          0.026    40.305
$add~1179^ADD~202-14[1].cin[0] (adder)                           2.183    42.489
$add~1179^ADD~202-14[1].cout[0] (adder)                          0.026    42.514
$add~1179^ADD~202-15[1].cin[0] (adder)                           2.183    44.697
$add~1179^ADD~202-15[1].cout[0] (adder)                          0.026    44.723
$add~1179^ADD~202-16[1].cin[0] (adder)                           2.183    46.906
$add~1179^ADD~202-16[1].cout[0] (adder)                          0.026    46.932
$add~1179^ADD~202-17[1].cin[0] (adder)                           2.183    49.115
$add~1179^ADD~202-17[1].cout[0] (adder)                          0.026    49.141
$add~1179^ADD~202-18[1].cin[0] (adder)                           2.183    51.324
$add~1179^ADD~202-18[1].cout[0] (adder)                          0.026    51.349
$add~1179^ADD~202-19[1].cin[0] (adder)                           2.183    53.533
$add~1179^ADD~202-19[1].cout[0] (adder)                          0.026    53.558
$add~1179^ADD~202-20[1].cin[0] (adder)                           2.183    55.741
$add~1179^ADD~202-20[1].cout[0] (adder)                          0.026    55.767
$add~1179^ADD~202-21[1].cin[0] (adder)                           2.183    57.950
$add~1179^ADD~202-21[1].cout[0] (adder)                          0.026    57.976
$add~1179^ADD~202-22[1].cin[0] (adder)                           2.183    60.159
$add~1179^ADD~202-22[1].cout[0] (adder)                          0.026    60.184
$add~1179^ADD~202-23[1].cin[0] (adder)                           2.183    62.368
$add~1179^ADD~202-23[1].cout[0] (adder)                          0.026    62.393
$add~1179^ADD~202-24[1].cin[0] (adder)                           2.183    64.576
$add~1179^ADD~202-24[1].cout[0] (adder)                          0.026    64.602
$add~1179^ADD~202-25[1].cin[0] (adder)                           2.183    66.785
$add~1179^ADD~202-25[1].cout[0] (adder)                          0.026    66.811
$add~1179^ADD~202-26[1].cin[0] (adder)                           2.183    68.994
$add~1179^ADD~202-26[1].cout[0] (adder)                          0.026    69.019
$add~1179^ADD~202-27[1].cin[0] (adder)                           2.183    71.203
$add~1179^ADD~202-27[1].cout[0] (adder)                          0.026    71.228
$add~1179^ADD~202-28[1].cin[0] (adder)                           2.183    73.411
$add~1179^ADD~202-28[1].cout[0] (adder)                          0.026    73.437
$add~1179^ADD~202-29[1].cin[0] (adder)                           2.183    75.620
$add~1179^ADD~202-29[1].cout[0] (adder)                          0.026    75.646
$add~1179^ADD~202-30[1].cin[0] (adder)                           2.183    77.829
$add~1179^ADD~202-30[1].cout[0] (adder)                          0.026    77.854
$add~1179^ADD~202-31[1].cin[0] (adder)                           2.183    80.038
$add~1179^ADD~202-31[1].sumout[0] (adder)                        0.035    80.073
li3753.in[0] (.names)                                            2.183    82.256
li3753.out[0] (.names)                                           0.132    82.388
lo3753.D[0] (.latch)                                             2.183    84.571
data arrival time                                                         84.571

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3753.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.407


#Path 60
Startpoint: lo0028.Q[0] (.latch clocked by clk)
Endpoint  : lo4839.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0028.clk[0] (.latch)                                           2.183     2.183
lo0028.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34702.in[0] (.names)                                        2.183     4.427
new_n34702.out[0] (.names)                                       0.132     4.558
new_n34701.in[4] (.names)                                        2.183     6.742
new_n34701.out[0] (.names)                                       0.153     6.895
new_n34700.in[4] (.names)                                        2.183     9.078
new_n34700.out[0] (.names)                                       0.153     9.231
$gt~674^Y~0.in[2] (.names)                                       2.183    11.415
$gt~674^Y~0.out[0] (.names)                                      0.153    11.568
$add~445^ADD~76-1[1].b[0] (adder)                                2.183    13.751
$add~445^ADD~76-1[1].cout[0] (adder)                             0.049    13.800
$add~445^ADD~76-2[1].cin[0] (adder)                              2.183    15.984
$add~445^ADD~76-2[1].cout[0] (adder)                             0.026    16.009
$add~445^ADD~76-3[1].cin[0] (adder)                              2.183    18.192
$add~445^ADD~76-3[1].cout[0] (adder)                             0.026    18.218
$add~445^ADD~76-4[1].cin[0] (adder)                              2.183    20.401
$add~445^ADD~76-4[1].cout[0] (adder)                             0.026    20.427
$add~445^ADD~76-5[1].cin[0] (adder)                              2.183    22.610
$add~445^ADD~76-5[1].cout[0] (adder)                             0.026    22.635
$add~445^ADD~76-6[1].cin[0] (adder)                              2.183    24.819
$add~445^ADD~76-6[1].cout[0] (adder)                             0.026    24.844
$add~445^ADD~76-7[1].cin[0] (adder)                              2.183    27.027
$add~445^ADD~76-7[1].cout[0] (adder)                             0.026    27.053
$add~445^ADD~76-8[1].cin[0] (adder)                              2.183    29.236
$add~445^ADD~76-8[1].cout[0] (adder)                             0.026    29.262
$add~445^ADD~76-9[1].cin[0] (adder)                              2.183    31.445
$add~445^ADD~76-9[1].cout[0] (adder)                             0.026    31.470
$add~445^ADD~76-10[1].cin[0] (adder)                             2.183    33.654
$add~445^ADD~76-10[1].cout[0] (adder)                            0.026    33.679
$add~445^ADD~76-11[1].cin[0] (adder)                             2.183    35.862
$add~445^ADD~76-11[1].cout[0] (adder)                            0.026    35.888
$add~445^ADD~76-12[1].cin[0] (adder)                             2.183    38.071
$add~445^ADD~76-12[1].cout[0] (adder)                            0.026    38.097
$add~445^ADD~76-13[1].cin[0] (adder)                             2.183    40.280
$add~445^ADD~76-13[1].cout[0] (adder)                            0.026    40.305
$add~445^ADD~76-14[1].cin[0] (adder)                             2.183    42.489
$add~445^ADD~76-14[1].cout[0] (adder)                            0.026    42.514
$add~445^ADD~76-15[1].cin[0] (adder)                             2.183    44.697
$add~445^ADD~76-15[1].cout[0] (adder)                            0.026    44.723
$add~445^ADD~76-16[1].cin[0] (adder)                             2.183    46.906
$add~445^ADD~76-16[1].cout[0] (adder)                            0.026    46.932
$add~445^ADD~76-17[1].cin[0] (adder)                             2.183    49.115
$add~445^ADD~76-17[1].cout[0] (adder)                            0.026    49.141
$add~445^ADD~76-18[1].cin[0] (adder)                             2.183    51.324
$add~445^ADD~76-18[1].cout[0] (adder)                            0.026    51.349
$add~445^ADD~76-19[1].cin[0] (adder)                             2.183    53.533
$add~445^ADD~76-19[1].cout[0] (adder)                            0.026    53.558
$add~445^ADD~76-20[1].cin[0] (adder)                             2.183    55.741
$add~445^ADD~76-20[1].cout[0] (adder)                            0.026    55.767
$add~445^ADD~76-21[1].cin[0] (adder)                             2.183    57.950
$add~445^ADD~76-21[1].cout[0] (adder)                            0.026    57.976
$add~445^ADD~76-22[1].cin[0] (adder)                             2.183    60.159
$add~445^ADD~76-22[1].cout[0] (adder)                            0.026    60.184
$add~445^ADD~76-23[1].cin[0] (adder)                             2.183    62.368
$add~445^ADD~76-23[1].cout[0] (adder)                            0.026    62.393
$add~445^ADD~76-24[1].cin[0] (adder)                             2.183    64.576
$add~445^ADD~76-24[1].cout[0] (adder)                            0.026    64.602
$add~445^ADD~76-25[1].cin[0] (adder)                             2.183    66.785
$add~445^ADD~76-25[1].cout[0] (adder)                            0.026    66.811
$add~445^ADD~76-26[1].cin[0] (adder)                             2.183    68.994
$add~445^ADD~76-26[1].cout[0] (adder)                            0.026    69.019
$add~445^ADD~76-27[1].cin[0] (adder)                             2.183    71.203
$add~445^ADD~76-27[1].cout[0] (adder)                            0.026    71.228
$add~445^ADD~76-28[1].cin[0] (adder)                             2.183    73.411
$add~445^ADD~76-28[1].cout[0] (adder)                            0.026    73.437
$add~445^ADD~76-29[1].cin[0] (adder)                             2.183    75.620
$add~445^ADD~76-29[1].cout[0] (adder)                            0.026    75.646
$add~445^ADD~76-30[1].cin[0] (adder)                             2.183    77.829
$add~445^ADD~76-30[1].cout[0] (adder)                            0.026    77.854
$add~445^ADD~76-31[1].cin[0] (adder)                             2.183    80.038
$add~445^ADD~76-31[1].sumout[0] (adder)                          0.035    80.073
li4839.in[0] (.names)                                            2.183    82.256
li4839.out[0] (.names)                                           0.132    82.388
lo4839.D[0] (.latch)                                             2.183    84.571
data arrival time                                                         84.571

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo4839.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.407


#Path 61
Startpoint: lo0520.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~369^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0520.clk[0] (.latch)                                           2.183     2.183
lo0520.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~370-1[0].b[0] (multiply)                                    2.183     4.427
$mul~370-1[0].out[0] (multiply)                                  2.140     6.567
$mul~370-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~370-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~370-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~370-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~370-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~370-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~370-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~370-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~370-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~370-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~370-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~370-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~370-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~370-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~370-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~370-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~370-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~370-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~370-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~370-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~370-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~370-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~370-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~370-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~370-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~370-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~370-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~370-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~370-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~370-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~370-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~370-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~370-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~370-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~370-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~370-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~370-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~370-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~370-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~370-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~370-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~370-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~370-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~370-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~370-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~370-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~370-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~370-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~370-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~370-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~370-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~370-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~370-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~370-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~370-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~370-add0-28[1].cout[0] (adder)                              0.026    68.436
$mul~370-add0-29[1].cin[0] (adder)                               2.183    70.619
$mul~370-add0-29[1].cout[0] (adder)                              0.026    70.645
$mul~370-add0-30[1].cin[0] (adder)                               2.183    72.828
$mul~370-add0-30[1].cout[0] (adder)                              0.026    72.853
$mul~370-add0-31[1].cin[0] (adder)                               2.183    75.036
$mul~370-add0-31[1].cout[0] (adder)                              0.026    75.062
$mul~370-add0-32[1].cin[0] (adder)                               2.183    77.245
$mul~370-add0-32[1].sumout[0] (adder)                            0.035    77.281
$mul~370-add1-32[1].a[0] (adder)                                 2.183    79.464
$mul~370-add1-32[1].sumout[0] (adder)                            0.069    79.533
n14942.in[1] (.names)                                            2.183    81.716
n14942.out[0] (.names)                                           0.132    81.848
$dffe~369^Q~58.D[0] (.latch)                                     2.183    84.031
data arrival time                                                         84.031

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~369^Q~58.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -78.866


#Path 62
Startpoint: lo4192.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1468^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo4192.clk[0] (.latch)                                           2.183     2.183
lo4192.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1469-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1469-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1469-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1469-add0-1[1].cout[0] (adder)                              0.049     8.799
$mul~1469-add0-2[1].cin[0] (adder)                               2.183    10.982
$mul~1469-add0-2[1].cout[0] (adder)                              0.026    11.008
$mul~1469-add0-3[1].cin[0] (adder)                               2.183    13.191
$mul~1469-add0-3[1].cout[0] (adder)                              0.026    13.217
$mul~1469-add0-4[1].cin[0] (adder)                               2.183    15.400
$mul~1469-add0-4[1].cout[0] (adder)                              0.026    15.426
$mul~1469-add0-5[1].cin[0] (adder)                               2.183    17.609
$mul~1469-add0-5[1].cout[0] (adder)                              0.026    17.634
$mul~1469-add0-6[1].cin[0] (adder)                               2.183    19.817
$mul~1469-add0-6[1].cout[0] (adder)                              0.026    19.843
$mul~1469-add0-7[1].cin[0] (adder)                               2.183    22.026
$mul~1469-add0-7[1].cout[0] (adder)                              0.026    22.052
$mul~1469-add0-8[1].cin[0] (adder)                               2.183    24.235
$mul~1469-add0-8[1].cout[0] (adder)                              0.026    24.261
$mul~1469-add0-9[1].cin[0] (adder)                               2.183    26.444
$mul~1469-add0-9[1].cout[0] (adder)                              0.026    26.469
$mul~1469-add0-10[1].cin[0] (adder)                              2.183    28.653
$mul~1469-add0-10[1].cout[0] (adder)                             0.026    28.678
$mul~1469-add0-11[1].cin[0] (adder)                              2.183    30.861
$mul~1469-add0-11[1].cout[0] (adder)                             0.026    30.887
$mul~1469-add0-12[1].cin[0] (adder)                              2.183    33.070
$mul~1469-add0-12[1].cout[0] (adder)                             0.026    33.096
$mul~1469-add0-13[1].cin[0] (adder)                              2.183    35.279
$mul~1469-add0-13[1].cout[0] (adder)                             0.026    35.304
$mul~1469-add0-14[1].cin[0] (adder)                              2.183    37.488
$mul~1469-add0-14[1].cout[0] (adder)                             0.026    37.513
$mul~1469-add0-15[1].cin[0] (adder)                              2.183    39.696
$mul~1469-add0-15[1].cout[0] (adder)                             0.026    39.722
$mul~1469-add0-16[1].cin[0] (adder)                              2.183    41.905
$mul~1469-add0-16[1].cout[0] (adder)                             0.026    41.931
$mul~1469-add0-17[1].cin[0] (adder)                              2.183    44.114
$mul~1469-add0-17[1].cout[0] (adder)                             0.026    44.139
$mul~1469-add0-18[1].cin[0] (adder)                              2.183    46.323
$mul~1469-add0-18[1].cout[0] (adder)                             0.026    46.348
$mul~1469-add0-19[1].cin[0] (adder)                              2.183    48.531
$mul~1469-add0-19[1].cout[0] (adder)                             0.026    48.557
$mul~1469-add0-20[1].cin[0] (adder)                              2.183    50.740
$mul~1469-add0-20[1].cout[0] (adder)                             0.026    50.766
$mul~1469-add0-21[1].cin[0] (adder)                              2.183    52.949
$mul~1469-add0-21[1].cout[0] (adder)                             0.026    52.974
$mul~1469-add0-22[1].cin[0] (adder)                              2.183    55.158
$mul~1469-add0-22[1].cout[0] (adder)                             0.026    55.183
$mul~1469-add0-23[1].cin[0] (adder)                              2.183    57.366
$mul~1469-add0-23[1].cout[0] (adder)                             0.026    57.392
$mul~1469-add0-24[1].cin[0] (adder)                              2.183    59.575
$mul~1469-add0-24[1].cout[0] (adder)                             0.026    59.601
$mul~1469-add0-25[1].cin[0] (adder)                              2.183    61.784
$mul~1469-add0-25[1].cout[0] (adder)                             0.026    61.809
$mul~1469-add0-26[1].cin[0] (adder)                              2.183    63.993
$mul~1469-add0-26[1].cout[0] (adder)                             0.026    64.018
$mul~1469-add0-27[1].cin[0] (adder)                              2.183    66.201
$mul~1469-add0-27[1].cout[0] (adder)                             0.026    66.227
$mul~1469-add0-28[1].cin[0] (adder)                              2.183    68.410
$mul~1469-add0-28[1].cout[0] (adder)                             0.026    68.436
$mul~1469-add0-29[1].cin[0] (adder)                              2.183    70.619
$mul~1469-add0-29[1].cout[0] (adder)                             0.026    70.645
$mul~1469-add0-30[1].cin[0] (adder)                              2.183    72.828
$mul~1469-add0-30[1].cout[0] (adder)                             0.026    72.853
$mul~1469-add0-31[1].cin[0] (adder)                              2.183    75.036
$mul~1469-add0-31[1].cout[0] (adder)                             0.026    75.062
$mul~1469-add0-32[1].cin[0] (adder)                              2.183    77.245
$mul~1469-add0-32[1].sumout[0] (adder)                           0.035    77.281
$mul~1469-add1-32[1].a[0] (adder)                                2.183    79.464
$mul~1469-add1-32[1].sumout[0] (adder)                           0.069    79.533
n33030.in[1] (.names)                                            2.183    81.716
n33030.out[0] (.names)                                           0.132    81.848
$dffe~1468^Q~58.D[0] (.latch)                                    2.183    84.031
data arrival time                                                         84.031

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1468^Q~58.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -78.866


#Path 63
Startpoint: lo1499.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~734^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1499.clk[0] (.latch)                                           2.183     2.183
lo1499.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~735-1[0].b[0] (multiply)                                    2.183     4.427
$mul~735-1[0].out[0] (multiply)                                  2.140     6.567
$mul~735-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~735-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~735-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~735-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~735-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~735-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~735-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~735-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~735-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~735-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~735-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~735-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~735-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~735-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~735-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~735-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~735-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~735-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~735-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~735-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~735-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~735-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~735-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~735-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~735-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~735-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~735-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~735-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~735-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~735-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~735-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~735-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~735-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~735-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~735-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~735-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~735-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~735-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~735-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~735-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~735-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~735-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~735-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~735-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~735-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~735-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~735-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~735-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~735-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~735-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~735-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~735-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~735-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~735-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~735-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~735-add0-28[1].cout[0] (adder)                              0.026    68.436
$mul~735-add0-29[1].cin[0] (adder)                               2.183    70.619
$mul~735-add0-29[1].cout[0] (adder)                              0.026    70.645
$mul~735-add0-30[1].cin[0] (adder)                               2.183    72.828
$mul~735-add0-30[1].cout[0] (adder)                              0.026    72.853
$mul~735-add0-31[1].cin[0] (adder)                               2.183    75.036
$mul~735-add0-31[1].cout[0] (adder)                              0.026    75.062
$mul~735-add0-32[1].cin[0] (adder)                               2.183    77.245
$mul~735-add0-32[1].sumout[0] (adder)                            0.035    77.281
$mul~735-add1-32[1].a[0] (adder)                                 2.183    79.464
$mul~735-add1-32[1].sumout[0] (adder)                            0.069    79.533
n18805.in[1] (.names)                                            2.183    81.716
n18805.out[0] (.names)                                           0.132    81.848
$dffe~734^Q~58.D[0] (.latch)                                     2.183    84.031
data arrival time                                                         84.031

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~734^Q~58.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -78.866


#Path 64
Startpoint: lo2798.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~1099^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2798.clk[0] (.latch)                                           2.183     2.183
lo2798.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~1100-1[0].b[0] (multiply)                                   2.183     4.427
$mul~1100-1[0].out[0] (multiply)                                 2.140     6.567
$mul~1100-add0-1[1].b[0] (adder)                                 2.183     8.750
$mul~1100-add0-1[1].cout[0] (adder)                              0.049     8.799
$mul~1100-add0-2[1].cin[0] (adder)                               2.183    10.982
$mul~1100-add0-2[1].cout[0] (adder)                              0.026    11.008
$mul~1100-add0-3[1].cin[0] (adder)                               2.183    13.191
$mul~1100-add0-3[1].cout[0] (adder)                              0.026    13.217
$mul~1100-add0-4[1].cin[0] (adder)                               2.183    15.400
$mul~1100-add0-4[1].cout[0] (adder)                              0.026    15.426
$mul~1100-add0-5[1].cin[0] (adder)                               2.183    17.609
$mul~1100-add0-5[1].cout[0] (adder)                              0.026    17.634
$mul~1100-add0-6[1].cin[0] (adder)                               2.183    19.817
$mul~1100-add0-6[1].cout[0] (adder)                              0.026    19.843
$mul~1100-add0-7[1].cin[0] (adder)                               2.183    22.026
$mul~1100-add0-7[1].cout[0] (adder)                              0.026    22.052
$mul~1100-add0-8[1].cin[0] (adder)                               2.183    24.235
$mul~1100-add0-8[1].cout[0] (adder)                              0.026    24.261
$mul~1100-add0-9[1].cin[0] (adder)                               2.183    26.444
$mul~1100-add0-9[1].cout[0] (adder)                              0.026    26.469
$mul~1100-add0-10[1].cin[0] (adder)                              2.183    28.653
$mul~1100-add0-10[1].cout[0] (adder)                             0.026    28.678
$mul~1100-add0-11[1].cin[0] (adder)                              2.183    30.861
$mul~1100-add0-11[1].cout[0] (adder)                             0.026    30.887
$mul~1100-add0-12[1].cin[0] (adder)                              2.183    33.070
$mul~1100-add0-12[1].cout[0] (adder)                             0.026    33.096
$mul~1100-add0-13[1].cin[0] (adder)                              2.183    35.279
$mul~1100-add0-13[1].cout[0] (adder)                             0.026    35.304
$mul~1100-add0-14[1].cin[0] (adder)                              2.183    37.488
$mul~1100-add0-14[1].cout[0] (adder)                             0.026    37.513
$mul~1100-add0-15[1].cin[0] (adder)                              2.183    39.696
$mul~1100-add0-15[1].cout[0] (adder)                             0.026    39.722
$mul~1100-add0-16[1].cin[0] (adder)                              2.183    41.905
$mul~1100-add0-16[1].cout[0] (adder)                             0.026    41.931
$mul~1100-add0-17[1].cin[0] (adder)                              2.183    44.114
$mul~1100-add0-17[1].cout[0] (adder)                             0.026    44.139
$mul~1100-add0-18[1].cin[0] (adder)                              2.183    46.323
$mul~1100-add0-18[1].cout[0] (adder)                             0.026    46.348
$mul~1100-add0-19[1].cin[0] (adder)                              2.183    48.531
$mul~1100-add0-19[1].cout[0] (adder)                             0.026    48.557
$mul~1100-add0-20[1].cin[0] (adder)                              2.183    50.740
$mul~1100-add0-20[1].cout[0] (adder)                             0.026    50.766
$mul~1100-add0-21[1].cin[0] (adder)                              2.183    52.949
$mul~1100-add0-21[1].cout[0] (adder)                             0.026    52.974
$mul~1100-add0-22[1].cin[0] (adder)                              2.183    55.158
$mul~1100-add0-22[1].cout[0] (adder)                             0.026    55.183
$mul~1100-add0-23[1].cin[0] (adder)                              2.183    57.366
$mul~1100-add0-23[1].cout[0] (adder)                             0.026    57.392
$mul~1100-add0-24[1].cin[0] (adder)                              2.183    59.575
$mul~1100-add0-24[1].cout[0] (adder)                             0.026    59.601
$mul~1100-add0-25[1].cin[0] (adder)                              2.183    61.784
$mul~1100-add0-25[1].cout[0] (adder)                             0.026    61.809
$mul~1100-add0-26[1].cin[0] (adder)                              2.183    63.993
$mul~1100-add0-26[1].cout[0] (adder)                             0.026    64.018
$mul~1100-add0-27[1].cin[0] (adder)                              2.183    66.201
$mul~1100-add0-27[1].cout[0] (adder)                             0.026    66.227
$mul~1100-add0-28[1].cin[0] (adder)                              2.183    68.410
$mul~1100-add0-28[1].cout[0] (adder)                             0.026    68.436
$mul~1100-add0-29[1].cin[0] (adder)                              2.183    70.619
$mul~1100-add0-29[1].cout[0] (adder)                             0.026    70.645
$mul~1100-add0-30[1].cin[0] (adder)                              2.183    72.828
$mul~1100-add0-30[1].cout[0] (adder)                             0.026    72.853
$mul~1100-add0-31[1].cin[0] (adder)                              2.183    75.036
$mul~1100-add0-31[1].cout[0] (adder)                             0.026    75.062
$mul~1100-add0-32[1].cin[0] (adder)                              2.183    77.245
$mul~1100-add0-32[1].sumout[0] (adder)                           0.035    77.281
$mul~1100-add1-32[1].a[0] (adder)                                2.183    79.464
$mul~1100-add1-32[1].sumout[0] (adder)                           0.069    79.533
n25585.in[1] (.names)                                            2.183    81.716
n25585.out[0] (.names)                                           0.132    81.848
$dffe~1099^Q~58.D[0] (.latch)                                    2.183    84.031
data arrival time                                                         84.031

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~1099^Q~58.clk[0] (.latch)                                  2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -78.866


#Path 65
Startpoint: lo2298.Q[0] (.latch clocked by clk)
Endpoint  : lo2291.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo2298.clk[0] (.latch)                                           2.183     2.183
lo2298.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34739.in[0] (.names)                                        2.183     4.427
new_n34739.out[0] (.names)                                       0.180     4.606
new_n34738.in[4] (.names)                                        2.183     6.790
new_n34738.out[0] (.names)                                       0.180     6.969
new_n34737.in[4] (.names)                                        2.183     9.152
new_n34737.out[0] (.names)                                       0.180     9.332
new_n34736.in[0] (.names)                                        2.183    11.515
new_n34736.out[0] (.names)                                       0.180    11.695
$lt~1041^Y~0.in[1] (.names)                                      2.183    13.878
$lt~1041^Y~0.out[0] (.names)                                     0.180    14.058
$add~801^ADD~137-1[1].a[0] (adder)                               2.183    16.241
$add~801^ADD~137-1[1].sumout[0] (adder)                          0.069    16.309
$sub~1089^MIN~136-1[1].a[0] (adder)                              2.183    18.493
$sub~1089^MIN~136-1[1].cout[0] (adder)                           0.049    18.542
$sub~1089^MIN~136-2[1].cin[0] (adder)                            2.183    20.725
$sub~1089^MIN~136-2[1].cout[0] (adder)                           0.026    20.751
$sub~1089^MIN~136-3[1].cin[0] (adder)                            2.183    22.934
$sub~1089^MIN~136-3[1].cout[0] (adder)                           0.026    22.959
$sub~1089^MIN~136-4[1].cin[0] (adder)                            2.183    25.143
$sub~1089^MIN~136-4[1].cout[0] (adder)                           0.026    25.168
$sub~1089^MIN~136-5[1].cin[0] (adder)                            2.183    27.351
$sub~1089^MIN~136-5[1].cout[0] (adder)                           0.026    27.377
$sub~1089^MIN~136-6[1].cin[0] (adder)                            2.183    29.560
$sub~1089^MIN~136-6[1].cout[0] (adder)                           0.026    29.586
$sub~1089^MIN~136-7[1].cin[0] (adder)                            2.183    31.769
$sub~1089^MIN~136-7[1].cout[0] (adder)                           0.026    31.795
$sub~1089^MIN~136-8[1].cin[0] (adder)                            2.183    33.978
$sub~1089^MIN~136-8[1].cout[0] (adder)                           0.026    34.003
$sub~1089^MIN~136-9[1].cin[0] (adder)                            2.183    36.187
$sub~1089^MIN~136-9[1].cout[0] (adder)                           0.026    36.212
$sub~1089^MIN~136-10[1].cin[0] (adder)                           2.183    38.395
$sub~1089^MIN~136-10[1].cout[0] (adder)                          0.026    38.421
$sub~1089^MIN~136-11[1].cin[0] (adder)                           2.183    40.604
$sub~1089^MIN~136-11[1].cout[0] (adder)                          0.026    40.630
$sub~1089^MIN~136-12[1].cin[0] (adder)                           2.183    42.813
$sub~1089^MIN~136-12[1].cout[0] (adder)                          0.026    42.838
$sub~1089^MIN~136-13[1].cin[0] (adder)                           2.183    45.022
$sub~1089^MIN~136-13[1].cout[0] (adder)                          0.026    45.047
$sub~1089^MIN~136-14[1].cin[0] (adder)                           2.183    47.230
$sub~1089^MIN~136-14[1].cout[0] (adder)                          0.026    47.256
$sub~1089^MIN~136-15[1].cin[0] (adder)                           2.183    49.439
$sub~1089^MIN~136-15[1].cout[0] (adder)                          0.026    49.465
$sub~1089^MIN~136-16[1].cin[0] (adder)                           2.183    51.648
$sub~1089^MIN~136-16[1].cout[0] (adder)                          0.026    51.673
$sub~1089^MIN~136-17[1].cin[0] (adder)                           2.183    53.857
$sub~1089^MIN~136-17[1].cout[0] (adder)                          0.026    53.882
$sub~1089^MIN~136-18[1].cin[0] (adder)                           2.183    56.065
$sub~1089^MIN~136-18[1].cout[0] (adder)                          0.026    56.091
$sub~1089^MIN~136-19[1].cin[0] (adder)                           2.183    58.274
$sub~1089^MIN~136-19[1].cout[0] (adder)                          0.026    58.300
$sub~1089^MIN~136-20[1].cin[0] (adder)                           2.183    60.483
$sub~1089^MIN~136-20[1].cout[0] (adder)                          0.026    60.508
$sub~1089^MIN~136-21[1].cin[0] (adder)                           2.183    62.692
$sub~1089^MIN~136-21[1].cout[0] (adder)                          0.026    62.717
$sub~1089^MIN~136-22[1].cin[0] (adder)                           2.183    64.900
$sub~1089^MIN~136-22[1].cout[0] (adder)                          0.026    64.926
$sub~1089^MIN~136-23[1].cin[0] (adder)                           2.183    67.109
$sub~1089^MIN~136-23[1].cout[0] (adder)                          0.026    67.135
$sub~1089^MIN~136-24[1].cin[0] (adder)                           2.183    69.318
$sub~1089^MIN~136-24[1].cout[0] (adder)                          0.026    69.343
$sub~1089^MIN~136-25[1].cin[0] (adder)                           2.183    71.527
$sub~1089^MIN~136-25[1].cout[0] (adder)                          0.026    71.552
$sub~1089^MIN~136-26[1].cin[0] (adder)                           2.183    73.735
$sub~1089^MIN~136-26[1].cout[0] (adder)                          0.026    73.761
$sub~1089^MIN~136-27[1].cin[0] (adder)                           2.183    75.944
$sub~1089^MIN~136-27[1].cout[0] (adder)                          0.026    75.970
$sub~1089^MIN~136-28[1].cin[0] (adder)                           2.183    78.153
$sub~1089^MIN~136-28[1].sumout[0] (adder)                        0.035    78.188
li2291.in[0] (.names)                                            2.183    80.372
li2291.out[0] (.names)                                           0.132    80.503
lo2291.D[0] (.latch)                                             2.183    82.687
data arrival time                                                         82.687

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo2291.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -82.687
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -77.522


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch clocked by clk)
Endpoint  : lo0552.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n34662.in[0] (.names)                                                                                                             2.183     4.427
new_n34662.out[0] (.names)                                                                                                            0.132     4.558
new_n34661_1.in[0] (.names)                                                                                                           2.183     6.742
new_n34661_1.out[0] (.names)                                                                                                          0.180     6.921
new_n34660_1.in[2] (.names)                                                                                                           2.183     9.104
new_n34660_1.out[0] (.names)                                                                                                          0.180     9.284
new_n34659.in[0] (.names)                                                                                                             2.183    11.467
new_n34659.out[0] (.names)                                                                                                            0.180    11.647
$lt~676^Y~0.in[1] (.names)                                                                                                            2.183    13.830
$lt~676^Y~0.out[0] (.names)                                                                                                           0.180    14.010
$add~436^ADD~74-1[1].a[0] (adder)                                                                                                     2.183    16.193
$add~436^ADD~74-1[1].sumout[0] (adder)                                                                                                0.069    16.262
$sub~724^MIN~73-1[1].a[0] (adder)                                                                                                     2.183    18.445
$sub~724^MIN~73-1[1].cout[0] (adder)                                                                                                  0.049    18.494
$sub~724^MIN~73-2[1].cin[0] (adder)                                                                                                   2.183    20.677
$sub~724^MIN~73-2[1].cout[0] (adder)                                                                                                  0.026    20.703
$sub~724^MIN~73-3[1].cin[0] (adder)                                                                                                   2.183    22.886
$sub~724^MIN~73-3[1].cout[0] (adder)                                                                                                  0.026    22.912
$sub~724^MIN~73-4[1].cin[0] (adder)                                                                                                   2.183    25.095
$sub~724^MIN~73-4[1].cout[0] (adder)                                                                                                  0.026    25.120
$sub~724^MIN~73-5[1].cin[0] (adder)                                                                                                   2.183    27.304
$sub~724^MIN~73-5[1].cout[0] (adder)                                                                                                  0.026    27.329
$sub~724^MIN~73-6[1].cin[0] (adder)                                                                                                   2.183    29.512
$sub~724^MIN~73-6[1].cout[0] (adder)                                                                                                  0.026    29.538
$sub~724^MIN~73-7[1].cin[0] (adder)                                                                                                   2.183    31.721
$sub~724^MIN~73-7[1].cout[0] (adder)                                                                                                  0.026    31.747
$sub~724^MIN~73-8[1].cin[0] (adder)                                                                                                   2.183    33.930
$sub~724^MIN~73-8[1].cout[0] (adder)                                                                                                  0.026    33.955
$sub~724^MIN~73-9[1].cin[0] (adder)                                                                                                   2.183    36.139
$sub~724^MIN~73-9[1].cout[0] (adder)                                                                                                  0.026    36.164
$sub~724^MIN~73-10[1].cin[0] (adder)                                                                                                  2.183    38.347
$sub~724^MIN~73-10[1].cout[0] (adder)                                                                                                 0.026    38.373
$sub~724^MIN~73-11[1].cin[0] (adder)                                                                                                  2.183    40.556
$sub~724^MIN~73-11[1].cout[0] (adder)                                                                                                 0.026    40.582
$sub~724^MIN~73-12[1].cin[0] (adder)                                                                                                  2.183    42.765
$sub~724^MIN~73-12[1].cout[0] (adder)                                                                                                 0.026    42.790
$sub~724^MIN~73-13[1].cin[0] (adder)                                                                                                  2.183    44.974
$sub~724^MIN~73-13[1].cout[0] (adder)                                                                                                 0.026    44.999
$sub~724^MIN~73-14[1].cin[0] (adder)                                                                                                  2.183    47.182
$sub~724^MIN~73-14[1].cout[0] (adder)                                                                                                 0.026    47.208
$sub~724^MIN~73-15[1].cin[0] (adder)                                                                                                  2.183    49.391
$sub~724^MIN~73-15[1].cout[0] (adder)                                                                                                 0.026    49.417
$sub~724^MIN~73-16[1].cin[0] (adder)                                                                                                  2.183    51.600
$sub~724^MIN~73-16[1].cout[0] (adder)                                                                                                 0.026    51.626
$sub~724^MIN~73-17[1].cin[0] (adder)                                                                                                  2.183    53.809
$sub~724^MIN~73-17[1].cout[0] (adder)                                                                                                 0.026    53.834
$sub~724^MIN~73-18[1].cin[0] (adder)                                                                                                  2.183    56.017
$sub~724^MIN~73-18[1].cout[0] (adder)                                                                                                 0.026    56.043
$sub~724^MIN~73-19[1].cin[0] (adder)                                                                                                  2.183    58.226
$sub~724^MIN~73-19[1].cout[0] (adder)                                                                                                 0.026    58.252
$sub~724^MIN~73-20[1].cin[0] (adder)                                                                                                  2.183    60.435
$sub~724^MIN~73-20[1].cout[0] (adder)                                                                                                 0.026    60.461
$sub~724^MIN~73-21[1].cin[0] (adder)                                                                                                  2.183    62.644
$sub~724^MIN~73-21[1].cout[0] (adder)                                                                                                 0.026    62.669
$sub~724^MIN~73-22[1].cin[0] (adder)                                                                                                  2.183    64.853
$sub~724^MIN~73-22[1].cout[0] (adder)                                                                                                 0.026    64.878
$sub~724^MIN~73-23[1].cin[0] (adder)                                                                                                  2.183    67.061
$sub~724^MIN~73-23[1].cout[0] (adder)                                                                                                 0.026    67.087
$sub~724^MIN~73-24[1].cin[0] (adder)                                                                                                  2.183    69.270
$sub~724^MIN~73-24[1].cout[0] (adder)                                                                                                 0.026    69.296
$sub~724^MIN~73-25[1].cin[0] (adder)                                                                                                  2.183    71.479
$sub~724^MIN~73-25[1].cout[0] (adder)                                                                                                 0.026    71.504
$sub~724^MIN~73-26[1].cin[0] (adder)                                                                                                  2.183    73.688
$sub~724^MIN~73-26[1].cout[0] (adder)                                                                                                 0.026    73.713
$sub~724^MIN~73-27[1].cin[0] (adder)                                                                                                  2.183    75.896
$sub~724^MIN~73-27[1].cout[0] (adder)                                                                                                 0.026    75.922
$sub~724^MIN~73-28[1].cin[0] (adder)                                                                                                  2.183    78.105
$sub~724^MIN~73-28[1].sumout[0] (adder)                                                                                               0.035    78.141
li0552.in[0] (.names)                                                                                                                 2.183    80.324
li0552.out[0] (.names)                                                                                                                0.132    80.455
lo0552.D[0] (.latch)                                                                                                                  2.183    82.639
data arrival time                                                                                                                              82.639

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0552.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -82.639
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -77.474


#Path 67
Startpoint: lo3691.Q[0] (.latch clocked by clk)
Endpoint  : lo3685.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo3691.clk[0] (.latch)                                           2.183     2.183
lo3691.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34800_1.in[0] (.names)                                      2.183     4.427
new_n34800_1.out[0] (.names)                                     0.132     4.558
new_n34799.in[0] (.names)                                        2.183     6.742
new_n34799.out[0] (.names)                                       0.180     6.921
new_n34798.in[3] (.names)                                        2.183     9.104
new_n34798.out[0] (.names)                                       0.180     9.284
new_n34797.in[0] (.names)                                        2.183    11.467
new_n34797.out[0] (.names)                                       0.180    11.647
$lt~1410^Y~0.in[0] (.names)                                      2.183    13.830
$lt~1410^Y~0.out[0] (.names)                                     0.180    14.010
$add~1170^ADD~200-1[1].a[0] (adder)                              2.183    16.193
$add~1170^ADD~200-1[1].sumout[0] (adder)                         0.069    16.262
$sub~1458^MIN~199-1[1].a[0] (adder)                              2.183    18.445
$sub~1458^MIN~199-1[1].cout[0] (adder)                           0.049    18.494
$sub~1458^MIN~199-2[1].cin[0] (adder)                            2.183    20.677
$sub~1458^MIN~199-2[1].cout[0] (adder)                           0.026    20.703
$sub~1458^MIN~199-3[1].cin[0] (adder)                            2.183    22.886
$sub~1458^MIN~199-3[1].cout[0] (adder)                           0.026    22.912
$sub~1458^MIN~199-4[1].cin[0] (adder)                            2.183    25.095
$sub~1458^MIN~199-4[1].cout[0] (adder)                           0.026    25.120
$sub~1458^MIN~199-5[1].cin[0] (adder)                            2.183    27.304
$sub~1458^MIN~199-5[1].cout[0] (adder)                           0.026    27.329
$sub~1458^MIN~199-6[1].cin[0] (adder)                            2.183    29.512
$sub~1458^MIN~199-6[1].cout[0] (adder)                           0.026    29.538
$sub~1458^MIN~199-7[1].cin[0] (adder)                            2.183    31.721
$sub~1458^MIN~199-7[1].cout[0] (adder)                           0.026    31.747
$sub~1458^MIN~199-8[1].cin[0] (adder)                            2.183    33.930
$sub~1458^MIN~199-8[1].cout[0] (adder)                           0.026    33.955
$sub~1458^MIN~199-9[1].cin[0] (adder)                            2.183    36.139
$sub~1458^MIN~199-9[1].cout[0] (adder)                           0.026    36.164
$sub~1458^MIN~199-10[1].cin[0] (adder)                           2.183    38.347
$sub~1458^MIN~199-10[1].cout[0] (adder)                          0.026    38.373
$sub~1458^MIN~199-11[1].cin[0] (adder)                           2.183    40.556
$sub~1458^MIN~199-11[1].cout[0] (adder)                          0.026    40.582
$sub~1458^MIN~199-12[1].cin[0] (adder)                           2.183    42.765
$sub~1458^MIN~199-12[1].cout[0] (adder)                          0.026    42.790
$sub~1458^MIN~199-13[1].cin[0] (adder)                           2.183    44.974
$sub~1458^MIN~199-13[1].cout[0] (adder)                          0.026    44.999
$sub~1458^MIN~199-14[1].cin[0] (adder)                           2.183    47.182
$sub~1458^MIN~199-14[1].cout[0] (adder)                          0.026    47.208
$sub~1458^MIN~199-15[1].cin[0] (adder)                           2.183    49.391
$sub~1458^MIN~199-15[1].cout[0] (adder)                          0.026    49.417
$sub~1458^MIN~199-16[1].cin[0] (adder)                           2.183    51.600
$sub~1458^MIN~199-16[1].cout[0] (adder)                          0.026    51.626
$sub~1458^MIN~199-17[1].cin[0] (adder)                           2.183    53.809
$sub~1458^MIN~199-17[1].cout[0] (adder)                          0.026    53.834
$sub~1458^MIN~199-18[1].cin[0] (adder)                           2.183    56.017
$sub~1458^MIN~199-18[1].cout[0] (adder)                          0.026    56.043
$sub~1458^MIN~199-19[1].cin[0] (adder)                           2.183    58.226
$sub~1458^MIN~199-19[1].cout[0] (adder)                          0.026    58.252
$sub~1458^MIN~199-20[1].cin[0] (adder)                           2.183    60.435
$sub~1458^MIN~199-20[1].cout[0] (adder)                          0.026    60.461
$sub~1458^MIN~199-21[1].cin[0] (adder)                           2.183    62.644
$sub~1458^MIN~199-21[1].cout[0] (adder)                          0.026    62.669
$sub~1458^MIN~199-22[1].cin[0] (adder)                           2.183    64.853
$sub~1458^MIN~199-22[1].cout[0] (adder)                          0.026    64.878
$sub~1458^MIN~199-23[1].cin[0] (adder)                           2.183    67.061
$sub~1458^MIN~199-23[1].cout[0] (adder)                          0.026    67.087
$sub~1458^MIN~199-24[1].cin[0] (adder)                           2.183    69.270
$sub~1458^MIN~199-24[1].cout[0] (adder)                          0.026    69.296
$sub~1458^MIN~199-25[1].cin[0] (adder)                           2.183    71.479
$sub~1458^MIN~199-25[1].cout[0] (adder)                          0.026    71.504
$sub~1458^MIN~199-26[1].cin[0] (adder)                           2.183    73.688
$sub~1458^MIN~199-26[1].cout[0] (adder)                          0.026    73.713
$sub~1458^MIN~199-27[1].cin[0] (adder)                           2.183    75.896
$sub~1458^MIN~199-27[1].cout[0] (adder)                          0.026    75.922
$sub~1458^MIN~199-28[1].cin[0] (adder)                           2.183    78.105
$sub~1458^MIN~199-28[1].sumout[0] (adder)                        0.035    78.141
li3685.in[0] (.names)                                            2.183    80.324
li3685.out[0] (.names)                                           0.132    80.455
lo3685.D[0] (.latch)                                             2.183    82.639
data arrival time                                                         82.639

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo3685.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -82.639
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -77.474


#Path 68
Startpoint: lo0972.Q[0] (.latch clocked by clk)
Endpoint  : lo0966.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0972.clk[0] (.latch)                                           2.183     2.183
lo0972.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n34566_1.in[0] (.names)                                      2.183     4.427
new_n34566_1.out[0] (.names)                                     0.180     4.606
new_n34565_1.in[0] (.names)                                      2.183     6.790
new_n34565_1.out[0] (.names)                                     0.180     6.969
new_n34564.in[0] (.names)                                        2.183     9.152
new_n34564.out[0] (.names)                                       0.180     9.332
new_n34563.in[0] (.names)                                        2.183    11.515
new_n34563.out[0] (.names)                                       0.153    11.668
$lt~311^Y~0.in[0] (.names)                                       2.183    13.852
$lt~311^Y~0.out[0] (.names)                                      0.132    13.983
$add~71^ADD~11-1[1].a[0] (adder)                                 2.183    16.167
$add~71^ADD~11-1[1].sumout[0] (adder)                            0.069    16.235
$sub~359^MIN~10-1[1].a[0] (adder)                                2.183    18.418
$sub~359^MIN~10-1[1].cout[0] (adder)                             0.049    18.468
$sub~359^MIN~10-2[1].cin[0] (adder)                              2.183    20.651
$sub~359^MIN~10-2[1].cout[0] (adder)                             0.026    20.677
$sub~359^MIN~10-3[1].cin[0] (adder)                              2.183    22.860
$sub~359^MIN~10-3[1].cout[0] (adder)                             0.026    22.885
$sub~359^MIN~10-4[1].cin[0] (adder)                              2.183    25.068
$sub~359^MIN~10-4[1].cout[0] (adder)                             0.026    25.094
$sub~359^MIN~10-5[1].cin[0] (adder)                              2.183    27.277
$sub~359^MIN~10-5[1].cout[0] (adder)                             0.026    27.303
$sub~359^MIN~10-6[1].cin[0] (adder)                              2.183    29.486
$sub~359^MIN~10-6[1].cout[0] (adder)                             0.026    29.512
$sub~359^MIN~10-7[1].cin[0] (adder)                              2.183    31.695
$sub~359^MIN~10-7[1].cout[0] (adder)                             0.026    31.720
$sub~359^MIN~10-8[1].cin[0] (adder)                              2.183    33.904
$sub~359^MIN~10-8[1].cout[0] (adder)                             0.026    33.929
$sub~359^MIN~10-9[1].cin[0] (adder)                              2.183    36.112
$sub~359^MIN~10-9[1].cout[0] (adder)                             0.026    36.138
$sub~359^MIN~10-10[1].cin[0] (adder)                             2.183    38.321
$sub~359^MIN~10-10[1].cout[0] (adder)                            0.026    38.347
$sub~359^MIN~10-11[1].cin[0] (adder)                             2.183    40.530
$sub~359^MIN~10-11[1].cout[0] (adder)                            0.026    40.555
$sub~359^MIN~10-12[1].cin[0] (adder)                             2.183    42.739
$sub~359^MIN~10-12[1].cout[0] (adder)                            0.026    42.764
$sub~359^MIN~10-13[1].cin[0] (adder)                             2.183    44.947
$sub~359^MIN~10-13[1].cout[0] (adder)                            0.026    44.973
$sub~359^MIN~10-14[1].cin[0] (adder)                             2.183    47.156
$sub~359^MIN~10-14[1].cout[0] (adder)                            0.026    47.182
$sub~359^MIN~10-15[1].cin[0] (adder)                             2.183    49.365
$sub~359^MIN~10-15[1].cout[0] (adder)                            0.026    49.390
$sub~359^MIN~10-16[1].cin[0] (adder)                             2.183    51.574
$sub~359^MIN~10-16[1].cout[0] (adder)                            0.026    51.599
$sub~359^MIN~10-17[1].cin[0] (adder)                             2.183    53.782
$sub~359^MIN~10-17[1].cout[0] (adder)                            0.026    53.808
$sub~359^MIN~10-18[1].cin[0] (adder)                             2.183    55.991
$sub~359^MIN~10-18[1].cout[0] (adder)                            0.026    56.017
$sub~359^MIN~10-19[1].cin[0] (adder)                             2.183    58.200
$sub~359^MIN~10-19[1].cout[0] (adder)                            0.026    58.225
$sub~359^MIN~10-20[1].cin[0] (adder)                             2.183    60.409
$sub~359^MIN~10-20[1].cout[0] (adder)                            0.026    60.434
$sub~359^MIN~10-21[1].cin[0] (adder)                             2.183    62.617
$sub~359^MIN~10-21[1].cout[0] (adder)                            0.026    62.643
$sub~359^MIN~10-22[1].cin[0] (adder)                             2.183    64.826
$sub~359^MIN~10-22[1].cout[0] (adder)                            0.026    64.852
$sub~359^MIN~10-23[1].cin[0] (adder)                             2.183    67.035
$sub~359^MIN~10-23[1].cout[0] (adder)                            0.026    67.061
$sub~359^MIN~10-24[1].cin[0] (adder)                             2.183    69.244
$sub~359^MIN~10-24[1].cout[0] (adder)                            0.026    69.269
$sub~359^MIN~10-25[1].cin[0] (adder)                             2.183    71.452
$sub~359^MIN~10-25[1].cout[0] (adder)                            0.026    71.478
$sub~359^MIN~10-26[1].cin[0] (adder)                             2.183    73.661
$sub~359^MIN~10-26[1].cout[0] (adder)                            0.026    73.687
$sub~359^MIN~10-27[1].cin[0] (adder)                             2.183    75.870
$sub~359^MIN~10-27[1].cout[0] (adder)                            0.026    75.896
$sub~359^MIN~10-28[1].cin[0] (adder)                             2.183    78.079
$sub~359^MIN~10-28[1].sumout[0] (adder)                          0.035    78.114
li0966.in[0] (.names)                                            2.183    80.297
li0966.out[0] (.names)                                           0.132    80.429
lo0966.D[0] (.latch)                                             2.183    82.612
data arrival time                                                         82.612

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0966.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -82.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -77.448


#Path 69
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3644.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3644.in[3] (.names)                                                                                                                    2.183    80.100
li3644.out[0] (.names)                                                                                                                   0.153    80.253
lo3644.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3644.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 70
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3626.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3626.in[3] (.names)                                                                                                                    2.183    80.100
li3626.out[0] (.names)                                                                                                                   0.153    80.253
lo3626.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3626.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 71
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3627.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3627.in[3] (.names)                                                                                                                    2.183    80.100
li3627.out[0] (.names)                                                                                                                   0.153    80.253
lo3627.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3627.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 72
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3628.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3628.in[3] (.names)                                                                                                                    2.183    80.100
li3628.out[0] (.names)                                                                                                                   0.153    80.253
lo3628.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3628.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 73
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3629.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3629.in[3] (.names)                                                                                                                    2.183    80.100
li3629.out[0] (.names)                                                                                                                   0.153    80.253
lo3629.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3629.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 74
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3630.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3630.in[3] (.names)                                                                                                                    2.183    80.100
li3630.out[0] (.names)                                                                                                                   0.153    80.253
lo3630.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3630.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 75
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3631.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3631.in[3] (.names)                                                                                                                    2.183    80.100
li3631.out[0] (.names)                                                                                                                   0.153    80.253
lo3631.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3631.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 76
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3632.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3632.in[3] (.names)                                                                                                                    2.183    80.100
li3632.out[0] (.names)                                                                                                                   0.153    80.253
lo3632.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3632.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 77
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3633.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3633.in[3] (.names)                                                                                                                    2.183    80.100
li3633.out[0] (.names)                                                                                                                   0.153    80.253
lo3633.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3633.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 78
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3634.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3634.in[3] (.names)                                                                                                                    2.183    80.100
li3634.out[0] (.names)                                                                                                                   0.153    80.253
lo3634.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3634.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 79
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3635.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3635.in[3] (.names)                                                                                                                    2.183    80.100
li3635.out[0] (.names)                                                                                                                   0.153    80.253
lo3635.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3635.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 80
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3636.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3636.in[3] (.names)                                                                                                                    2.183    80.100
li3636.out[0] (.names)                                                                                                                   0.153    80.253
lo3636.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3636.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 81
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3637.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3637.in[3] (.names)                                                                                                                    2.183    80.100
li3637.out[0] (.names)                                                                                                                   0.153    80.253
lo3637.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3637.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 82
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3648.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3648.in[3] (.names)                                                                                                                    2.183    80.100
li3648.out[0] (.names)                                                                                                                   0.153    80.253
lo3648.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3648.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 83
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3653.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3653.in[3] (.names)                                                                                                                    2.183    80.100
li3653.out[0] (.names)                                                                                                                   0.153    80.253
lo3653.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3653.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 84
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3654.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3654.in[3] (.names)                                                                                                                    2.183    80.100
li3654.out[0] (.names)                                                                                                                   0.153    80.253
lo3654.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3654.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 85
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3652.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3652.in[3] (.names)                                                                                                                    2.183    80.100
li3652.out[0] (.names)                                                                                                                   0.153    80.253
lo3652.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3652.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 86
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3655.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3655.in[3] (.names)                                                                                                                    2.183    80.100
li3655.out[0] (.names)                                                                                                                   0.153    80.253
lo3655.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3655.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 87
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3651.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3651.in[3] (.names)                                                                                                                    2.183    80.100
li3651.out[0] (.names)                                                                                                                   0.153    80.253
lo3651.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3651.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 88
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3656.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3656.in[1] (.names)                                                                                                                    2.183    80.100
li3656.out[0] (.names)                                                                                                                   0.153    80.253
lo3656.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3656.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 89
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3650.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3650.in[3] (.names)                                                                                                                    2.183    80.100
li3650.out[0] (.names)                                                                                                                   0.153    80.253
lo3650.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3650.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 90
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3657.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3657.in[1] (.names)                                                                                                                    2.183    80.100
li3657.out[0] (.names)                                                                                                                   0.153    80.253
lo3657.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3657.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 91
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3649.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3649.in[3] (.names)                                                                                                                    2.183    80.100
li3649.out[0] (.names)                                                                                                                   0.153    80.253
lo3649.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3649.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 92
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3647.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3647.in[3] (.names)                                                                                                                    2.183    80.100
li3647.out[0] (.names)                                                                                                                   0.153    80.253
lo3647.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3647.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 93
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3646.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3646.in[3] (.names)                                                                                                                    2.183    80.100
li3646.out[0] (.names)                                                                                                                   0.153    80.253
lo3646.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3646.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 94
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3645.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3645.in[3] (.names)                                                                                                                    2.183    80.100
li3645.out[0] (.names)                                                                                                                   0.153    80.253
lo3645.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3645.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 95
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3638.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3638.in[3] (.names)                                                                                                                    2.183    80.100
li3638.out[0] (.names)                                                                                                                   0.153    80.253
lo3638.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3638.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 96
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3643.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3643.in[3] (.names)                                                                                                                    2.183    80.100
li3643.out[0] (.names)                                                                                                                   0.153    80.253
lo3643.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3643.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 97
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3642.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3642.in[3] (.names)                                                                                                                    2.183    80.100
li3642.out[0] (.names)                                                                                                                   0.153    80.253
lo3642.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3642.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 98
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3641.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3641.in[3] (.names)                                                                                                                    2.183    80.100
li3641.out[0] (.names)                                                                                                                   0.153    80.253
lo3641.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3641.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 99
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3640.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3640.in[3] (.names)                                                                                                                    2.183    80.100
li3640.out[0] (.names)                                                                                                                   0.153    80.253
lo3640.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3640.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#Path 100
Startpoint: lo4197.Q[0] (.latch clocked by clk)
Endpoint  : lo3639.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo4197.clk[0] (.latch)                                                                                                                   2.183     2.183
lo4197.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29].sumout[0] (adder)                       0.035    68.540
new_n39159.in[5] (.names)                                                                                                                2.183    70.723
new_n39159.out[0] (.names)                                                                                                               0.180    70.903
new_n39158.in[4] (.names)                                                                                                                2.183    73.086
new_n39158.out[0] (.names)                                                                                                               0.153    73.239
new_n39157.in[4] (.names)                                                                                                                2.183    75.422
new_n39157.out[0] (.names)                                                                                                               0.180    75.602
new_n39156.in[0] (.names)                                                                                                                2.183    77.785
new_n39156.out[0] (.names)                                                                                                               0.132    77.917
li3639.in[3] (.names)                                                                                                                    2.183    80.100
li3639.out[0] (.names)                                                                                                                   0.153    80.253
lo3639.D[0] (.latch)                                                                                                                     2.183    82.437
data arrival time                                                                                                                                 82.437

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo3639.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.437
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -77.272


#End of timing report
