
---------- Begin Simulation Statistics ----------
final_tick                                 1018512000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27300                       # Simulator instruction rate (inst/s)
host_mem_usage                                2211548                       # Number of bytes of host memory used
host_op_rate                                    54491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.51                       # Real time elapsed on the host
host_tick_rate                              226010619                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      123018                       # Number of instructions simulated
sim_ops                                        245559                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001019                       # Number of seconds simulated
sim_ticks                                  1018512000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     92250                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    72328                       # number of cc regfile writes
system.cpu.committedInsts                      123018                       # Number of Instructions Simulated
system.cpu.committedOps                        245559                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.279382                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.279382                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    116132                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    99058                       # number of floating regfile writes
system.cpu.idleCycles                           38266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  508                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    18582                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.249918                       # Inst execution rate
system.cpu.iew.exec_refs                        55701                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      18452                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1532                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 35458                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                13                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                18711                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              255043                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 37249                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               199                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                254545                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2435                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    499                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2575                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          443                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             65                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    186523                       # num instructions consuming a value
system.cpu.iew.wb_count                        251672                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.782558                       # average fanout of values written-back
system.cpu.iew.wb_producers                    145965                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.247097                       # insts written-back per cycle
system.cpu.iew.wb_sent                         251804                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   231076                       # number of integer regfile reads
system.cpu.int_regfile_writes                  115174                       # number of integer regfile writes
system.cpu.ipc                               0.120782                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.120782                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               600      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                132216     51.90%     52.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     52.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.01%     52.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               32970     12.94%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  120      0.05%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.02%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.09%     65.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           16387      6.43%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               2      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          16388      6.43%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3255      1.28%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1581      0.62%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           34048     13.37%     93.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          16887      6.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 254744                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  117233                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              234450                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       115988                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             116515                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         155                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000608                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      84     54.19%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      5.81%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     32     20.65%     80.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    14      9.03%     89.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                11      7.10%     96.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      3.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 137066                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1255489                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       135684                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            148024                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     255041                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    254744                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            9478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                49                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        12090                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        980247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.259877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.681502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              810246     82.66%     82.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              118169     12.06%     94.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               28976      2.96%     97.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               16092      1.64%     99.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5062      0.52%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 741      0.08%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 480      0.05%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 334      0.03%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 147      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          980247                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.250114                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             16407                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16393                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                35458                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               18711                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   93904                       # number of misc regfile reads
system.cpu.numCycles                          1018513                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                   19605                       # Number of BP lookups
system.cpu.branchPred.condPredicted             18688                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               647                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                17736                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   17448                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.376184                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     205                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             264                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              258                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           87                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct        17223                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong          448                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect         8312                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect         9045                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong           28                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong          284                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit           18                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            1                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1           53                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2           58                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3           33                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4         8189                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            3                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0          132                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            8                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2           22                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3         8178                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts            9455                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               468                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       978706                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.250902                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.116635                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          890941     91.03%     91.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           34976      3.57%     94.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           33935      3.47%     98.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3             835      0.09%     98.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             601      0.06%     98.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             356      0.04%     98.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             149      0.02%     98.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             174      0.02%     98.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           16739      1.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       978706                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               123018                       # Number of instructions committed
system.cpu.commit.opsCommitted                 245559                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                       52317                       # Number of memory references committed
system.cpu.commit.loads                         34307                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18116                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     115853                       # Number of committed floating point instructions.
system.cpu.commit.integer                      179264                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          287      0.12%      0.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       126893     51.68%     51.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     51.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     51.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        32905     13.40%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.04%     65.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.02%     65.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          217      0.09%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd        16386      6.67%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        16384      6.67%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1482      0.60%     79.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1159      0.47%     79.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        32825     13.37%     93.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        16851      6.86%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       245559                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         16739                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                    62252                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                884579                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      3944                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 28973                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    499                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                17580                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   213                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 255675                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1087                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                       36326                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       18453                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            89                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1018512000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              51583                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         129631                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       19605                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              17659                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        927631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1424                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   58                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           262                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                      1923                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   510                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             980247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.263584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.296674                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   934790     95.36%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      172      0.02%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     8407      0.86%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      234      0.02%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     8647      0.88%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      234      0.02%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     8454      0.86%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      265      0.03%     98.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    19044      1.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               980247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.019249                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.127275                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        1970                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1018512000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          77                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1151                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  19                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    701                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1762                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   1018512000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    499                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    66647                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  825589                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            102                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     28442                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 58968                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 255385                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 49106                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1612                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4030                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              290799                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      537847                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   232606                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    116410                       # Number of floating rename lookups
system.cpu.rename.committedMaps                280105                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    10688                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       5                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    118101                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1216825                       # The number of ROB reads
system.cpu.rob.writes                          511588                       # The number of ROB writes
system.cpu.thread_0.numInsts                   123018                       # Number of Instructions committed
system.cpu.thread_0.numOps                     245559                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples      1923.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     37115.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000116252500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            75                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            75                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                92727                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1127                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        38050                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       18011                       # Number of write requests accepted
system.mem_ctrl.readBursts                      38050                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     18011                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     234                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                  16789                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        2.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.36                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    273                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     26                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  18858                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                  16970                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1923                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    29                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     7                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 16512                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1463                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    17556                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    17514                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     1719                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      412                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      175                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      116                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       80                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       41                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       30                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       23                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                      12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                      11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                      10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                      11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                      13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                      11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      74                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           75                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      503.720000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     450.609736                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     130.210076                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63               2      2.67%      2.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            1      1.33%      4.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            3      4.00%      8.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            1      1.33%      9.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            3      4.00%     13.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-575           63     84.00%     97.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::576-639            1      1.33%     98.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1088-1151            1      1.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             75                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           75                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.026667                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.025147                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.230940                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                74     98.67%     98.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1      1.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             75                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    14976                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   334589                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 77794                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     328.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      76.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                     1018505000                       # Total gap between requests
system.mem_ctrl.avgGap                       18167.80                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       123072                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       209764                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         5477                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 120835100.617371216416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 205951427.180043041706                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 5377452.597514805384                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1923                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        36127                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data        18011                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     55755500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    877702000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data  24570188250                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     28994.02                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     24294.90                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   1364176.79                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       122944                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       211517                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         334461                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       122944                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       122944                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        77794                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        77794                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1921                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        36127                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           38048                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data        18011                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total          18011                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     120709427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     207672565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         328381993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    120709427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    120709427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     76380052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         76380052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    120709427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    284052618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        404762045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 37816                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                 1202                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           666                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          4193                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          4395                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3          4418                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4          4380                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5          4169                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6          4451                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7          4248                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8          4136                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9          1191                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10          136                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          366                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          391                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13           34                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          259                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          383                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            24                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             1                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5           232                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6           256                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7           257                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8           244                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9            77                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            7                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11           52                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           52                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                224407500                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              189080000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           933457500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                  5934.19                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            24684.19                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                34848                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                1118                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             92.15                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            93.01                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         3040                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   820.252632                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   653.523335                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   352.007328                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          211      6.94%      6.94% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          245      8.06%     15.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          152      5.00%     20.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           52      1.71%     21.71% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           40      1.32%     23.03% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           66      2.17%     25.20% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           64      2.11%     27.30% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           20      0.66%     27.96% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2190     72.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         3040                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                2420224                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               76928                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              2376.235135                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                75.529792                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    19.15                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                18.56                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.59                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                92.18                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1018512000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         16600500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy          8800605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       220768800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy        4019400                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 79903200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy    454893630                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy      8040480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      793026615                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    778.612932                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     13848500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33800000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    970863500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          5190780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy          2736195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        49237440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy        2255040                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 79903200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy    179058090                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy    240323040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      558703785                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    548.549045                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    619741750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33800000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    364970250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1018512000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               38050                       # Transaction distribution
system.membus.trans_dist::ReadResp              38048                       # Transaction distribution
system.membus.trans_dist::WriteReq              18011                       # Transaction distribution
system.membus.trans_dist::WriteResp             18011                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port         3844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total         3844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port       108276                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       108276                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 112120                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       122944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       122944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port       289311                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       289311                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  412255                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             56061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   56061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               56061                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1018512000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            74072000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10201000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          102380247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
