// Seed: 2850947580
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1'b0;
  wire id_6;
  id_7(
      .id_0(1), .id_1(), .id_2(id_1)
  );
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1
    , id_3
);
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
endmodule
module module_2 (
    output wand  id_0,
    output tri0  id_1,
    output tri   id_2,
    output tri0  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    output tri0  id_6,
    output uwire id_7,
    input  wor   id_8,
    input  uwire id_9,
    output uwire id_10,
    input  tri   id_11,
    output tri1  id_12,
    input  uwire id_13,
    output tri0  id_14,
    output tri   id_15
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_17
  );
  wire id_18;
  xnor (id_1, id_4, id_13, id_11, id_9, id_17, id_5, id_8);
endmodule
