<profile>

<section name = "Vitis HLS Report for 'conv2_Pipeline_RELU6'" level="0">
<item name = "Date">Sat Nov  4 22:43:24 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.437 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">517, 517, 5.170 us, 5.170 us, 517, 517, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RELU">515, 515, 8, 2, 2, 255, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 160, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 14, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 170, -</column>
<column name="Register">-, -, 397, 128, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_3_2_32_1_1_U321">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln112_1_fu_238_p2">+, 0, 0, 24, 17, 9</column>
<column name="add_ln112_2_fu_205_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln112_fu_182_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln115_fu_192_p2">+, 0, 0, 17, 10, 10</column>
<column name="and_ln117_fu_304_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln112_1_fu_211_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="icmp_ln112_fu_176_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln117_1_fu_294_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln117_fu_288_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="or_ln117_fu_300_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln112_fu_217_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_bw">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_phi_urem432_load">9, 2, 8, 16</column>
<column name="bw_3_fu_76">9, 2, 8, 16</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0">14, 3, 10, 30</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0">14, 3, 32, 96</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0">14, 3, 10, 30</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0">14, 3, 32, 96</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0">14, 3, 10, 30</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0">14, 3, 32, 96</column>
<column name="phi_mul430_fu_72">9, 2, 17, 34</column>
<column name="phi_urem432_fu_68">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add15_1_i_reg_367">32, 0, 32, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="bw_3_fu_76">8, 0, 8, 0</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_reg_340">10, 0, 10, 0</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_reg_346">10, 0, 10, 0</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_reg_352">10, 0, 10, 0</column>
<column name="icmp_ln112_reg_336">1, 0, 1, 0</column>
<column name="icmp_ln117_1_reg_381">1, 0, 1, 0</column>
<column name="icmp_ln117_reg_376">1, 0, 1, 0</column>
<column name="phi_mul430_fu_72">17, 0, 17, 0</column>
<column name="phi_urem432_fu_68">8, 0, 8, 0</column>
<column name="tmp_7_reg_362">32, 0, 32, 0</column>
<column name="trunc_ln112_1_reg_358">2, 0, 2, 0</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_reg_340">64, 32, 10, 0</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_reg_346">64, 32, 10, 0</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_reg_352">64, 32, 10, 0</column>
<column name="trunc_ln112_1_reg_358">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1036_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1036_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1036_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1036_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1036_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1044_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1044_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1044_p_opcode">out, 5, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1044_p_dout0">in, 1, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="grp_fu_1044_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_RELU6, return value</column>
<column name="mul_ln115_1">in, 10, ap_none, mul_ln115_1, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0">out, 10, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0">out, 32, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1">out, 10, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1">in, 32, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0">out, 10, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0">out, 32, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1">out, 10, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1">in, 32, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0">out, 10, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0">out, 32, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1">out, 10, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1">in, 32, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
</table>
</item>
</section>
</profile>
