// Code generated by Icestudio 0.10-rc1

`default_nettype none

//---- Top entity
module main #(
 parameter v03c634 = 0,
 parameter v3d07ba = 0,
 parameter v1bb386 = 0,
 parameter v7cb1a2 = 16,
 parameter v5c5c4c = 5
) (
 input v9b2740,
 input v648743,
 input ve70767,
 input v890c48,
 input vcf2796,
 input v1d3838,
 input v9a0575,
 input v598a58,
 input v52f905,
 input v96fd5d,
 output [7:0] v9e7a13,
 output v0c4498,
 output v4b62fd,
 output v43023b,
 output v209930,
 output v6b7d2f,
 output v62e50f,
 output v83d981,
 output ve5e67b,
 output v961f42,
 output v897acd,
 output v6aa3f4,
 output ve5a1fc,
 output vbea8dc,
 output v674721,
 output v5ed42c,
 output vd8f8de,
 output vc6317a,
 output ve9b5c9,
 output vf75f4e,
 output v4dbfee,
 output v31f660
);
 localparam p18 = v7cb1a2;
 localparam p24 = v5c5c4c;
 localparam p27 = v5c5c4c;
 localparam p75 = v5c5c4c;
 localparam p76 = v5c5c4c;
 localparam p77 = v5c5c4c;
 localparam p78 = v5c5c4c;
 localparam p161 = v5c5c4c;
 localparam p162 = v5c5c4c;
 localparam p163 = v5c5c4c;
 localparam p164 = v5c5c4c;
 localparam p206 = v3d07ba;
 localparam p207 = v03c634;
 localparam p208 = v1bb386;
 wire [0:15] w0;
 wire [0:15] w1;
 wire [0:15] w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire [0:7] w17;
 wire w19;
 wire w20;
 wire w21;
 wire w22;
 wire w23;
 wire w25;
 wire w26;
 wire w28;
 wire w29;
 wire [0:15] w30;
 wire [0:15] w31;
 wire w32;
 wire w33;
 wire [0:15] w34;
 wire [0:15] w35;
 wire [0:15] w36;
 wire [0:15] w37;
 wire w38;
 wire w39;
 wire w40;
 wire [0:2] w41;
 wire [0:2] w42;
 wire w43;
 wire w44;
 wire w45;
 wire w46;
 wire w47;
 wire w48;
 wire w49;
 wire w50;
 wire w51;
 wire w52;
 wire w53;
 wire w54;
 wire [0:15] w55;
 wire [0:15] w56;
 wire w57;
 wire [0:15] w58;
 wire w59;
 wire [0:15] w60;
 wire w61;
 wire w62;
 wire w63;
 wire w64;
 wire w65;
 wire w66;
 wire [0:15] w67;
 wire [0:15] w68;
 wire w69;
 wire [0:15] w70;
 wire w71;
 wire [0:15] w72;
 wire w73;
 wire w74;
 wire [0:15] w79;
 wire [0:15] w80;
 wire [0:15] w81;
 wire [0:15] w82;
 wire w83;
 wire w84;
 wire w85;
 wire w86;
 wire w87;
 wire w88;
 wire w89;
 wire w90;
 wire w91;
 wire w92;
 wire w93;
 wire w94;
 wire w95;
 wire w96;
 wire w97;
 wire w98;
 wire w99;
 wire w100;
 wire w101;
 wire w102;
 wire [0:15] w103;
 wire w104;
 wire [0:15] w105;
 wire [0:15] w106;
 wire [0:15] w107;
 wire [0:15] w108;
 wire w109;
 wire [0:15] w110;
 wire [0:15] w111;
 wire [0:15] w112;
 wire [0:15] w113;
 wire [0:15] w114;
 wire [0:4] w115;
 wire w116;
 wire [0:15] w117;
 wire [0:15] w118;
 wire [0:15] w119;
 wire w120;
 wire w121;
 wire w122;
 wire w123;
 wire w124;
 wire w125;
 wire w126;
 wire w127;
 wire w128;
 wire w129;
 wire [0:7] w130;
 wire w131;
 wire w132;
 wire w133;
 wire w134;
 wire w135;
 wire w136;
 wire w137;
 wire w138;
 wire w139;
 wire [0:15] w140;
 wire [0:15] w141;
 wire w142;
 wire [0:15] w143;
 wire w144;
 wire [0:15] w145;
 wire w146;
 wire w147;
 wire w148;
 wire w149;
 wire w150;
 wire [0:15] w151;
 wire w152;
 wire [0:15] w153;
 wire w154;
 wire [0:15] w155;
 wire w156;
 wire [0:15] w157;
 wire w158;
 wire w159;
 wire w160;
 wire [0:15] w165;
 wire [0:15] w166;
 wire [0:15] w167;
 wire [0:15] w168;
 wire w169;
 wire w170;
 wire w171;
 wire w172;
 wire w173;
 wire w174;
 wire w175;
 wire w176;
 wire w177;
 wire w178;
 wire w179;
 wire w180;
 wire [0:15] w181;
 wire [0:15] w182;
 wire [0:15] w183;
 wire [0:15] w184;
 wire w185;
 wire w186;
 wire w187;
 wire w188;
 wire w189;
 wire w190;
 wire w191;
 wire w192;
 wire w193;
 wire w194;
 wire w195;
 wire w196;
 wire w197;
 wire w198;
 wire w199;
 wire w200;
 wire w201;
 wire w202;
 wire w203;
 wire w204;
 wire w205;
 wire w209;
 wire w210;
 wire w211;
 wire w212;
 wire w213;
 wire w214;
 wire w215;
 wire w216;
 wire w217;
 wire w218;
 wire w219;
 wire w220;
 wire w221;
 wire w222;
 wire w223;
 wire [0:15] w224;
 assign w6 = v890c48;
 assign w7 = ve70767;
 assign w8 = v648743;
 assign w12 = v52f905;
 assign w13 = v598a58;
 assign w14 = v96fd5d;
 assign v0c4498 = w22;
 assign v4b62fd = w23;
 assign v43023b = w25;
 assign v209930 = w26;
 assign v6b7d2f = w51;
 assign v62e50f = w52;
 assign v83d981 = w53;
 assign ve5e67b = w54;
 assign v961f42 = w63;
 assign v897acd = w64;
 assign v6aa3f4 = w65;
 assign ve5a1fc = w66;
 assign v9e7a13 = w130;
 assign w131 = v9b2740;
 assign w132 = v9b2740;
 assign w133 = v1d3838;
 assign w134 = vcf2796;
 assign w135 = v9a0575;
 assign vbea8dc = w136;
 assign v674721 = w137;
 assign v5ed42c = w138;
 assign vd8f8de = w139;
 assign vc6317a = w147;
 assign ve9b5c9 = w148;
 assign vf75f4e = w149;
 assign v4dbfee = w150;
 assign v31f660 = w160;
 assign w10 = w9;
 assign w11 = w9;
 assign w11 = w10;
 assign w20 = w19;
 assign w21 = w19;
 assign w21 = w20;
 assign w28 = w19;
 assign w28 = w20;
 assign w28 = w21;
 assign w37 = w36;
 assign w39 = w16;
 assign w40 = w3;
 assign w42 = w41;
 assign w43 = w16;
 assign w43 = w39;
 assign w44 = w16;
 assign w44 = w39;
 assign w44 = w43;
 assign w45 = w16;
 assign w45 = w39;
 assign w45 = w43;
 assign w45 = w44;
 assign w46 = w16;
 assign w46 = w39;
 assign w46 = w43;
 assign w46 = w44;
 assign w46 = w45;
 assign w47 = w3;
 assign w47 = w40;
 assign w48 = w3;
 assign w48 = w40;
 assign w48 = w47;
 assign w49 = w3;
 assign w49 = w40;
 assign w49 = w47;
 assign w49 = w48;
 assign w50 = w3;
 assign w50 = w40;
 assign w50 = w47;
 assign w50 = w48;
 assign w50 = w49;
 assign w79 = w36;
 assign w79 = w37;
 assign w80 = w36;
 assign w80 = w37;
 assign w80 = w79;
 assign w81 = w36;
 assign w81 = w37;
 assign w81 = w79;
 assign w81 = w80;
 assign w82 = w36;
 assign w82 = w37;
 assign w82 = w79;
 assign w82 = w80;
 assign w82 = w81;
 assign w83 = w19;
 assign w83 = w20;
 assign w83 = w21;
 assign w83 = w28;
 assign w84 = w19;
 assign w84 = w20;
 assign w84 = w21;
 assign w84 = w28;
 assign w84 = w83;
 assign w85 = w19;
 assign w85 = w20;
 assign w85 = w21;
 assign w85 = w28;
 assign w85 = w83;
 assign w85 = w84;
 assign w86 = w19;
 assign w86 = w20;
 assign w86 = w21;
 assign w86 = w28;
 assign w86 = w83;
 assign w86 = w84;
 assign w86 = w85;
 assign w87 = w16;
 assign w87 = w39;
 assign w87 = w43;
 assign w87 = w44;
 assign w87 = w45;
 assign w87 = w46;
 assign w88 = w16;
 assign w88 = w39;
 assign w88 = w43;
 assign w88 = w44;
 assign w88 = w45;
 assign w88 = w46;
 assign w88 = w87;
 assign w89 = w16;
 assign w89 = w39;
 assign w89 = w43;
 assign w89 = w44;
 assign w89 = w45;
 assign w89 = w46;
 assign w89 = w87;
 assign w89 = w88;
 assign w90 = w16;
 assign w90 = w39;
 assign w90 = w43;
 assign w90 = w44;
 assign w90 = w45;
 assign w90 = w46;
 assign w90 = w87;
 assign w90 = w88;
 assign w90 = w89;
 assign w91 = w16;
 assign w91 = w39;
 assign w91 = w43;
 assign w91 = w44;
 assign w91 = w45;
 assign w91 = w46;
 assign w91 = w87;
 assign w91 = w88;
 assign w91 = w89;
 assign w91 = w90;
 assign w92 = w16;
 assign w92 = w39;
 assign w92 = w43;
 assign w92 = w44;
 assign w92 = w45;
 assign w92 = w46;
 assign w92 = w87;
 assign w92 = w88;
 assign w92 = w89;
 assign w92 = w90;
 assign w92 = w91;
 assign w93 = w16;
 assign w93 = w39;
 assign w93 = w43;
 assign w93 = w44;
 assign w93 = w45;
 assign w93 = w46;
 assign w93 = w87;
 assign w93 = w88;
 assign w93 = w89;
 assign w93 = w90;
 assign w93 = w91;
 assign w93 = w92;
 assign w94 = w16;
 assign w94 = w39;
 assign w94 = w43;
 assign w94 = w44;
 assign w94 = w45;
 assign w94 = w46;
 assign w94 = w87;
 assign w94 = w88;
 assign w94 = w89;
 assign w94 = w90;
 assign w94 = w91;
 assign w94 = w92;
 assign w94 = w93;
 assign w95 = w3;
 assign w95 = w40;
 assign w95 = w47;
 assign w95 = w48;
 assign w95 = w49;
 assign w95 = w50;
 assign w96 = w3;
 assign w96 = w40;
 assign w96 = w47;
 assign w96 = w48;
 assign w96 = w49;
 assign w96 = w50;
 assign w96 = w95;
 assign w97 = w3;
 assign w97 = w40;
 assign w97 = w47;
 assign w97 = w48;
 assign w97 = w49;
 assign w97 = w50;
 assign w97 = w95;
 assign w97 = w96;
 assign w98 = w3;
 assign w98 = w40;
 assign w98 = w47;
 assign w98 = w48;
 assign w98 = w49;
 assign w98 = w50;
 assign w98 = w95;
 assign w98 = w96;
 assign w98 = w97;
 assign w99 = w3;
 assign w99 = w40;
 assign w99 = w47;
 assign w99 = w48;
 assign w99 = w49;
 assign w99 = w50;
 assign w99 = w95;
 assign w99 = w96;
 assign w99 = w97;
 assign w99 = w98;
 assign w100 = w3;
 assign w100 = w40;
 assign w100 = w47;
 assign w100 = w48;
 assign w100 = w49;
 assign w100 = w50;
 assign w100 = w95;
 assign w100 = w96;
 assign w100 = w97;
 assign w100 = w98;
 assign w100 = w99;
 assign w101 = w3;
 assign w101 = w40;
 assign w101 = w47;
 assign w101 = w48;
 assign w101 = w49;
 assign w101 = w50;
 assign w101 = w95;
 assign w101 = w96;
 assign w101 = w97;
 assign w101 = w98;
 assign w101 = w99;
 assign w101 = w100;
 assign w102 = w3;
 assign w102 = w40;
 assign w102 = w47;
 assign w102 = w48;
 assign w102 = w49;
 assign w102 = w50;
 assign w102 = w95;
 assign w102 = w96;
 assign w102 = w97;
 assign w102 = w98;
 assign w102 = w99;
 assign w102 = w100;
 assign w102 = w101;
 assign w104 = w19;
 assign w104 = w20;
 assign w104 = w21;
 assign w104 = w28;
 assign w104 = w83;
 assign w104 = w84;
 assign w104 = w85;
 assign w104 = w86;
 assign w109 = w19;
 assign w109 = w20;
 assign w109 = w21;
 assign w109 = w28;
 assign w109 = w83;
 assign w109 = w84;
 assign w109 = w85;
 assign w109 = w86;
 assign w109 = w104;
 assign w113 = w112;
 assign w114 = w112;
 assign w114 = w113;
 assign w117 = w112;
 assign w117 = w113;
 assign w117 = w114;
 assign w118 = w112;
 assign w118 = w113;
 assign w118 = w114;
 assign w118 = w117;
 assign w119 = w112;
 assign w119 = w113;
 assign w119 = w114;
 assign w119 = w117;
 assign w119 = w118;
 assign w128 = w16;
 assign w128 = w39;
 assign w128 = w43;
 assign w128 = w44;
 assign w128 = w45;
 assign w128 = w46;
 assign w128 = w87;
 assign w128 = w88;
 assign w128 = w89;
 assign w128 = w90;
 assign w128 = w91;
 assign w128 = w92;
 assign w128 = w93;
 assign w128 = w94;
 assign w129 = w3;
 assign w129 = w40;
 assign w129 = w47;
 assign w129 = w48;
 assign w129 = w49;
 assign w129 = w50;
 assign w129 = w95;
 assign w129 = w96;
 assign w129 = w97;
 assign w129 = w98;
 assign w129 = w99;
 assign w129 = w100;
 assign w129 = w101;
 assign w129 = w102;
 assign w132 = w131;
 assign w165 = w36;
 assign w165 = w37;
 assign w165 = w79;
 assign w165 = w80;
 assign w165 = w81;
 assign w165 = w82;
 assign w166 = w36;
 assign w166 = w37;
 assign w166 = w79;
 assign w166 = w80;
 assign w166 = w81;
 assign w166 = w82;
 assign w166 = w165;
 assign w167 = w36;
 assign w167 = w37;
 assign w167 = w79;
 assign w167 = w80;
 assign w167 = w81;
 assign w167 = w82;
 assign w167 = w165;
 assign w167 = w166;
 assign w168 = w36;
 assign w168 = w37;
 assign w168 = w79;
 assign w168 = w80;
 assign w168 = w81;
 assign w168 = w82;
 assign w168 = w165;
 assign w168 = w166;
 assign w168 = w167;
 assign w170 = w122;
 assign w171 = w123;
 assign w172 = w124;
 assign w173 = w125;
 assign w174 = w126;
 assign w175 = w127;
 assign w176 = w169;
 assign w178 = w177;
 assign w181 = w112;
 assign w181 = w113;
 assign w181 = w114;
 assign w181 = w117;
 assign w181 = w118;
 assign w181 = w119;
 assign w182 = w112;
 assign w182 = w113;
 assign w182 = w114;
 assign w182 = w117;
 assign w182 = w118;
 assign w182 = w119;
 assign w182 = w181;
 assign w183 = w112;
 assign w183 = w113;
 assign w183 = w114;
 assign w183 = w117;
 assign w183 = w118;
 assign w183 = w119;
 assign w183 = w181;
 assign w183 = w182;
 assign w184 = w112;
 assign w184 = w113;
 assign w184 = w114;
 assign w184 = w117;
 assign w184 = w118;
 assign w184 = w119;
 assign w184 = w181;
 assign w184 = w182;
 assign w184 = w183;
 assign w185 = w19;
 assign w185 = w20;
 assign w185 = w21;
 assign w185 = w28;
 assign w185 = w83;
 assign w185 = w84;
 assign w185 = w85;
 assign w185 = w86;
 assign w185 = w104;
 assign w185 = w109;
 assign w186 = w19;
 assign w186 = w20;
 assign w186 = w21;
 assign w186 = w28;
 assign w186 = w83;
 assign w186 = w84;
 assign w186 = w85;
 assign w186 = w86;
 assign w186 = w104;
 assign w186 = w109;
 assign w186 = w185;
 assign w187 = w19;
 assign w187 = w20;
 assign w187 = w21;
 assign w187 = w28;
 assign w187 = w83;
 assign w187 = w84;
 assign w187 = w85;
 assign w187 = w86;
 assign w187 = w104;
 assign w187 = w109;
 assign w187 = w185;
 assign w187 = w186;
 assign w188 = w19;
 assign w188 = w20;
 assign w188 = w21;
 assign w188 = w28;
 assign w188 = w83;
 assign w188 = w84;
 assign w188 = w85;
 assign w188 = w86;
 assign w188 = w104;
 assign w188 = w109;
 assign w188 = w185;
 assign w188 = w186;
 assign w188 = w187;
 assign w189 = w16;
 assign w189 = w39;
 assign w189 = w43;
 assign w189 = w44;
 assign w189 = w45;
 assign w189 = w46;
 assign w189 = w87;
 assign w189 = w88;
 assign w189 = w89;
 assign w189 = w90;
 assign w189 = w91;
 assign w189 = w92;
 assign w189 = w93;
 assign w189 = w94;
 assign w189 = w128;
 assign w190 = w16;
 assign w190 = w39;
 assign w190 = w43;
 assign w190 = w44;
 assign w190 = w45;
 assign w190 = w46;
 assign w190 = w87;
 assign w190 = w88;
 assign w190 = w89;
 assign w190 = w90;
 assign w190 = w91;
 assign w190 = w92;
 assign w190 = w93;
 assign w190 = w94;
 assign w190 = w128;
 assign w190 = w189;
 assign w191 = w16;
 assign w191 = w39;
 assign w191 = w43;
 assign w191 = w44;
 assign w191 = w45;
 assign w191 = w46;
 assign w191 = w87;
 assign w191 = w88;
 assign w191 = w89;
 assign w191 = w90;
 assign w191 = w91;
 assign w191 = w92;
 assign w191 = w93;
 assign w191 = w94;
 assign w191 = w128;
 assign w191 = w189;
 assign w191 = w190;
 assign w192 = w16;
 assign w192 = w39;
 assign w192 = w43;
 assign w192 = w44;
 assign w192 = w45;
 assign w192 = w46;
 assign w192 = w87;
 assign w192 = w88;
 assign w192 = w89;
 assign w192 = w90;
 assign w192 = w91;
 assign w192 = w92;
 assign w192 = w93;
 assign w192 = w94;
 assign w192 = w128;
 assign w192 = w189;
 assign w192 = w190;
 assign w192 = w191;
 assign w193 = w16;
 assign w193 = w39;
 assign w193 = w43;
 assign w193 = w44;
 assign w193 = w45;
 assign w193 = w46;
 assign w193 = w87;
 assign w193 = w88;
 assign w193 = w89;
 assign w193 = w90;
 assign w193 = w91;
 assign w193 = w92;
 assign w193 = w93;
 assign w193 = w94;
 assign w193 = w128;
 assign w193 = w189;
 assign w193 = w190;
 assign w193 = w191;
 assign w193 = w192;
 assign w194 = w16;
 assign w194 = w39;
 assign w194 = w43;
 assign w194 = w44;
 assign w194 = w45;
 assign w194 = w46;
 assign w194 = w87;
 assign w194 = w88;
 assign w194 = w89;
 assign w194 = w90;
 assign w194 = w91;
 assign w194 = w92;
 assign w194 = w93;
 assign w194 = w94;
 assign w194 = w128;
 assign w194 = w189;
 assign w194 = w190;
 assign w194 = w191;
 assign w194 = w192;
 assign w194 = w193;
 assign w195 = w16;
 assign w195 = w39;
 assign w195 = w43;
 assign w195 = w44;
 assign w195 = w45;
 assign w195 = w46;
 assign w195 = w87;
 assign w195 = w88;
 assign w195 = w89;
 assign w195 = w90;
 assign w195 = w91;
 assign w195 = w92;
 assign w195 = w93;
 assign w195 = w94;
 assign w195 = w128;
 assign w195 = w189;
 assign w195 = w190;
 assign w195 = w191;
 assign w195 = w192;
 assign w195 = w193;
 assign w195 = w194;
 assign w196 = w16;
 assign w196 = w39;
 assign w196 = w43;
 assign w196 = w44;
 assign w196 = w45;
 assign w196 = w46;
 assign w196 = w87;
 assign w196 = w88;
 assign w196 = w89;
 assign w196 = w90;
 assign w196 = w91;
 assign w196 = w92;
 assign w196 = w93;
 assign w196 = w94;
 assign w196 = w128;
 assign w196 = w189;
 assign w196 = w190;
 assign w196 = w191;
 assign w196 = w192;
 assign w196 = w193;
 assign w196 = w194;
 assign w196 = w195;
 assign w197 = w3;
 assign w197 = w40;
 assign w197 = w47;
 assign w197 = w48;
 assign w197 = w49;
 assign w197 = w50;
 assign w197 = w95;
 assign w197 = w96;
 assign w197 = w97;
 assign w197 = w98;
 assign w197 = w99;
 assign w197 = w100;
 assign w197 = w101;
 assign w197 = w102;
 assign w197 = w129;
 assign w198 = w3;
 assign w198 = w40;
 assign w198 = w47;
 assign w198 = w48;
 assign w198 = w49;
 assign w198 = w50;
 assign w198 = w95;
 assign w198 = w96;
 assign w198 = w97;
 assign w198 = w98;
 assign w198 = w99;
 assign w198 = w100;
 assign w198 = w101;
 assign w198 = w102;
 assign w198 = w129;
 assign w198 = w197;
 assign w199 = w3;
 assign w199 = w40;
 assign w199 = w47;
 assign w199 = w48;
 assign w199 = w49;
 assign w199 = w50;
 assign w199 = w95;
 assign w199 = w96;
 assign w199 = w97;
 assign w199 = w98;
 assign w199 = w99;
 assign w199 = w100;
 assign w199 = w101;
 assign w199 = w102;
 assign w199 = w129;
 assign w199 = w197;
 assign w199 = w198;
 assign w200 = w3;
 assign w200 = w40;
 assign w200 = w47;
 assign w200 = w48;
 assign w200 = w49;
 assign w200 = w50;
 assign w200 = w95;
 assign w200 = w96;
 assign w200 = w97;
 assign w200 = w98;
 assign w200 = w99;
 assign w200 = w100;
 assign w200 = w101;
 assign w200 = w102;
 assign w200 = w129;
 assign w200 = w197;
 assign w200 = w198;
 assign w200 = w199;
 assign w201 = w3;
 assign w201 = w40;
 assign w201 = w47;
 assign w201 = w48;
 assign w201 = w49;
 assign w201 = w50;
 assign w201 = w95;
 assign w201 = w96;
 assign w201 = w97;
 assign w201 = w98;
 assign w201 = w99;
 assign w201 = w100;
 assign w201 = w101;
 assign w201 = w102;
 assign w201 = w129;
 assign w201 = w197;
 assign w201 = w198;
 assign w201 = w199;
 assign w201 = w200;
 assign w202 = w3;
 assign w202 = w40;
 assign w202 = w47;
 assign w202 = w48;
 assign w202 = w49;
 assign w202 = w50;
 assign w202 = w95;
 assign w202 = w96;
 assign w202 = w97;
 assign w202 = w98;
 assign w202 = w99;
 assign w202 = w100;
 assign w202 = w101;
 assign w202 = w102;
 assign w202 = w129;
 assign w202 = w197;
 assign w202 = w198;
 assign w202 = w199;
 assign w202 = w200;
 assign w202 = w201;
 assign w203 = w3;
 assign w203 = w40;
 assign w203 = w47;
 assign w203 = w48;
 assign w203 = w49;
 assign w203 = w50;
 assign w203 = w95;
 assign w203 = w96;
 assign w203 = w97;
 assign w203 = w98;
 assign w203 = w99;
 assign w203 = w100;
 assign w203 = w101;
 assign w203 = w102;
 assign w203 = w129;
 assign w203 = w197;
 assign w203 = w198;
 assign w203 = w199;
 assign w203 = w200;
 assign w203 = w201;
 assign w203 = w202;
 assign w204 = w3;
 assign w204 = w40;
 assign w204 = w47;
 assign w204 = w48;
 assign w204 = w49;
 assign w204 = w50;
 assign w204 = w95;
 assign w204 = w96;
 assign w204 = w97;
 assign w204 = w98;
 assign w204 = w99;
 assign w204 = w100;
 assign w204 = w101;
 assign w204 = w102;
 assign w204 = w129;
 assign w204 = w197;
 assign w204 = w198;
 assign w204 = w199;
 assign w204 = w200;
 assign w204 = w201;
 assign w204 = w202;
 assign w204 = w203;
 assign w210 = w209;
 assign w211 = w209;
 assign w211 = w210;
 assign w212 = w209;
 assign w212 = w210;
 assign w212 = w211;
 assign w213 = w209;
 assign w213 = w210;
 assign w213 = w211;
 assign w213 = w212;
 assign w214 = w209;
 assign w214 = w210;
 assign w214 = w211;
 assign w214 = w212;
 assign w214 = w213;
 assign w215 = w209;
 assign w215 = w210;
 assign w215 = w211;
 assign w215 = w212;
 assign w215 = w213;
 assign w215 = w214;
 assign w216 = w209;
 assign w216 = w210;
 assign w216 = w211;
 assign w216 = w212;
 assign w216 = w213;
 assign w216 = w214;
 assign w216 = w215;
 assign w217 = w209;
 assign w217 = w210;
 assign w217 = w211;
 assign w217 = w212;
 assign w217 = w213;
 assign w217 = w214;
 assign w217 = w215;
 assign w217 = w216;
 assign w218 = w209;
 assign w218 = w210;
 assign w218 = w211;
 assign w218 = w212;
 assign w218 = w213;
 assign w218 = w214;
 assign w218 = w215;
 assign w218 = w216;
 assign w218 = w217;
 assign w219 = w209;
 assign w219 = w210;
 assign w219 = w211;
 assign w219 = w212;
 assign w219 = w213;
 assign w219 = w214;
 assign w219 = w215;
 assign w219 = w216;
 assign w219 = w217;
 assign w219 = w218;
 assign w220 = w209;
 assign w220 = w210;
 assign w220 = w211;
 assign w220 = w212;
 assign w220 = w213;
 assign w220 = w214;
 assign w220 = w215;
 assign w220 = w216;
 assign w220 = w217;
 assign w220 = w218;
 assign w220 = w219;
 assign w221 = w209;
 assign w221 = w210;
 assign w221 = w211;
 assign w221 = w212;
 assign w221 = w213;
 assign w221 = w214;
 assign w221 = w215;
 assign w221 = w216;
 assign w221 = w217;
 assign w221 = w218;
 assign w221 = w219;
 assign w221 = w220;
 assign w222 = w209;
 assign w222 = w210;
 assign w222 = w211;
 assign w222 = w212;
 assign w222 = w213;
 assign w222 = w214;
 assign w222 = w215;
 assign w222 = w216;
 assign w222 = w217;
 assign w222 = w218;
 assign w222 = w219;
 assign w222 = w220;
 assign w222 = w221;
 assign w223 = w209;
 assign w223 = w210;
 assign w223 = w211;
 assign w223 = w212;
 assign w223 = w213;
 assign w223 = w214;
 assign w223 = w215;
 assign w223 = w216;
 assign w223 = w217;
 assign w223 = w218;
 assign w223 = w219;
 assign w223 = w220;
 assign w223 = w221;
 assign w223 = w222;
 assign w224 = w103;
 v8dd0ad v3355b3 (
  .vcb13fe(w3),
  .v7c48af(w15),
  .vd2b237(w16),
  .ve13d67(w17),
  .v59ca29(w38)
 );
 v8e5461 ve05e1f (
  .v90f223(w0),
  .v093fb5(w1),
  .v261cbf(w4),
  .v563b03(w5),
  .vff4755(w11)
 );
 v481a07 v55373f (
  .v595263(w17),
  .v738343(w41),
  .v28d91b(w115)
 );
 v5d76b4 v10b640 (
  .v6f3084(w0),
  .vb371a1(w2),
  .v5e291c(w9),
  .ve0a1a7(w42)
 );
 v5d76b4 vc12c71 (
  .v6f3084(w1),
  .v5e291c(w10),
  .ve0a1a7(w41),
  .vb371a1(w107)
 );
 v1c0be6 v04378f (
  .v065c9e(w20),
  .ve5e35f(w103),
  .v7562a5(w108),
  .v42a45c(w111),
  .v907022(w212)
 );
 ve6303d v9f7021 (
  .v2bc797(w2),
  .vc0ae06(w103)
 );
 va20ec7 v2a61ab (
  .v805094(w19),
  .v6b8aa5(w105),
  .v420e72(w106),
  .v1b3dc0(w131)
 );
 v8b85ac v3bc504 (
  .v80f8c4(w3),
  .v6018d0(w12),
  .v67441f(w13),
  .v11c145(w14),
  .v1931f3(w15),
  .vdf1a51(w16),
  .v7d1720(w209)
 );
 v8b85ac v2f185c (
  .vdf1a51(w4),
  .v80f8c4(w5),
  .v11c145(w6),
  .v6018d0(w7),
  .v67441f(w8),
  .v1931f3(w9),
  .v7d1720(w210)
 );
 v2d0f3d #(
  .vf37482(p18)
 ) vb63380 (
  .v1eee64(w19),
  .v090026(w211)
 );
 vff5616 #(
  .vd799d8(p24)
 ) v021c31 (
  .v847527(w21),
  .v26b3dd(w22),
  .v14f384(w23),
  .vb6482d(w30),
  .v5e5de2(w31),
  .vc25ade(w36),
  .v372b8b(w112),
  .v7cd945(w122),
  .v381e78(w214)
 );
 vff5616 #(
  .vd799d8(p27)
 ) v0026e1 (
  .v26b3dd(w25),
  .v14f384(w26),
  .v847527(w28),
  .vb6482d(w34),
  .v5e5de2(w35),
  .vc25ade(w37),
  .v372b8b(w113),
  .v7cd945(w123),
  .v381e78(w215)
 );
 vf038cb ve58364 (
  .v9f30c9(w29),
  .v8687c5(w30),
  .vf5ed18(w43),
  .v118736(w47),
  .v830825(w120)
 );
 vf038cb va2115b (
  .v830825(w29),
  .v8687c5(w31),
  .v9f30c9(w33),
  .vf5ed18(w44),
  .v118736(w48)
 );
 vf038cb v7b90fd (
  .v9f30c9(w32),
  .v830825(w33),
  .v8687c5(w34),
  .vf5ed18(w45),
  .v118736(w49)
 );
 vf038cb v9236d4 (
  .v830825(w32),
  .v8687c5(w35),
  .vf5ed18(w46),
  .v118736(w50),
  .v9f30c9(w62)
 );
 vf038cb vc4d04a (
  .v8687c5(w36),
  .v830825(w38),
  .vf5ed18(w39),
  .v118736(w40),
  .v9f30c9(w121)
 );
 vff5616 #(
  .vd799d8(p75)
 ) v5db370 (
  .v26b3dd(w51),
  .v14f384(w52),
  .vb6482d(w55),
  .v5e5de2(w56),
  .vc25ade(w79),
  .v847527(w83),
  .v372b8b(w114),
  .v7cd945(w124),
  .v381e78(w216)
 );
 vff5616 #(
  .vd799d8(p76)
 ) v6b7dc5 (
  .v26b3dd(w53),
  .v14f384(w54),
  .vb6482d(w58),
  .v5e5de2(w60),
  .vc25ade(w80),
  .v847527(w84),
  .v372b8b(w117),
  .v7cd945(w125),
  .v381e78(w217)
 );
 vf038cb va554a8 (
  .v8687c5(w55),
  .v9f30c9(w57),
  .v830825(w62),
  .vf5ed18(w87),
  .v118736(w95)
 );
 vf038cb vc44d85 (
  .v8687c5(w56),
  .v830825(w57),
  .v9f30c9(w59),
  .vf5ed18(w88),
  .v118736(w96)
 );
 vf038cb va37826 (
  .v8687c5(w58),
  .v830825(w59),
  .v9f30c9(w61),
  .vf5ed18(w89),
  .v118736(w97)
 );
 vf038cb v166001 (
  .v8687c5(w60),
  .v830825(w61),
  .v9f30c9(w74),
  .vf5ed18(w90),
  .v118736(w98)
 );
 vff5616 #(
  .vd799d8(p77)
 ) vbbdca6 (
  .v26b3dd(w63),
  .v14f384(w64),
  .vb6482d(w67),
  .v5e5de2(w68),
  .vc25ade(w81),
  .v847527(w85),
  .v372b8b(w118),
  .v7cd945(w126),
  .v381e78(w218)
 );
 vff5616 #(
  .vd799d8(p78)
 ) v4f1bac (
  .v26b3dd(w65),
  .v14f384(w66),
  .vb6482d(w70),
  .v5e5de2(w72),
  .vc25ade(w82),
  .v847527(w86),
  .v372b8b(w119),
  .v7cd945(w127),
  .v381e78(w219)
 );
 vf038cb v9d4233 (
  .v8687c5(w67),
  .v9f30c9(w69),
  .v830825(w74),
  .vf5ed18(w91),
  .v118736(w99)
 );
 vf038cb v30ecdb (
  .v8687c5(w68),
  .v830825(w69),
  .v9f30c9(w71),
  .vf5ed18(w92),
  .v118736(w100)
 );
 vf038cb v9c1b7e (
  .v8687c5(w70),
  .v830825(w71),
  .v9f30c9(w73),
  .vf5ed18(w93),
  .v118736(w101)
 );
 vf038cb v66f06b (
  .v8687c5(w72),
  .v830825(w73),
  .vf5ed18(w94),
  .v118736(w102),
  .v9f30c9(w159)
 );
 v1f5ce5 v149508 (
  .v17f43d(w110),
  .v0792df(w111),
  .ve0f053(w112),
  .v2d3366(w116)
 );
 v7b4ed9 v320ae9 (
  .vd5b1e4(w104),
  .v9af46b(w105),
  .v19bb5a(w106),
  .v272e5a(w107),
  .ve1815d(w110),
  .v9ee61e(w213),
  .v0e7fc7(w224)
 );
 va765b6 vcaa5a4 (
  .v406d0e(w108),
  .v33ed73(w109),
  .v7d6c81(w132)
 );
 v7da3fd vda8e6b (
  .va69925(w115),
  .v1a0890(w116)
 );
 v34299b v16e8b4 (
  .vdcebd8(w120),
  .v89459d(w121),
  .va792e1(w122),
  .v34ff47(w123),
  .v632214(w124),
  .ve4898d(w125),
  .v0eb76e(w126),
  .vad048b(w127),
  .ve4fa43(w128),
  .va4205c(w129),
  .v0b97fd(w169),
  .vd61a23(w177),
  .v52b751(w179),
  .v23bd75(w180)
 );
 v7263b9 vcf49dd (
  .va191ad(w130),
  .v7fcaae(w170),
  .v858373(w171),
  .v21d803(w172),
  .ve5ee9d(w173),
  .v1b2099(w174),
  .v15c355(w175),
  .vf0dd0a(w176),
  .v737e15(w177)
 );
 v5cc6ec vad19f0 (
  .v381ebf(w133),
  .vb186da(w134),
  .v50d6c6(w135),
  .vc93bbe(w205)
 );
 vff5616 #(
  .vd799d8(p161)
 ) vf969e0 (
  .v26b3dd(w136),
  .v14f384(w137),
  .vb6482d(w140),
  .v5e5de2(w141),
  .vc25ade(w165),
  .v7cd945(w169),
  .v372b8b(w181),
  .v847527(w185),
  .v381e78(w220)
 );
 vff5616 #(
  .vd799d8(p162)
 ) v6e37ee (
  .v26b3dd(w138),
  .v14f384(w139),
  .vb6482d(w143),
  .v5e5de2(w145),
  .vc25ade(w166),
  .v7cd945(w178),
  .v372b8b(w182),
  .v847527(w186),
  .v381e78(w221)
 );
 vf038cb vac20e0 (
  .v8687c5(w140),
  .v9f30c9(w142),
  .v830825(w159),
  .vf5ed18(w189),
  .v118736(w197)
 );
 vf038cb v18b2f0 (
  .v8687c5(w141),
  .v830825(w142),
  .v9f30c9(w144),
  .vf5ed18(w190),
  .v118736(w198)
 );
 vf038cb v13dc4d (
  .v8687c5(w143),
  .v830825(w144),
  .v9f30c9(w146),
  .vf5ed18(w191),
  .v118736(w199)
 );
 vf038cb vf84d92 (
  .v8687c5(w145),
  .v830825(w146),
  .v9f30c9(w152),
  .vf5ed18(w192),
  .v118736(w200)
 );
 vff5616 #(
  .vd799d8(p163)
 ) v514a39 (
  .v26b3dd(w147),
  .v14f384(w148),
  .vb6482d(w151),
  .v5e5de2(w153),
  .vc25ade(w167),
  .v7cd945(w179),
  .v372b8b(w183),
  .v847527(w187),
  .v381e78(w222)
 );
 vff5616 #(
  .vd799d8(p164)
 ) vd59df7 (
  .v26b3dd(w149),
  .v14f384(w150),
  .vb6482d(w155),
  .v5e5de2(w157),
  .vc25ade(w168),
  .v7cd945(w180),
  .v372b8b(w184),
  .v847527(w188),
  .v381e78(w223)
 );
 vf038cb va5e60f (
  .v8687c5(w151),
  .v830825(w152),
  .v9f30c9(w154),
  .vf5ed18(w193),
  .v118736(w201)
 );
 vf038cb v15d7e3 (
  .v8687c5(w153),
  .v830825(w154),
  .v9f30c9(w156),
  .vf5ed18(w194),
  .v118736(w202)
 );
 vf038cb v591213 (
  .v8687c5(w155),
  .v830825(w156),
  .v9f30c9(w158),
  .vf5ed18(w195),
  .v118736(w203)
 );
 vf038cb v06d7a7 (
  .v8687c5(w157),
  .v830825(w158),
  .v9f30c9(w160),
  .vf5ed18(w196),
  .v118736(w204)
 );
 ve86bdb #(
  .vecb3d5(p206),
  .ve58c06(p207),
  .v204bed(p208)
 ) v456315 (
  .v8f72d0(w205),
  .v3ead5b(w209)
 );
endmodule

//---- Top entity
module v8dd0ad (
 input v7c48af,
 input vd2b237,
 input vcb13fe,
 output [7:0] ve13d67,
 output v59ca29
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire [0:7] w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 wire w18;
 wire w19;
 wire w20;
 wire w21;
 wire w22;
 wire w23;
 wire w24;
 wire w25;
 wire w26;
 wire w27;
 wire w28;
 wire w29;
 wire w30;
 wire w31;
 wire w32;
 wire w33;
 wire w34;
 wire w35;
 wire w36;
 wire w37;
 wire w38;
 wire w39;
 wire w40;
 wire w41;
 assign w0 = v7c48af;
 assign v59ca29 = w7;
 assign ve13d67 = w9;
 assign w26 = vcb13fe;
 assign w27 = vcb13fe;
 assign w28 = vcb13fe;
 assign w29 = vcb13fe;
 assign w30 = vcb13fe;
 assign w31 = vcb13fe;
 assign w32 = vcb13fe;
 assign w33 = vcb13fe;
 assign w34 = vd2b237;
 assign w35 = vd2b237;
 assign w36 = vd2b237;
 assign w37 = vd2b237;
 assign w38 = vd2b237;
 assign w39 = vd2b237;
 assign w40 = vd2b237;
 assign w41 = vd2b237;
 assign w11 = w1;
 assign w13 = w2;
 assign w15 = w3;
 assign w17 = w4;
 assign w19 = w5;
 assign w21 = w6;
 assign w23 = w8;
 assign w25 = w7;
 assign w27 = w26;
 assign w28 = w26;
 assign w28 = w27;
 assign w29 = w26;
 assign w29 = w27;
 assign w29 = w28;
 assign w30 = w26;
 assign w30 = w27;
 assign w30 = w28;
 assign w30 = w29;
 assign w31 = w26;
 assign w31 = w27;
 assign w31 = w28;
 assign w31 = w29;
 assign w31 = w30;
 assign w32 = w26;
 assign w32 = w27;
 assign w32 = w28;
 assign w32 = w29;
 assign w32 = w30;
 assign w32 = w31;
 assign w33 = w26;
 assign w33 = w27;
 assign w33 = w28;
 assign w33 = w29;
 assign w33 = w30;
 assign w33 = w31;
 assign w33 = w32;
 assign w35 = w34;
 assign w36 = w34;
 assign w36 = w35;
 assign w37 = w34;
 assign w37 = w35;
 assign w37 = w36;
 assign w38 = w34;
 assign w38 = w35;
 assign w38 = w36;
 assign w38 = w37;
 assign w39 = w34;
 assign w39 = w35;
 assign w39 = w36;
 assign w39 = w37;
 assign w39 = w38;
 assign w40 = w34;
 assign w40 = w35;
 assign w40 = w36;
 assign w40 = w37;
 assign w40 = w38;
 assign w40 = w39;
 assign w41 = w34;
 assign w41 = w35;
 assign w41 = w36;
 assign w41 = w37;
 assign w41 = w38;
 assign w41 = w39;
 assign w41 = w40;
 v70ff7f v7118be (
  .vef4cea(w0),
  .vc24d9f(w1),
  .vb55943(w34)
 );
 v70ff7f v7e5dd2 (
  .vef4cea(w1),
  .vc24d9f(w2),
  .vb55943(w35)
 );
 v70ff7f va39ac4 (
  .vef4cea(w2),
  .vc24d9f(w3),
  .vb55943(w36)
 );
 v70ff7f v9a8657 (
  .vef4cea(w3),
  .vc24d9f(w4),
  .vb55943(w37)
 );
 v70ff7f v789aba (
  .vef4cea(w4),
  .vc24d9f(w5),
  .vb55943(w38)
 );
 v70ff7f vfe039c (
  .vef4cea(w5),
  .vc24d9f(w6),
  .vb55943(w39)
 );
 v70ff7f vf5baf3 (
  .vef4cea(w6),
  .vc24d9f(w8),
  .vb55943(w40)
 );
 v70ff7f v8c3660 (
  .vc24d9f(w7),
  .vef4cea(w8),
  .vb55943(w41)
 );
 v8dd0ad_v5a7c2b v5a7c2b (
  .o(w9),
  .i7(w10),
  .i6(w12),
  .i5(w14),
  .i4(w16),
  .i3(w18),
  .i2(w20),
  .i1(w22),
  .i0(w24)
 );
 v70ff7f vef6c05 (
  .vc24d9f(w10),
  .vef4cea(w11),
  .vb55943(w26)
 );
 v70ff7f v55d1fc (
  .vc24d9f(w12),
  .vef4cea(w13),
  .vb55943(w27)
 );
 v70ff7f v1577a8 (
  .vc24d9f(w14),
  .vef4cea(w15),
  .vb55943(w28)
 );
 v70ff7f v0d429a (
  .vc24d9f(w16),
  .vef4cea(w17),
  .vb55943(w29)
 );
 v70ff7f vfb6e30 (
  .vc24d9f(w18),
  .vef4cea(w19),
  .vb55943(w30)
 );
 v70ff7f v237d53 (
  .vc24d9f(w20),
  .vef4cea(w21),
  .vb55943(w31)
 );
 v70ff7f v721ec3 (
  .vc24d9f(w22),
  .vef4cea(w23),
  .vb55943(w32)
 );
 v70ff7f v4339fe (
  .vc24d9f(w24),
  .vef4cea(w25),
  .vb55943(w33)
 );
endmodule


module v8dd0ad_v5a7c2b (
 input i7,
 input i6,
 input i5,
 input i4,
 input i3,
 input i2,
 input i1,
 input i0,
 output [7:0] o
);
 assign o = {i0, i1, i2, i3, i4, i5, i6, i7};
endmodule
//---- Top entity
module v70ff7f (
 input vb55943,
 input vef4cea,
 output vc24d9f
);
 wire w0;
 wire w1;
 wire w2;
 assign w0 = vef4cea;
 assign w1 = vb55943;
 assign vc24d9f = w2;
 v70ff7f_v526aa2 v526aa2 (
  .d(w0),
  .clk(w1),
  .q(w2)
 );
endmodule

//---------------------------------------------------
//-- Flip-flop D
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Delay flip-flop
//---------------------------------------------------

module v70ff7f_v526aa2 (
 input clk,
 input d,
 output q
);
 // D flip-flop
 
 reg q = 1'b0;
 
 always @(posedge clk)
 begin
   q <= d;
 end
 
 
endmodule
//---- Top entity
module v8e5461 (
 input vff4755,
 input v261cbf,
 input v563b03,
 output [15:0] v90f223,
 output [15:0] v093fb5
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 wire w18;
 wire w19;
 wire w20;
 wire w21;
 wire w22;
 wire w23;
 wire w24;
 wire w25;
 wire w26;
 wire w27;
 wire w28;
 wire w29;
 wire w30;
 wire w31;
 wire w32;
 wire w33;
 wire w34;
 wire w35;
 wire w36;
 wire w37;
 wire w38;
 wire w39;
 wire w40;
 wire w41;
 wire w42;
 wire w43;
 wire w44;
 wire w45;
 wire w46;
 wire w47;
 wire w48;
 wire w49;
 wire w50;
 wire w51;
 wire w52;
 wire w53;
 wire w54;
 wire w55;
 wire w56;
 wire w57;
 wire w58;
 wire w59;
 wire w60;
 wire w61;
 wire w62;
 wire w63;
 wire w64;
 wire w65;
 wire w66;
 wire [0:7] w67;
 wire [0:7] w68;
 wire w69;
 wire w70;
 wire w71;
 wire w72;
 wire w73;
 wire w74;
 wire w75;
 wire w76;
 wire w77;
 wire w78;
 wire w79;
 wire w80;
 wire w81;
 wire w82;
 wire w83;
 wire w84;
 wire w85;
 wire [0:7] w86;
 wire w87;
 wire [0:7] w88;
 wire w89;
 wire w90;
 wire w91;
 wire w92;
 wire w93;
 wire [0:15] w94;
 wire [0:7] w95;
 wire [0:7] w96;
 wire [0:15] w97;
 wire [0:7] w98;
 wire [0:7] w99;
 wire w100;
 assign w0 = vff4755;
 assign w1 = vff4755;
 assign w2 = vff4755;
 assign w4 = vff4755;
 assign w6 = vff4755;
 assign w8 = vff4755;
 assign w10 = vff4755;
 assign w12 = vff4755;
 assign w14 = vff4755;
 assign w16 = vff4755;
 assign w18 = vff4755;
 assign w20 = vff4755;
 assign w22 = vff4755;
 assign w24 = vff4755;
 assign w26 = vff4755;
 assign w28 = vff4755;
 assign w30 = vff4755;
 assign w32 = vff4755;
 assign w33 = vff4755;
 assign w34 = v563b03;
 assign w36 = vff4755;
 assign w38 = vff4755;
 assign w40 = vff4755;
 assign w42 = vff4755;
 assign w44 = vff4755;
 assign w46 = vff4755;
 assign w48 = vff4755;
 assign w50 = vff4755;
 assign w52 = vff4755;
 assign w54 = vff4755;
 assign w56 = vff4755;
 assign w58 = vff4755;
 assign w60 = vff4755;
 assign w63 = vff4755;
 assign w66 = v261cbf;
 assign w85 = vff4755;
 assign w87 = vff4755;
 assign w91 = vff4755;
 assign w93 = v261cbf;
 assign v90f223 = w94;
 assign v093fb5 = w97;
 assign w100 = vff4755;
 assign w1 = w0;
 assign w2 = w0;
 assign w2 = w1;
 assign w4 = w0;
 assign w4 = w1;
 assign w4 = w2;
 assign w6 = w0;
 assign w6 = w1;
 assign w6 = w2;
 assign w6 = w4;
 assign w8 = w0;
 assign w8 = w1;
 assign w8 = w2;
 assign w8 = w4;
 assign w8 = w6;
 assign w10 = w0;
 assign w10 = w1;
 assign w10 = w2;
 assign w10 = w4;
 assign w10 = w6;
 assign w10 = w8;
 assign w12 = w0;
 assign w12 = w1;
 assign w12 = w2;
 assign w12 = w4;
 assign w12 = w6;
 assign w12 = w8;
 assign w12 = w10;
 assign w14 = w0;
 assign w14 = w1;
 assign w14 = w2;
 assign w14 = w4;
 assign w14 = w6;
 assign w14 = w8;
 assign w14 = w10;
 assign w14 = w12;
 assign w16 = w0;
 assign w16 = w1;
 assign w16 = w2;
 assign w16 = w4;
 assign w16 = w6;
 assign w16 = w8;
 assign w16 = w10;
 assign w16 = w12;
 assign w16 = w14;
 assign w18 = w0;
 assign w18 = w1;
 assign w18 = w2;
 assign w18 = w4;
 assign w18 = w6;
 assign w18 = w8;
 assign w18 = w10;
 assign w18 = w12;
 assign w18 = w14;
 assign w18 = w16;
 assign w20 = w0;
 assign w20 = w1;
 assign w20 = w2;
 assign w20 = w4;
 assign w20 = w6;
 assign w20 = w8;
 assign w20 = w10;
 assign w20 = w12;
 assign w20 = w14;
 assign w20 = w16;
 assign w20 = w18;
 assign w22 = w0;
 assign w22 = w1;
 assign w22 = w2;
 assign w22 = w4;
 assign w22 = w6;
 assign w22 = w8;
 assign w22 = w10;
 assign w22 = w12;
 assign w22 = w14;
 assign w22 = w16;
 assign w22 = w18;
 assign w22 = w20;
 assign w24 = w0;
 assign w24 = w1;
 assign w24 = w2;
 assign w24 = w4;
 assign w24 = w6;
 assign w24 = w8;
 assign w24 = w10;
 assign w24 = w12;
 assign w24 = w14;
 assign w24 = w16;
 assign w24 = w18;
 assign w24 = w20;
 assign w24 = w22;
 assign w26 = w0;
 assign w26 = w1;
 assign w26 = w2;
 assign w26 = w4;
 assign w26 = w6;
 assign w26 = w8;
 assign w26 = w10;
 assign w26 = w12;
 assign w26 = w14;
 assign w26 = w16;
 assign w26 = w18;
 assign w26 = w20;
 assign w26 = w22;
 assign w26 = w24;
 assign w28 = w0;
 assign w28 = w1;
 assign w28 = w2;
 assign w28 = w4;
 assign w28 = w6;
 assign w28 = w8;
 assign w28 = w10;
 assign w28 = w12;
 assign w28 = w14;
 assign w28 = w16;
 assign w28 = w18;
 assign w28 = w20;
 assign w28 = w22;
 assign w28 = w24;
 assign w28 = w26;
 assign w30 = w0;
 assign w30 = w1;
 assign w30 = w2;
 assign w30 = w4;
 assign w30 = w6;
 assign w30 = w8;
 assign w30 = w10;
 assign w30 = w12;
 assign w30 = w14;
 assign w30 = w16;
 assign w30 = w18;
 assign w30 = w20;
 assign w30 = w22;
 assign w30 = w24;
 assign w30 = w26;
 assign w30 = w28;
 assign w32 = w0;
 assign w32 = w1;
 assign w32 = w2;
 assign w32 = w4;
 assign w32 = w6;
 assign w32 = w8;
 assign w32 = w10;
 assign w32 = w12;
 assign w32 = w14;
 assign w32 = w16;
 assign w32 = w18;
 assign w32 = w20;
 assign w32 = w22;
 assign w32 = w24;
 assign w32 = w26;
 assign w32 = w28;
 assign w32 = w30;
 assign w33 = w0;
 assign w33 = w1;
 assign w33 = w2;
 assign w33 = w4;
 assign w33 = w6;
 assign w33 = w8;
 assign w33 = w10;
 assign w33 = w12;
 assign w33 = w14;
 assign w33 = w16;
 assign w33 = w18;
 assign w33 = w20;
 assign w33 = w22;
 assign w33 = w24;
 assign w33 = w26;
 assign w33 = w28;
 assign w33 = w30;
 assign w33 = w32;
 assign w36 = w0;
 assign w36 = w1;
 assign w36 = w2;
 assign w36 = w4;
 assign w36 = w6;
 assign w36 = w8;
 assign w36 = w10;
 assign w36 = w12;
 assign w36 = w14;
 assign w36 = w16;
 assign w36 = w18;
 assign w36 = w20;
 assign w36 = w22;
 assign w36 = w24;
 assign w36 = w26;
 assign w36 = w28;
 assign w36 = w30;
 assign w36 = w32;
 assign w36 = w33;
 assign w38 = w0;
 assign w38 = w1;
 assign w38 = w2;
 assign w38 = w4;
 assign w38 = w6;
 assign w38 = w8;
 assign w38 = w10;
 assign w38 = w12;
 assign w38 = w14;
 assign w38 = w16;
 assign w38 = w18;
 assign w38 = w20;
 assign w38 = w22;
 assign w38 = w24;
 assign w38 = w26;
 assign w38 = w28;
 assign w38 = w30;
 assign w38 = w32;
 assign w38 = w33;
 assign w38 = w36;
 assign w40 = w0;
 assign w40 = w1;
 assign w40 = w2;
 assign w40 = w4;
 assign w40 = w6;
 assign w40 = w8;
 assign w40 = w10;
 assign w40 = w12;
 assign w40 = w14;
 assign w40 = w16;
 assign w40 = w18;
 assign w40 = w20;
 assign w40 = w22;
 assign w40 = w24;
 assign w40 = w26;
 assign w40 = w28;
 assign w40 = w30;
 assign w40 = w32;
 assign w40 = w33;
 assign w40 = w36;
 assign w40 = w38;
 assign w42 = w0;
 assign w42 = w1;
 assign w42 = w2;
 assign w42 = w4;
 assign w42 = w6;
 assign w42 = w8;
 assign w42 = w10;
 assign w42 = w12;
 assign w42 = w14;
 assign w42 = w16;
 assign w42 = w18;
 assign w42 = w20;
 assign w42 = w22;
 assign w42 = w24;
 assign w42 = w26;
 assign w42 = w28;
 assign w42 = w30;
 assign w42 = w32;
 assign w42 = w33;
 assign w42 = w36;
 assign w42 = w38;
 assign w42 = w40;
 assign w44 = w0;
 assign w44 = w1;
 assign w44 = w2;
 assign w44 = w4;
 assign w44 = w6;
 assign w44 = w8;
 assign w44 = w10;
 assign w44 = w12;
 assign w44 = w14;
 assign w44 = w16;
 assign w44 = w18;
 assign w44 = w20;
 assign w44 = w22;
 assign w44 = w24;
 assign w44 = w26;
 assign w44 = w28;
 assign w44 = w30;
 assign w44 = w32;
 assign w44 = w33;
 assign w44 = w36;
 assign w44 = w38;
 assign w44 = w40;
 assign w44 = w42;
 assign w46 = w0;
 assign w46 = w1;
 assign w46 = w2;
 assign w46 = w4;
 assign w46 = w6;
 assign w46 = w8;
 assign w46 = w10;
 assign w46 = w12;
 assign w46 = w14;
 assign w46 = w16;
 assign w46 = w18;
 assign w46 = w20;
 assign w46 = w22;
 assign w46 = w24;
 assign w46 = w26;
 assign w46 = w28;
 assign w46 = w30;
 assign w46 = w32;
 assign w46 = w33;
 assign w46 = w36;
 assign w46 = w38;
 assign w46 = w40;
 assign w46 = w42;
 assign w46 = w44;
 assign w48 = w0;
 assign w48 = w1;
 assign w48 = w2;
 assign w48 = w4;
 assign w48 = w6;
 assign w48 = w8;
 assign w48 = w10;
 assign w48 = w12;
 assign w48 = w14;
 assign w48 = w16;
 assign w48 = w18;
 assign w48 = w20;
 assign w48 = w22;
 assign w48 = w24;
 assign w48 = w26;
 assign w48 = w28;
 assign w48 = w30;
 assign w48 = w32;
 assign w48 = w33;
 assign w48 = w36;
 assign w48 = w38;
 assign w48 = w40;
 assign w48 = w42;
 assign w48 = w44;
 assign w48 = w46;
 assign w50 = w0;
 assign w50 = w1;
 assign w50 = w2;
 assign w50 = w4;
 assign w50 = w6;
 assign w50 = w8;
 assign w50 = w10;
 assign w50 = w12;
 assign w50 = w14;
 assign w50 = w16;
 assign w50 = w18;
 assign w50 = w20;
 assign w50 = w22;
 assign w50 = w24;
 assign w50 = w26;
 assign w50 = w28;
 assign w50 = w30;
 assign w50 = w32;
 assign w50 = w33;
 assign w50 = w36;
 assign w50 = w38;
 assign w50 = w40;
 assign w50 = w42;
 assign w50 = w44;
 assign w50 = w46;
 assign w50 = w48;
 assign w52 = w0;
 assign w52 = w1;
 assign w52 = w2;
 assign w52 = w4;
 assign w52 = w6;
 assign w52 = w8;
 assign w52 = w10;
 assign w52 = w12;
 assign w52 = w14;
 assign w52 = w16;
 assign w52 = w18;
 assign w52 = w20;
 assign w52 = w22;
 assign w52 = w24;
 assign w52 = w26;
 assign w52 = w28;
 assign w52 = w30;
 assign w52 = w32;
 assign w52 = w33;
 assign w52 = w36;
 assign w52 = w38;
 assign w52 = w40;
 assign w52 = w42;
 assign w52 = w44;
 assign w52 = w46;
 assign w52 = w48;
 assign w52 = w50;
 assign w54 = w0;
 assign w54 = w1;
 assign w54 = w2;
 assign w54 = w4;
 assign w54 = w6;
 assign w54 = w8;
 assign w54 = w10;
 assign w54 = w12;
 assign w54 = w14;
 assign w54 = w16;
 assign w54 = w18;
 assign w54 = w20;
 assign w54 = w22;
 assign w54 = w24;
 assign w54 = w26;
 assign w54 = w28;
 assign w54 = w30;
 assign w54 = w32;
 assign w54 = w33;
 assign w54 = w36;
 assign w54 = w38;
 assign w54 = w40;
 assign w54 = w42;
 assign w54 = w44;
 assign w54 = w46;
 assign w54 = w48;
 assign w54 = w50;
 assign w54 = w52;
 assign w56 = w0;
 assign w56 = w1;
 assign w56 = w2;
 assign w56 = w4;
 assign w56 = w6;
 assign w56 = w8;
 assign w56 = w10;
 assign w56 = w12;
 assign w56 = w14;
 assign w56 = w16;
 assign w56 = w18;
 assign w56 = w20;
 assign w56 = w22;
 assign w56 = w24;
 assign w56 = w26;
 assign w56 = w28;
 assign w56 = w30;
 assign w56 = w32;
 assign w56 = w33;
 assign w56 = w36;
 assign w56 = w38;
 assign w56 = w40;
 assign w56 = w42;
 assign w56 = w44;
 assign w56 = w46;
 assign w56 = w48;
 assign w56 = w50;
 assign w56 = w52;
 assign w56 = w54;
 assign w58 = w0;
 assign w58 = w1;
 assign w58 = w2;
 assign w58 = w4;
 assign w58 = w6;
 assign w58 = w8;
 assign w58 = w10;
 assign w58 = w12;
 assign w58 = w14;
 assign w58 = w16;
 assign w58 = w18;
 assign w58 = w20;
 assign w58 = w22;
 assign w58 = w24;
 assign w58 = w26;
 assign w58 = w28;
 assign w58 = w30;
 assign w58 = w32;
 assign w58 = w33;
 assign w58 = w36;
 assign w58 = w38;
 assign w58 = w40;
 assign w58 = w42;
 assign w58 = w44;
 assign w58 = w46;
 assign w58 = w48;
 assign w58 = w50;
 assign w58 = w52;
 assign w58 = w54;
 assign w58 = w56;
 assign w60 = w0;
 assign w60 = w1;
 assign w60 = w2;
 assign w60 = w4;
 assign w60 = w6;
 assign w60 = w8;
 assign w60 = w10;
 assign w60 = w12;
 assign w60 = w14;
 assign w60 = w16;
 assign w60 = w18;
 assign w60 = w20;
 assign w60 = w22;
 assign w60 = w24;
 assign w60 = w26;
 assign w60 = w28;
 assign w60 = w30;
 assign w60 = w32;
 assign w60 = w33;
 assign w60 = w36;
 assign w60 = w38;
 assign w60 = w40;
 assign w60 = w42;
 assign w60 = w44;
 assign w60 = w46;
 assign w60 = w48;
 assign w60 = w50;
 assign w60 = w52;
 assign w60 = w54;
 assign w60 = w56;
 assign w60 = w58;
 assign w63 = w0;
 assign w63 = w1;
 assign w63 = w2;
 assign w63 = w4;
 assign w63 = w6;
 assign w63 = w8;
 assign w63 = w10;
 assign w63 = w12;
 assign w63 = w14;
 assign w63 = w16;
 assign w63 = w18;
 assign w63 = w20;
 assign w63 = w22;
 assign w63 = w24;
 assign w63 = w26;
 assign w63 = w28;
 assign w63 = w30;
 assign w63 = w32;
 assign w63 = w33;
 assign w63 = w36;
 assign w63 = w38;
 assign w63 = w40;
 assign w63 = w42;
 assign w63 = w44;
 assign w63 = w46;
 assign w63 = w48;
 assign w63 = w50;
 assign w63 = w52;
 assign w63 = w54;
 assign w63 = w56;
 assign w63 = w58;
 assign w63 = w60;
 assign w65 = w64;
 assign w69 = w3;
 assign w70 = w5;
 assign w71 = w7;
 assign w72 = w9;
 assign w73 = w11;
 assign w74 = w13;
 assign w75 = w15;
 assign w76 = w17;
 assign w77 = w19;
 assign w78 = w21;
 assign w79 = w23;
 assign w80 = w25;
 assign w81 = w27;
 assign w82 = w29;
 assign w83 = w31;
 assign w85 = w0;
 assign w85 = w1;
 assign w85 = w2;
 assign w85 = w4;
 assign w85 = w6;
 assign w85 = w8;
 assign w85 = w10;
 assign w85 = w12;
 assign w85 = w14;
 assign w85 = w16;
 assign w85 = w18;
 assign w85 = w20;
 assign w85 = w22;
 assign w85 = w24;
 assign w85 = w26;
 assign w85 = w28;
 assign w85 = w30;
 assign w85 = w32;
 assign w85 = w33;
 assign w85 = w36;
 assign w85 = w38;
 assign w85 = w40;
 assign w85 = w42;
 assign w85 = w44;
 assign w85 = w46;
 assign w85 = w48;
 assign w85 = w50;
 assign w85 = w52;
 assign w85 = w54;
 assign w85 = w56;
 assign w85 = w58;
 assign w85 = w60;
 assign w85 = w63;
 assign w86 = w68;
 assign w87 = w0;
 assign w87 = w1;
 assign w87 = w2;
 assign w87 = w4;
 assign w87 = w6;
 assign w87 = w8;
 assign w87 = w10;
 assign w87 = w12;
 assign w87 = w14;
 assign w87 = w16;
 assign w87 = w18;
 assign w87 = w20;
 assign w87 = w22;
 assign w87 = w24;
 assign w87 = w26;
 assign w87 = w28;
 assign w87 = w30;
 assign w87 = w32;
 assign w87 = w33;
 assign w87 = w36;
 assign w87 = w38;
 assign w87 = w40;
 assign w87 = w42;
 assign w87 = w44;
 assign w87 = w46;
 assign w87 = w48;
 assign w87 = w50;
 assign w87 = w52;
 assign w87 = w54;
 assign w87 = w56;
 assign w87 = w58;
 assign w87 = w60;
 assign w87 = w63;
 assign w87 = w85;
 assign w88 = w67;
 assign w90 = w89;
 assign w91 = w0;
 assign w91 = w1;
 assign w91 = w2;
 assign w91 = w4;
 assign w91 = w6;
 assign w91 = w8;
 assign w91 = w10;
 assign w91 = w12;
 assign w91 = w14;
 assign w91 = w16;
 assign w91 = w18;
 assign w91 = w20;
 assign w91 = w22;
 assign w91 = w24;
 assign w91 = w26;
 assign w91 = w28;
 assign w91 = w30;
 assign w91 = w32;
 assign w91 = w33;
 assign w91 = w36;
 assign w91 = w38;
 assign w91 = w40;
 assign w91 = w42;
 assign w91 = w44;
 assign w91 = w46;
 assign w91 = w48;
 assign w91 = w50;
 assign w91 = w52;
 assign w91 = w54;
 assign w91 = w56;
 assign w91 = w58;
 assign w91 = w60;
 assign w91 = w63;
 assign w91 = w85;
 assign w91 = w87;
 assign w93 = w66;
 assign w100 = w0;
 assign w100 = w1;
 assign w100 = w2;
 assign w100 = w4;
 assign w100 = w6;
 assign w100 = w8;
 assign w100 = w10;
 assign w100 = w12;
 assign w100 = w14;
 assign w100 = w16;
 assign w100 = w18;
 assign w100 = w20;
 assign w100 = w22;
 assign w100 = w24;
 assign w100 = w26;
 assign w100 = w28;
 assign w100 = w30;
 assign w100 = w32;
 assign w100 = w33;
 assign w100 = w36;
 assign w100 = w38;
 assign w100 = w40;
 assign w100 = w42;
 assign w100 = w44;
 assign w100 = w46;
 assign w100 = w48;
 assign w100 = w50;
 assign w100 = w52;
 assign w100 = w54;
 assign w100 = w56;
 assign w100 = w58;
 assign w100 = w60;
 assign w100 = w63;
 assign w100 = w85;
 assign w100 = w87;
 assign w100 = w91;
 v102c6c v4a2cb1 (
  .v8f3c49(w0),
  .vf892a0(w64),
  .v0aa44d(w68),
  .v1384fd(w95)
 );
 v102c6c v1ecbbc (
  .v8f3c49(w1),
  .vf892a0(w65),
  .v0aa44d(w67),
  .v1384fd(w96)
 );
 v70ff7f vaf3cdc (
  .vb55943(w2),
  .vc24d9f(w3),
  .vef4cea(w61)
 );
 v70ff7f vbbc70c (
  .vef4cea(w3),
  .vb55943(w4),
  .vc24d9f(w5)
 );
 v70ff7f v81af44 (
  .vef4cea(w5),
  .vb55943(w6),
  .vc24d9f(w7)
 );
 v70ff7f v8debd2 (
  .vef4cea(w7),
  .vb55943(w8),
  .vc24d9f(w9)
 );
 v70ff7f vf82302 (
  .vef4cea(w9),
  .vb55943(w10),
  .vc24d9f(w11)
 );
 v70ff7f vb73d06 (
  .vef4cea(w11),
  .vb55943(w12),
  .vc24d9f(w13)
 );
 v70ff7f v4224f4 (
  .vef4cea(w13),
  .vb55943(w14),
  .vc24d9f(w15)
 );
 v70ff7f vfb6de4 (
  .vef4cea(w15),
  .vb55943(w16),
  .vc24d9f(w17)
 );
 v70ff7f vaf9a99 (
  .vef4cea(w17),
  .vb55943(w18),
  .vc24d9f(w19)
 );
 v70ff7f v5e9cd1 (
  .vef4cea(w19),
  .vb55943(w20),
  .vc24d9f(w21)
 );
 v70ff7f v6ae5a8 (
  .vef4cea(w21),
  .vb55943(w22),
  .vc24d9f(w23)
 );
 v70ff7f v7d7ec9 (
  .vef4cea(w23),
  .vb55943(w24),
  .vc24d9f(w25)
 );
 v70ff7f v4139d0 (
  .vef4cea(w25),
  .vb55943(w26),
  .vc24d9f(w27)
 );
 v70ff7f v36a2a1 (
  .vef4cea(w27),
  .vb55943(w28),
  .vc24d9f(w29)
 );
 v70ff7f vca0193 (
  .vef4cea(w29),
  .vb55943(w30),
  .vc24d9f(w31)
 );
 v70ff7f v9f4c9a (
  .vef4cea(w31),
  .vb55943(w32),
  .vc24d9f(w84)
 );
 v70ff7f v9e81b1 (
  .vb55943(w33),
  .vef4cea(w34),
  .vc24d9f(w35)
 );
 v70ff7f vaf1d11 (
  .vef4cea(w35),
  .vb55943(w36),
  .vc24d9f(w37)
 );
 v70ff7f v09cf87 (
  .vef4cea(w37),
  .vb55943(w38),
  .vc24d9f(w39)
 );
 v70ff7f vdce78b (
  .vef4cea(w39),
  .vb55943(w40),
  .vc24d9f(w41)
 );
 v70ff7f v423fad (
  .vef4cea(w41),
  .vb55943(w42),
  .vc24d9f(w43)
 );
 v70ff7f vcf208a (
  .vef4cea(w43),
  .vb55943(w44),
  .vc24d9f(w45)
 );
 v70ff7f va3061d (
  .vef4cea(w45),
  .vb55943(w46),
  .vc24d9f(w47)
 );
 v70ff7f vce00d7 (
  .vef4cea(w47),
  .vb55943(w48),
  .vc24d9f(w49)
 );
 v70ff7f vabc441 (
  .vef4cea(w49),
  .vb55943(w50),
  .vc24d9f(w51)
 );
 v70ff7f v720b82 (
  .vef4cea(w51),
  .vb55943(w52),
  .vc24d9f(w53)
 );
 v70ff7f v21446e (
  .vef4cea(w53),
  .vb55943(w54),
  .vc24d9f(w55)
 );
 v70ff7f v484e3c (
  .vef4cea(w55),
  .vb55943(w56),
  .vc24d9f(w57)
 );
 v70ff7f v712897 (
  .vef4cea(w57),
  .vb55943(w58),
  .vc24d9f(w59)
 );
 v70ff7f v7f7214 (
  .vef4cea(w59),
  .vb55943(w60),
  .vc24d9f(w62)
 );
 v70ff7f v5667e2 (
  .vc24d9f(w61),
  .vef4cea(w62),
  .vb55943(w63)
 );
 v8e2728 v08307d (
  .v2dffca(w64),
  .v10eedb(w66),
  .v0884a0(w100)
 );
 v8e5461_vefbd5a vefbd5a (
  .o0(w67),
  .o1(w68),
  .i07(w69),
  .i06(w70),
  .i05(w71),
  .i04(w72),
  .i03(w73),
  .i02(w74),
  .i01(w75),
  .i00(w76),
  .i17(w77),
  .i16(w78),
  .i15(w79),
  .i14(w80),
  .i13(w81),
  .i12(w82),
  .i11(w83),
  .i10(w84)
 );
 v102c6c vf16f08 (
  .v8f3c49(w85),
  .v0aa44d(w86),
  .vf892a0(w90),
  .v1384fd(w98)
 );
 v102c6c vd35b25 (
  .v8f3c49(w87),
  .v0aa44d(w88),
  .vf892a0(w89),
  .v1384fd(w99)
 );
 v8e2728 v38ab76 (
  .v2dffca(w89),
  .v0884a0(w91),
  .v10eedb(w92)
 );
 v96f098 vaf2012 (
  .vcbab45(w92),
  .v0e28cb(w93)
 );
 v1e224f v45a850 (
  .v4d4dee(w94),
  .v385b9c(w95),
  .vd34531(w96)
 );
 v1e224f v8b7d0e (
  .v4d4dee(w97),
  .v385b9c(w98),
  .vd34531(w99)
 );
endmodule


module v8e5461_vefbd5a (
 input i07,
 input i06,
 input i05,
 input i04,
 input i03,
 input i02,
 input i01,
 input i00,
 input i17,
 input i16,
 input i15,
 input i14,
 input i13,
 input i12,
 input i11,
 input i10,
 output [7:0] o0,
 output [7:0] o1
);
 assign o0 = {i00, i01, i02, i03, i04, i05, i06, i07};
 assign o1 = {i10, i11, i12, i13, i14, i15, i16, i17};
endmodule
//---- Top entity
module v102c6c (
 input v8f3c49,
 input [7:0] v0aa44d,
 input vf892a0,
 output [7:0] v1384fd
);
 wire [0:3] w0;
 wire [0:3] w1;
 wire [0:7] w2;
 wire [0:3] w3;
 wire [0:3] w4;
 wire w5;
 wire w6;
 wire [0:7] w7;
 wire w8;
 wire w9;
 assign v1384fd = w2;
 assign w5 = v8f3c49;
 assign w6 = v8f3c49;
 assign w7 = v0aa44d;
 assign w8 = vf892a0;
 assign w9 = vf892a0;
 assign w6 = w5;
 assign w9 = w8;
 v73403c v4d0daf (
  .v85accc(w0),
  .vf9119c(w1),
  .v595263(w7)
 );
 v0979b5 v54aa5e (
  .v55e55c(w0),
  .v30e9be(w4),
  .v8f3c49(w6),
  .vf892a0(w9)
 );
 v0979b5 vb07057 (
  .v55e55c(w1),
  .v30e9be(w3),
  .v8f3c49(w5),
  .vf892a0(w8)
 );
 v917222 v18a91f (
  .va191ad(w2),
  .v285646(w3),
  .v766044(w4)
 );
endmodule

//---------------------------------------------------
//-- 8-bits-reg-block
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 8-bits register (implemented with blocks)
//---------------------------------------------------
//---- Top entity
module v73403c (
 input [7:0] v595263,
 output [3:0] vf9119c,
 output [3:0] v85accc
);
 wire [0:3] w0;
 wire [0:3] w1;
 wire [0:7] w2;
 assign vf9119c = w0;
 assign v85accc = w1;
 assign w2 = v595263;
 v73403c_v9a2a06 v9a2a06 (
  .o1(w0),
  .o0(w1),
  .i(w2)
 );
endmodule

//---------------------------------------------------
//-- Separador-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Separador de bus de 8-bits en buses de 4 bits
//---------------------------------------------------

module v73403c_v9a2a06 (
 input [7:0] i,
 output [3:0] o1,
 output [3:0] o0
);
 assign o1 = i[7:4];
 assign o0 = i[3:0];
endmodule
//---- Top entity
module v0979b5 (
 input v8f3c49,
 input [3:0] v55e55c,
 input vf892a0,
 output [3:0] v30e9be
);
 wire [0:1] w0;
 wire [0:1] w1;
 wire [0:3] w2;
 wire [0:1] w3;
 wire [0:1] w4;
 wire w5;
 wire w6;
 wire [0:3] w7;
 wire w8;
 wire w9;
 assign v30e9be = w2;
 assign w5 = v8f3c49;
 assign w6 = v8f3c49;
 assign w7 = v55e55c;
 assign w8 = vf892a0;
 assign w9 = vf892a0;
 assign w6 = w5;
 assign w9 = w8;
 v393a4b vb56971 (
  .v568b8a(w1),
  .va484f0(w3),
  .v8f3c49(w5),
  .vf892a0(w8)
 );
 v393a4b vfb6620 (
  .v568b8a(w0),
  .va484f0(w4),
  .v8f3c49(w6),
  .vf892a0(w9)
 );
 v18cbcb v050cbf (
  .v735395(w0),
  .v0daf7d(w1),
  .v930b03(w7)
 );
 v91b7ac vccc664 (
  .v8b7d6a(w2),
  .v30c67a(w3),
  .vbf5c47(w4)
 );
endmodule

//---------------------------------------------------
//-- 4-bits-reg-block
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 4-bits register (implemented with blocks)
//---------------------------------------------------
//---- Top entity
module v393a4b (
 input v8f3c49,
 input [1:0] v568b8a,
 input vf892a0,
 output [1:0] va484f0
);
 wire w0;
 wire w1;
 wire [0:1] w2;
 wire w3;
 wire w4;
 wire w5;
 wire [0:1] w6;
 wire w7;
 wire w8;
 wire w9;
 assign va484f0 = w2;
 assign w4 = v8f3c49;
 assign w5 = v8f3c49;
 assign w6 = v568b8a;
 assign w8 = vf892a0;
 assign w9 = vf892a0;
 assign w5 = w4;
 assign w9 = w8;
 veb8492 v218580 (
  .v27dec4(w0),
  .v4642b6(w3),
  .ve4a668(w5),
  .vd793aa(w8)
 );
 veb8492 v7283b4 (
  .v27dec4(w1),
  .ve4a668(w4),
  .v4642b6(w7),
  .vd793aa(w9)
 );
 vfc9dac v963cd7 (
  .v3f8943(w0),
  .v64d863(w1),
  .v8b19dd(w6)
 );
 vd4bd04 vbb7dfe (
  .v67a3fc(w2),
  .vee8a83(w3),
  .v03aaf0(w7)
 );
endmodule

//---------------------------------------------------
//-- 2-bits-reg-block
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 2-bits register (implemented with blocks)
//---------------------------------------------------
//---- Top entity
module veb8492 (
 input ve4a668,
 input v27dec4,
 input vd793aa,
 output v4642b6
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 assign w1 = ve4a668;
 assign w2 = v27dec4;
 assign v4642b6 = w3;
 assign w5 = vd793aa;
 assign w4 = w3;
 v1c7dae v3d516d (
  .vf54559(w0),
  .va4102a(w1),
  .ve8318d(w3)
 );
 v5cc6ec v55cdb1 (
  .vc93bbe(w0),
  .vb186da(w2),
  .v381ebf(w4),
  .v50d6c6(w5)
 );
endmodule

//---------------------------------------------------
//-- 1-bit-reg-blocks
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 1-Bit register (Implemented with icestudio blocks)
//---------------------------------------------------
//---- Top entity
module v1c7dae #(
 parameter v71e305 = 0
) (
 input va4102a,
 input vf54559,
 output ve8318d
);
 localparam p2 = v71e305;
 wire w0;
 wire w1;
 wire w3;
 assign w0 = va4102a;
 assign ve8318d = w1;
 assign w3 = vf54559;
 v1c7dae_vb8adf8 #(
  .INI(p2)
 ) vb8adf8 (
  .clk(w0),
  .q(w1),
  .d(w3)
 );
endmodule

//---------------------------------------------------
//-- Biestable-D
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Biestable de datos (Tipo D). Cuando se recibe un tic por load se captura el dato
//---------------------------------------------------

module v1c7dae_vb8adf8 #(
 parameter INI = 0
) (
 input clk,
 input d,
 output q
);
 reg q = INI;
 always @(posedge clk)
   q <= d;
endmodule
//---- Top entity
module v5cc6ec (
 input vb186da,
 input v381ebf,
 input v50d6c6,
 output vc93bbe
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 assign w0 = v50d6c6;
 assign vc93bbe = w1;
 assign w2 = v381ebf;
 assign w3 = vb186da;
 v5cc6ec_ve4e0df ve4e0df (
  .sel(w0),
  .o(w1),
  .i0(w2),
  .i1(w3)
 );
endmodule

//---------------------------------------------------
//-- Mux 2 a 1
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Multiplexor de 2 a 1
//---------------------------------------------------

module v5cc6ec_ve4e0df (
 input i1,
 input i0,
 input sel,
 output o
);
 //-- Multiplexor de 2 a 1, 
 //-- de 8 bits
 
 reg _o;
 
 always @(*) begin
     case(sel)
         0: _o = i0;
         1: _o = i1;
         default: _o = i0;
     endcase
 end
 
 assign o = _o;
 
endmodule
//---- Top entity
module vfc9dac (
 input [1:0] v8b19dd,
 output v3f8943,
 output v64d863
);
 wire w0;
 wire w1;
 wire [0:1] w2;
 assign v3f8943 = w0;
 assign v64d863 = w1;
 assign w2 = v8b19dd;
 vfc9dac_v9a2a06 v9a2a06 (
  .o1(w0),
  .o0(w1),
  .i(w2)
 );
endmodule

//---------------------------------------------------
//-- Separador-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Separador de bus de 2-bits en dos cables
//---------------------------------------------------

module vfc9dac_v9a2a06 (
 input [1:0] i,
 output o1,
 output o0
);
 assign o1 = i[1];
 assign o0 = i[0];
endmodule
//---- Top entity
module vd4bd04 (
 input vee8a83,
 input v03aaf0,
 output [1:0] v67a3fc
);
 wire w0;
 wire w1;
 wire [0:1] w2;
 assign w0 = vee8a83;
 assign w1 = v03aaf0;
 assign v67a3fc = w2;
 vd4bd04_v9a2a06 v9a2a06 (
  .i1(w0),
  .i0(w1),
  .o(w2)
 );
endmodule

//---------------------------------------------------
//-- Agregador-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Agregador de 2 cables en un bus de 2-bits
//---------------------------------------------------

module vd4bd04_v9a2a06 (
 input i1,
 input i0,
 output [1:0] o
);
 assign o = {i1, i0};
 
endmodule
//---- Top entity
module v18cbcb (
 input [3:0] v930b03,
 output [1:0] v0daf7d,
 output [1:0] v735395
);
 wire [0:1] w0;
 wire [0:1] w1;
 wire [0:3] w2;
 assign v0daf7d = w0;
 assign v735395 = w1;
 assign w2 = v930b03;
 v18cbcb_v9a2a06 v9a2a06 (
  .o1(w0),
  .o0(w1),
  .i(w2)
 );
endmodule

//---------------------------------------------------
//-- Separador-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Separador de bus de 4-bits en buses de 2 bits
//---------------------------------------------------

module v18cbcb_v9a2a06 (
 input [3:0] i,
 output [1:0] o1,
 output [1:0] o0
);
 assign o1 = i[3:2];
 assign o0 = i[1:0];
endmodule
//---- Top entity
module v91b7ac (
 input [1:0] v30c67a,
 input [1:0] vbf5c47,
 output [3:0] v8b7d6a
);
 wire [0:1] w0;
 wire [0:1] w1;
 wire [0:3] w2;
 assign w0 = vbf5c47;
 assign w1 = v30c67a;
 assign v8b7d6a = w2;
 v91b7ac_v9a2a06 v9a2a06 (
  .i0(w0),
  .i1(w1),
  .o(w2)
 );
endmodule

//---------------------------------------------------
//-- Agregador-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Agregador de buses de 2-bits a bus de 4-bits
//---------------------------------------------------

module v91b7ac_v9a2a06 (
 input [1:0] i1,
 input [1:0] i0,
 output [3:0] o
);
 assign o = {i1, i0};
 
endmodule
//---- Top entity
module v917222 (
 input [3:0] v285646,
 input [3:0] v766044,
 output [7:0] va191ad
);
 wire [0:3] w0;
 wire [0:3] w1;
 wire [0:7] w2;
 assign w0 = v766044;
 assign w1 = v285646;
 assign va191ad = w2;
 v917222_v9a2a06 v9a2a06 (
  .i0(w0),
  .i1(w1),
  .o(w2)
 );
endmodule

//---------------------------------------------------
//-- Agregador-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Agregador de 2 buses de 4-bits a bus de 8-bits
//---------------------------------------------------

module v917222_v9a2a06 (
 input [3:0] i1,
 input [3:0] i0,
 output [7:0] o
);
 assign o = {i1, i0};
 
endmodule
//---- Top entity
module v8e2728 (
 input v0884a0,
 input v10eedb,
 output v2dffca
);
 wire w0;
 wire w1;
 wire w2;
 assign w0 = v10eedb;
 assign v2dffca = w1;
 assign w2 = v0884a0;
 v8e2728_v115ffb v115ffb (
  .i(w0),
  .o(w1),
  .clk(w2)
 );
endmodule

//---------------------------------------------------
//-- Subida
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Detector de flanco de subida. Emite un tic cuando detecta un flanco ascendente
//---------------------------------------------------

module v8e2728_v115ffb (
 input clk,
 input i,
 output o
);
 reg q = 0;
 
 always @(posedge clk)
   q <= i;
   
 assign o = (~q & i);  
endmodule
//---- Top entity
module v96f098 (
 input v0e28cb,
 output vcbab45
);
 wire w0;
 wire w1;
 assign w0 = v0e28cb;
 assign vcbab45 = w1;
 v96f098_vd54ca1 vd54ca1 (
  .a(w0),
  .c(w1)
 );
endmodule

//---------------------------------------------------
//-- NOT
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- NOT logic gate
//---------------------------------------------------

module v96f098_vd54ca1 (
 input a,
 output c
);
 // NOT logic gate
 
 assign c = ~ a;
endmodule
//---- Top entity
module v1e224f (
 input [7:0] v385b9c,
 input [7:0] vd34531,
 output [15:0] v4d4dee
);
 wire [0:7] w0;
 wire [0:7] w1;
 wire [0:15] w2;
 assign w0 = vd34531;
 assign w1 = v385b9c;
 assign v4d4dee = w2;
 v1e224f_v9a2a06 v9a2a06 (
  .i0(w0),
  .i1(w1),
  .o(w2)
 );
endmodule

//---------------------------------------------------
//-- Agregador-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Agregador de 2 buses de 8-bits a bus de 16-bits
//---------------------------------------------------

module v1e224f_v9a2a06 (
 input [7:0] i1,
 input [7:0] i0,
 output [15:0] o
);
 assign o = {i1, i0};
 
endmodule
//---- Top entity
module v481a07 (
 input [7:0] v595263,
 output [7:3] v28d91b,
 output [2:0] v738343
);
 wire [0:7] w0;
 wire [0:4] w1;
 wire [0:2] w2;
 assign w0 = v595263;
 assign v28d91b = w1;
 assign v738343 = w2;
 v481a07_v9a2a06 v9a2a06 (
  .i(w0),
  .o1(w1),
  .o0(w2)
 );
endmodule

//---------------------------------------------------
//-- Separador-bus-5-3
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Separador de bus de 8-bits en 2 buses de 5 y 3 bits
//---------------------------------------------------

module v481a07_v9a2a06 (
 input [7:0] i,
 output [7:3] o1,
 output [2:0] o0
);
 assign o1 = i[7:3];
 assign o0 = i[2:0];
endmodule
//---- Top entity
module v5d76b4 (
 input [15:0] v6f3084,
 input v5e291c,
 input [2:0] ve0a1a7,
 output [15:0] vb371a1
);
 wire [0:15] w0;
 wire [0:15] w1;
 wire [0:15] w2;
 wire [0:15] w3;
 wire [0:15] w4;
 wire [0:15] w5;
 wire w6;
 wire w7;
 wire w8;
 wire [0:15] w9;
 wire [0:15] w10;
 wire w11;
 wire [0:15] w12;
 wire [0:15] w13;
 wire w14;
 wire [0:15] w15;
 wire [0:15] w16;
 wire w17;
 wire w18;
 wire [0:15] w19;
 wire [0:15] w20;
 wire [0:2] w21;
 wire [0:15] w22;
 assign w18 = v5e291c;
 assign w19 = v6f3084;
 assign w20 = v6f3084;
 assign w21 = ve0a1a7;
 assign vb371a1 = w22;
 assign w3 = w0;
 assign w4 = w1;
 assign w10 = w9;
 assign w13 = w12;
 assign w16 = w15;
 assign w20 = w19;
 v3990b8 v37472d (
  .v9e1443(w0),
  .v5b7252(w2),
  .v9c2c2b(w6)
 );
 v3990b8 v4108cf (
  .v5b7252(w0),
  .v9e1443(w1),
  .v9c2c2b(w7)
 );
 v3990b8 v2d5601 (
  .v5b7252(w1),
  .v9c2c2b(w8),
  .v9e1443(w9)
 );
 vabdec4 vaa30af (
  .v3bb07d(w2),
  .v6b653c(w3),
  .v777340(w4),
  .vc6bfd8(w5),
  .v727789(w10),
  .v280e01(w12),
  .v5a666c(w15),
  .vd8a876(w19),
  .v6e806a(w21),
  .vf02cd8(w22)
 );
 v7f1709 vc5d97b (
  .vbf6cae(w5)
 );
 v5d76b4_v999443 v999443 (
  .d0(w6),
  .d1(w7),
  .d2(w8),
  .d3(w11),
  .d4(w14),
  .d5(w17),
  .clk_in(w18)
 );
 v3990b8 vd8db9d (
  .v5b7252(w9),
  .v9c2c2b(w11),
  .v9e1443(w13)
 );
 v3990b8 v547d1c (
  .v5b7252(w12),
  .v9c2c2b(w14),
  .v9e1443(w16)
 );
 v3990b8 v7fc21a (
  .v5b7252(w15),
  .v9c2c2b(w17),
  .v9e1443(w20)
 );
endmodule


module v5d76b4_v999443 (
 input clk_in,
 output d5,
 output d4,
 output d3,
 output d2,
 output d1,
 output d0
);
 reg [6:0] counter;
 
 always @(posedge clk_in) begin
   counter <= counter + 1;
 end
 
 assign d0 = counter[0];
 assign d1 = counter[1];
 assign d2 = counter[2];
 assign d3 = counter[3];
 assign d4 = counter[4];
 assign d5 = counter[5];
endmodule
//---- Top entity
module v3990b8 (
 input [15:0] v9e1443,
 input v9c2c2b,
 output [15:0] v5b7252
);
 wire [0:15] w0;
 wire [0:15] w1;
 wire [0:15] w2;
 wire w3;
 wire w4;
 wire [0:15] w5;
 wire [0:15] w6;
 wire [0:15] w7;
 assign w1 = v9e1443;
 assign w2 = v9e1443;
 assign w3 = v9c2c2b;
 assign w4 = v9c2c2b;
 assign v5b7252 = w5;
 assign w2 = w1;
 assign w4 = w3;
 assign w6 = w0;
 v3990b8_vd930d4 vd930d4 (
  .b(w0),
  .a(w1),
  .y(w7)
 );
 v6bd4c0 vebc4e3 (
  .v3f90b8(w0),
  .vc320da(w2),
  .v6dda25(w4)
 );
 v1f5ce5 vd4f637 (
  .v2d3366(w3),
  .ve0f053(w5),
  .v17f43d(w6),
  .v0792df(w7)
 );
endmodule


module v3990b8_vd930d4 (
 input [15:0] a,
 input [15:0] b,
 output [15:0] y
);
 // y = (a + b) / 2
 
 wire signed [16:0] sum;
 
 assign sum = $signed(a) + $signed(b);
 assign y = sum >>> 1;
endmodule
//---- Top entity
module v6bd4c0 (
 input v6dda25,
 input [15:0] vc320da,
 output [15:0] v3f90b8
);
 wire [0:15] w0;
 wire [0:15] w1;
 wire [0:3] w2;
 wire [0:3] w3;
 wire [0:3] w4;
 wire [0:3] w5;
 wire [0:3] w6;
 wire [0:3] w7;
 wire [0:3] w8;
 wire [0:3] w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 assign w0 = vc320da;
 assign v3f90b8 = w1;
 assign w10 = v6dda25;
 assign w11 = v6dda25;
 assign w12 = v6dda25;
 assign w13 = v6dda25;
 assign w11 = w10;
 assign w12 = w10;
 assign w12 = w11;
 assign w13 = w10;
 assign w13 = w11;
 assign w13 = w12;
 v852bc8 vd47660 (
  .v91b9c1(w0),
  .v527ffb(w2),
  .v71a717(w3),
  .v0b337e(w4),
  .vfc89f9(w5)
 );
 v401a28 v3ef916 (
  .v14a530(w1),
  .vcc76e8(w6),
  .vd531e6(w7),
  .v7ef7d6(w8),
  .v1447f2(w9)
 );
 vc12f0f vd70fdb (
  .v7c67e1(w5),
  .vf6ad19(w9),
  .v6dda25(w10)
 );
 vc12f0f v8c7a79 (
  .v7c67e1(w4),
  .vf6ad19(w8),
  .v6dda25(w11)
 );
 vc12f0f v132776 (
  .v7c67e1(w3),
  .vf6ad19(w7),
  .v6dda25(w12)
 );
 vc12f0f v1937e6 (
  .v7c67e1(w2),
  .vf6ad19(w6),
  .v6dda25(w13)
 );
endmodule

//---------------------------------------------------
//-- DFF-x16
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- DFF-x16: 16 D flip-flops in paralell
//---------------------------------------------------
//---- Top entity
module v852bc8 (
 input [15:0] v91b9c1,
 output [3:0] vfc89f9,
 output [3:0] v0b337e,
 output [3:0] v71a717,
 output [3:0] v527ffb
);
 wire [0:15] w0;
 wire [0:3] w1;
 wire [0:3] w2;
 wire [0:3] w3;
 wire [0:3] w4;
 assign w0 = v91b9c1;
 assign v527ffb = w1;
 assign v71a717 = w2;
 assign v0b337e = w3;
 assign vfc89f9 = w4;
 v852bc8_v9a2a06 v9a2a06 (
  .i(w0),
  .o0(w1),
  .o1(w2),
  .o2(w3),
  .o3(w4)
 );
endmodule

//---------------------------------------------------
//-- Bus16-Split-quarter
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size
//---------------------------------------------------

module v852bc8_v9a2a06 (
 input [15:0] i,
 output [3:0] o3,
 output [3:0] o2,
 output [3:0] o1,
 output [3:0] o0
);
 assign o3 = i[15:12];
 assign o2 = i[11:8];
 assign o1 = i[7:4];
 assign o0 = i[3:0];
endmodule
//---- Top entity
module v401a28 (
 input [3:0] v1447f2,
 input [3:0] v7ef7d6,
 input [3:0] vd531e6,
 input [3:0] vcc76e8,
 output [15:0] v14a530
);
 wire [0:15] w0;
 wire [0:3] w1;
 wire [0:3] w2;
 wire [0:3] w3;
 wire [0:3] w4;
 assign v14a530 = w0;
 assign w1 = vcc76e8;
 assign w2 = vd531e6;
 assign w3 = v7ef7d6;
 assign w4 = v1447f2;
 v401a28_v9a2a06 v9a2a06 (
  .o(w0),
  .i0(w1),
  .i1(w2),
  .i2(w3),
  .i3(w4)
 );
endmodule

//---------------------------------------------------
//-- Bus16-Join-quarter
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Bus16-Join-quarter: Join the four same buses into an 16-bits Bus
//---------------------------------------------------

module v401a28_v9a2a06 (
 input [3:0] i3,
 input [3:0] i2,
 input [3:0] i1,
 input [3:0] i0,
 output [15:0] o
);
 assign o = {i3, i2, i1, i0};
 
endmodule
//---- Top entity
module vc12f0f (
 input v6dda25,
 input [3:0] v7c67e1,
 output [3:0] vf6ad19
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire [0:3] w6;
 wire [0:3] w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 assign w6 = v7c67e1;
 assign vf6ad19 = w7;
 assign w10 = v6dda25;
 assign w11 = v6dda25;
 assign w12 = v6dda25;
 assign w13 = v6dda25;
 assign w11 = w10;
 assign w12 = w10;
 assign w12 = w11;
 assign w13 = w10;
 assign w13 = w11;
 assign w13 = w12;
 vc4f23a v390ed9 (
  .v3f8943(w0),
  .v64d863(w1),
  .vda577d(w4),
  .v985fcb(w6),
  .v4f1fd3(w8)
 );
 v84f0a1 v0e8f25 (
  .v03aaf0(w2),
  .vee8a83(w3),
  .vf8041d(w5),
  .v11bca5(w7),
  .vd84a57(w9)
 );
 v053dc2 vb95ccb (
  .vf54559(w1),
  .ve8318d(w2),
  .va4102a(w13)
 );
 v053dc2 v736168 (
  .vf54559(w0),
  .ve8318d(w3),
  .va4102a(w12)
 );
 v053dc2 ve8ed3a (
  .vf54559(w4),
  .ve8318d(w5),
  .va4102a(w11)
 );
 v053dc2 vbdfdbf (
  .vf54559(w8),
  .ve8318d(w9),
  .va4102a(w10)
 );
endmodule

//---------------------------------------------------
//-- DFF-x04
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- DFF-04: Three D flip-flops in paralell
//---------------------------------------------------
//---- Top entity
module vc4f23a (
 input [3:0] v985fcb,
 output v4f1fd3,
 output vda577d,
 output v3f8943,
 output v64d863
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire [0:3] w4;
 assign v3f8943 = w0;
 assign v64d863 = w1;
 assign vda577d = w2;
 assign v4f1fd3 = w3;
 assign w4 = v985fcb;
 vc4f23a_v9a2a06 v9a2a06 (
  .o1(w0),
  .o0(w1),
  .o2(w2),
  .o3(w3),
  .i(w4)
 );
endmodule

//---------------------------------------------------
//-- Bus4-Split-all
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Bus4-Split-all: Split the 4-bits bus into its wires
//---------------------------------------------------

module vc4f23a_v9a2a06 (
 input [3:0] i,
 output o3,
 output o2,
 output o1,
 output o0
);
 assign o3 = i[3];
 assign o2 = i[2];
 assign o1 = i[1];
 assign o0 = i[0];
endmodule
//---- Top entity
module v84f0a1 (
 input vd84a57,
 input vf8041d,
 input vee8a83,
 input v03aaf0,
 output [3:0] v11bca5
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire [0:3] w4;
 assign w0 = vee8a83;
 assign w1 = v03aaf0;
 assign w2 = vf8041d;
 assign w3 = vd84a57;
 assign v11bca5 = w4;
 v84f0a1_v9a2a06 v9a2a06 (
  .i1(w0),
  .i0(w1),
  .i2(w2),
  .i3(w3),
  .o(w4)
 );
endmodule

//---------------------------------------------------
//-- Bus4-Join-all
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Bus4-Join-all: Join all the wires into a 4-bits Bus
//---------------------------------------------------

module v84f0a1_v9a2a06 (
 input i3,
 input i2,
 input i1,
 input i0,
 output [3:0] o
);
 assign o = {i3, i2, i1, i0};
 
endmodule
//---- Top entity
module v053dc2 #(
 parameter v71e305 = 0
) (
 input va4102a,
 input vf54559,
 output ve8318d
);
 localparam p2 = v71e305;
 wire w0;
 wire w1;
 wire w3;
 assign w0 = va4102a;
 assign ve8318d = w1;
 assign w3 = vf54559;
 v053dc2_vb8adf8 #(
  .INI(p2)
 ) vb8adf8 (
  .clk(w0),
  .q(w1),
  .d(w3)
 );
endmodule

//---------------------------------------------------
//-- DFF
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- D Flip-flop (verilog implementation)
//---------------------------------------------------

module v053dc2_vb8adf8 #(
 parameter INI = 0
) (
 input clk,
 input d,
 output q
);
 //-- Initial value
 reg q = INI;
 
 //-- Capture the input data  
 //-- on the rising edge of  
 //-- the system clock
 always @(posedge clk)
   q <= d;
endmodule
//---- Top entity
module v1f5ce5 (
 input [15:0] v0792df,
 input [15:0] v17f43d,
 input v2d3366,
 output [15:0] ve0f053
);
 wire [0:7] w0;
 wire [0:15] w1;
 wire [0:15] w2;
 wire [0:7] w3;
 wire [0:15] w4;
 wire [0:7] w5;
 wire [0:7] w6;
 wire [0:7] w7;
 wire w8;
 wire w9;
 wire [0:7] w10;
 assign w1 = v17f43d;
 assign w2 = v0792df;
 assign ve0f053 = w4;
 assign w8 = v2d3366;
 assign w9 = v2d3366;
 assign w9 = w8;
 v1bbb5b v41cfb0 (
  .v9d2a6a(w0),
  .v2a1cbe(w7),
  .v2d3366(w9),
  .v9d7ae8(w10)
 );
 v306ca3 ve04806 (
  .v91b9c1(w1),
  .vef5eee(w6),
  .vd3ef3b(w10)
 );
 v306ca3 v4549dd (
  .v91b9c1(w2),
  .vef5eee(w5),
  .vd3ef3b(w7)
 );
 v1bbb5b vf7893e (
  .v9d2a6a(w3),
  .v2a1cbe(w5),
  .v9d7ae8(w6),
  .v2d3366(w8)
 );
 v8cc49c v5ec84b (
  .v2b8a97(w0),
  .vb334ae(w3),
  .v14a530(w4)
 );
endmodule

//---------------------------------------------------
//-- 16-bits-Mux-2-1
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 2-to-1 Multplexer (16-bit channels)
//---------------------------------------------------
//---- Top entity
module v1bbb5b (
 input [7:0] v2a1cbe,
 input [7:0] v9d7ae8,
 input v2d3366,
 output [7:0] v9d2a6a
);
 wire [0:3] w0;
 wire [0:7] w1;
 wire [0:7] w2;
 wire [0:7] w3;
 wire [0:3] w4;
 wire [0:3] w5;
 wire [0:3] w6;
 wire [0:3] w7;
 wire w8;
 wire w9;
 wire [0:3] w10;
 assign v9d2a6a = w1;
 assign w2 = v2a1cbe;
 assign w3 = v9d7ae8;
 assign w8 = v2d3366;
 assign w9 = v2d3366;
 assign w9 = w8;
 v952eda v54aed2 (
  .v6833fd(w0),
  .v54ac99(w7),
  .v2d3366(w9),
  .ve2616d(w10)
 );
 vafb28f v117a88 (
  .v3c88fc(w0),
  .va9ac17(w1),
  .v515fe7(w4)
 );
 v6bdcd9 v9f32ae (
  .vcc8c7c(w2),
  .v651522(w5),
  .v2cc41f(w7)
 );
 v6bdcd9 v9881c7 (
  .vcc8c7c(w3),
  .v651522(w6),
  .v2cc41f(w10)
 );
 v952eda v34a43a (
  .v6833fd(w4),
  .v54ac99(w5),
  .ve2616d(w6),
  .v2d3366(w8)
 );
endmodule

//---------------------------------------------------
//-- 8-bits-Mux-2-1
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 2-to-1 Multplexer (8-bit channels)
//---------------------------------------------------
//---- Top entity
module v952eda (
 input [3:0] v54ac99,
 input [3:0] ve2616d,
 input v2d3366,
 output [3:0] v6833fd
);
 wire w0;
 wire w1;
 wire w2;
 wire [0:3] w3;
 wire w4;
 wire [0:3] w5;
 wire [0:3] w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 wire w18;
 assign v6833fd = w3;
 assign w5 = ve2616d;
 assign w6 = v54ac99;
 assign w9 = v2d3366;
 assign w10 = v2d3366;
 assign w11 = v2d3366;
 assign w12 = v2d3366;
 assign w10 = w9;
 assign w11 = w9;
 assign w11 = w10;
 assign w12 = w9;
 assign w12 = w10;
 assign w12 = w11;
 vd0c4e5 v6d94c9 (
  .v030ad0(w0),
  .v2d3366(w11),
  .v27dec4(w15),
  .vb192d0(w17)
 );
 vd0c4e5 vebe465 (
  .v030ad0(w1),
  .v2d3366(w12),
  .v27dec4(w16),
  .vb192d0(w18)
 );
 vd0c4e5 ve1c21f (
  .v030ad0(w2),
  .v2d3366(w10),
  .v27dec4(w13),
  .vb192d0(w14)
 );
 v84f0a1 va44bdf (
  .vee8a83(w0),
  .v03aaf0(w1),
  .vf8041d(w2),
  .v11bca5(w3),
  .vd84a57(w4)
 );
 vd0c4e5 v2ebff3 (
  .v030ad0(w4),
  .v27dec4(w7),
  .vb192d0(w8),
  .v2d3366(w9)
 );
 vc4f23a v3c3a57 (
  .v985fcb(w5),
  .v4f1fd3(w8),
  .vda577d(w14),
  .v3f8943(w17),
  .v64d863(w18)
 );
 vc4f23a vd6d480 (
  .v985fcb(w6),
  .v4f1fd3(w7),
  .vda577d(w13),
  .v3f8943(w15),
  .v64d863(w16)
 );
endmodule

//---------------------------------------------------
//-- 4-bits-Mux-2-1
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 2-to-1 Multplexer (4-bit channels)
//---------------------------------------------------
//---- Top entity
module vd0c4e5 (
 input v27dec4,
 input vb192d0,
 input v2d3366,
 output v030ad0
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 assign v030ad0 = w0;
 assign w2 = v2d3366;
 assign w3 = v2d3366;
 assign w6 = v27dec4;
 assign w7 = vb192d0;
 assign w3 = w2;
 v873425 vaaee1f (
  .vcbab45(w0),
  .v0e28cb(w1),
  .v3ca442(w4)
 );
 vba518e v569873 (
  .vcbab45(w1),
  .v3ca442(w2),
  .v0e28cb(w6)
 );
 v3676a0 v1f00ae (
  .v0e28cb(w3),
  .vcbab45(w5)
 );
 vba518e vc8527f (
  .vcbab45(w4),
  .v3ca442(w5),
  .v0e28cb(w7)
 );
endmodule

//---------------------------------------------------
//-- Mux-2-1
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 2-to-1 Multplexer (1-bit channels)
//---------------------------------------------------
//---- Top entity
module v873425 (
 input v0e28cb,
 input v3ca442,
 output vcbab45
);
 wire w0;
 wire w1;
 wire w2;
 assign w0 = v0e28cb;
 assign w1 = v3ca442;
 assign vcbab45 = w2;
 v873425_vf4938a vf4938a (
  .a(w0),
  .b(w1),
  .c(w2)
 );
endmodule

//---------------------------------------------------
//-- OR2
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- OR2: Two bits input OR gate
//---------------------------------------------------

module v873425_vf4938a (
 input a,
 input b,
 output c
);
 //-- OR Gate
 //-- Verilog implementation
 
 assign c = a | b;
 
 
endmodule
//---- Top entity
module vba518e (
 input v0e28cb,
 input v3ca442,
 output vcbab45
);
 wire w0;
 wire w1;
 wire w2;
 assign w0 = v0e28cb;
 assign w1 = v3ca442;
 assign vcbab45 = w2;
 vba518e_vf4938a vf4938a (
  .a(w0),
  .b(w1),
  .c(w2)
 );
endmodule

//---------------------------------------------------
//-- AND2
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Two bits input And gate
//---------------------------------------------------

module vba518e_vf4938a (
 input a,
 input b,
 output c
);
 //-- AND gate
 //-- Verilog implementation
 
 assign c = a & b;
 
endmodule
//---- Top entity
module v3676a0 (
 input v0e28cb,
 output vcbab45
);
 wire w0;
 wire w1;
 assign w0 = v0e28cb;
 assign vcbab45 = w1;
 v3676a0_vd54ca1 vd54ca1 (
  .a(w0),
  .q(w1)
 );
endmodule

//---------------------------------------------------
//-- NOT
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- NOT gate (Verilog implementation)
//---------------------------------------------------

module v3676a0_vd54ca1 (
 input a,
 output q
);
 //-- NOT Gate
 assign q = ~a;
 
 
endmodule
//---- Top entity
module vafb28f (
 input [3:0] v515fe7,
 input [3:0] v3c88fc,
 output [7:0] va9ac17
);
 wire [0:7] w0;
 wire [0:3] w1;
 wire [0:3] w2;
 assign va9ac17 = w0;
 assign w1 = v515fe7;
 assign w2 = v3c88fc;
 vafb28f_v9a2a06 v9a2a06 (
  .o(w0),
  .i1(w1),
  .i0(w2)
 );
endmodule

//---------------------------------------------------
//-- Bus8-Join-half
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Bus8-Join-half: Join the two same halves into an 8-bits Bus
//---------------------------------------------------

module vafb28f_v9a2a06 (
 input [3:0] i1,
 input [3:0] i0,
 output [7:0] o
);
 assign o = {i1, i0};
 
endmodule
//---- Top entity
module v6bdcd9 (
 input [7:0] vcc8c7c,
 output [3:0] v651522,
 output [3:0] v2cc41f
);
 wire [0:3] w0;
 wire [0:3] w1;
 wire [0:7] w2;
 assign v651522 = w0;
 assign v2cc41f = w1;
 assign w2 = vcc8c7c;
 v6bdcd9_v9a2a06 v9a2a06 (
  .o1(w0),
  .o0(w1),
  .i(w2)
 );
endmodule

//---------------------------------------------------
//-- Bus8-Split-half
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Bus8-Split-half: Split the 8-bits bus into two buses of the same size
//---------------------------------------------------

module v6bdcd9_v9a2a06 (
 input [7:0] i,
 output [3:0] o1,
 output [3:0] o0
);
 assign o1 = i[7:4];
 assign o0 = i[3:0];
endmodule
//---- Top entity
module v306ca3 (
 input [15:0] v91b9c1,
 output [7:0] vef5eee,
 output [7:0] vd3ef3b
);
 wire [0:15] w0;
 wire [0:7] w1;
 wire [0:7] w2;
 assign w0 = v91b9c1;
 assign vef5eee = w1;
 assign vd3ef3b = w2;
 v306ca3_v9a2a06 v9a2a06 (
  .i(w0),
  .o1(w1),
  .o0(w2)
 );
endmodule

//---------------------------------------------------
//-- Bus16-Split-half
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Bus16-Split-half: Split the 16-bits bus into two buses of the same size
//---------------------------------------------------

module v306ca3_v9a2a06 (
 input [15:0] i,
 output [7:0] o1,
 output [7:0] o0
);
 assign o1 = i[15:8];
 assign o0 = i[7:0];
endmodule
//---- Top entity
module v8cc49c (
 input [7:0] vb334ae,
 input [7:0] v2b8a97,
 output [15:0] v14a530
);
 wire [0:15] w0;
 wire [0:7] w1;
 wire [0:7] w2;
 assign v14a530 = w0;
 assign w1 = v2b8a97;
 assign w2 = vb334ae;
 v8cc49c_v9a2a06 v9a2a06 (
  .o(w0),
  .i0(w1),
  .i1(w2)
 );
endmodule

//---------------------------------------------------
//-- Bus16-Join-half
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Bus16-Join-half: Join the two same halves into an 16-bits Bus
//---------------------------------------------------

module v8cc49c_v9a2a06 (
 input [7:0] i1,
 input [7:0] i0,
 output [15:0] o
);
 assign o = {i1, i0};
 
endmodule
//---- Top entity
module vabdec4 (
 input [15:0] vd8a876,
 input [15:0] v5a666c,
 input [15:0] v280e01,
 input [15:0] v727789,
 input [15:0] v777340,
 input [15:0] v6b653c,
 input [15:0] v3bb07d,
 input [15:0] vc6bfd8,
 input [2:0] v6e806a,
 output [15:0] vf02cd8
);
 wire [0:15] w0;
 wire [0:15] w1;
 wire [0:15] w2;
 wire [0:15] w3;
 wire [0:15] w4;
 wire [0:15] w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire [0:2] w13;
 wire [0:15] w14;
 wire [0:15] w15;
 wire [0:15] w16;
 wire [0:15] w17;
 wire [0:15] w18;
 wire [0:15] w19;
 wire [0:15] w20;
 wire [0:15] w21;
 wire [0:15] w22;
 assign w13 = v6e806a;
 assign w14 = vd8a876;
 assign w15 = v5a666c;
 assign w16 = v280e01;
 assign w17 = v727789;
 assign w18 = v777340;
 assign w19 = v6b653c;
 assign w20 = v3bb07d;
 assign w21 = vc6bfd8;
 assign vf02cd8 = w22;
 assign w8 = w7;
 assign w10 = w9;
 assign w11 = w9;
 assign w11 = w10;
 assign w12 = w9;
 assign w12 = w10;
 assign w12 = w11;
 v1f5ce5 vc7043a (
  .v0792df(w4),
  .v17f43d(w5),
  .v2d3366(w6),
  .ve0f053(w22)
 );
 v1f5ce5 v02eed6 (
  .v0792df(w0),
  .v17f43d(w1),
  .ve0f053(w4),
  .v2d3366(w8)
 );
 v1f5ce5 v9c7a32 (
  .v0792df(w2),
  .v17f43d(w3),
  .ve0f053(w5),
  .v2d3366(w7)
 );
 v1f5ce5 v1bd45d (
  .ve0f053(w0),
  .v2d3366(w9),
  .v0792df(w14),
  .v17f43d(w15)
 );
 v1f5ce5 vc31787 (
  .ve0f053(w1),
  .v2d3366(w10),
  .v0792df(w16),
  .v17f43d(w17)
 );
 v1f5ce5 v42c116 (
  .ve0f053(w2),
  .v2d3366(w11),
  .v0792df(w18),
  .v17f43d(w19)
 );
 v1f5ce5 v0b5996 (
  .ve0f053(w3),
  .v2d3366(w12),
  .v0792df(w20),
  .v17f43d(w21)
 );
 v9690bd vd1c8f5 (
  .v0eb970(w6),
  .vdb4400(w7),
  .vd8f7de(w9),
  .vb0cf06(w13)
 );
endmodule

//---- Top entity
module v9690bd (
 input [2:0] vb0cf06,
 output v0eb970,
 output vdb4400,
 output vd8f7de
);
 wire w0;
 wire w1;
 wire w2;
 wire [0:2] w3;
 assign v0eb970 = w0;
 assign vdb4400 = w1;
 assign vd8f7de = w2;
 assign w3 = vb0cf06;
 v9690bd_v9a2a06 v9a2a06 (
  .o2(w0),
  .o1(w1),
  .o0(w2),
  .i(w3)
 );
endmodule

//---------------------------------------------------
//-- Separador-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Separador de bus de 3-bits
//---------------------------------------------------

module v9690bd_v9a2a06 (
 input [2:0] i,
 output o2,
 output o1,
 output o0
);
 assign o2 = i[2];
 assign o1 = i[1];
 assign o0 = i[0];
endmodule
//---- Top entity
module v7f1709 #(
 parameter vfffc23 = 0
) (
 output [15:0] vbf6cae
);
 localparam p0 = vfffc23;
 wire [0:15] w1;
 assign vbf6cae = w1;
 v34688e #(
  .vc5c8ea(p0)
 ) v46a5dd (
  .v366f99(w1)
 );
endmodule

//---------------------------------------------------
//-- Valor_0_16bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 16-bit Constant 0 value
//---------------------------------------------------
//---- Top entity
module v34688e #(
 parameter vc5c8ea = 0
) (
 output [15:0] v366f99
);
 localparam p0 = vc5c8ea;
 wire [0:15] w1;
 assign v366f99 = w1;
 v34688e_v465065 #(
  .VALUE(p0)
 ) v465065 (
  .k(w1)
 );
endmodule

//---------------------------------------------------
//-- Constante-16bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Valor genérico constante, de 16 bits. Su valor se introduce como parámetro. Por defecto vale 0
//---------------------------------------------------

module v34688e_v465065 #(
 parameter VALUE = 0
) (
 output [15:0] k
);
 assign k = VALUE;
endmodule
//---- Top entity
module v1c0be6 (
 input [15:0] ve5e35f,
 input [15:0] v7562a5,
 input v065c9e,
 input v907022,
 output [15:0] v42a45c
);
 wire [0:31] w0;
 wire [0:15] w1;
 wire [0:15] w2;
 wire w3;
 wire w4;
 wire [0:15] w5;
 assign w1 = ve5e35f;
 assign w2 = v7562a5;
 assign w3 = v065c9e;
 assign w4 = v907022;
 assign v42a45c = w5;
 v6a1dec vd938b6 (
  .va66a4c(w0),
  .vfa2ff3(w1),
  .v7a25d5(w2),
  .v6ef738(w3),
  .vb58dd5(w4)
 );
 v1c0be6_v7818e5 v7818e5 (
  .in(w0),
  .out(w5)
 );
 v1c0be6_v8c49f3 v8c49f3 (
 
 );
endmodule


module v1c0be6_v7818e5 (
 input [31:0] in,
 output [15:0] out
);
 assign out = in[30:15];
endmodule

module v1c0be6_v8c49f3 (
 input [15:0] a,
 input [15:0] b,
 input clk_in,
 output [31:0] y
);
 reg signed [15:0] a_int;
 reg signed [15:0] b_int;
 reg signed [32:0] w_int;
 reg signed [32:0] y_int;
 
 assign a_int = a;
 assign b_int = b;
 assign y = y_int;
 
 always @(posedge clk_in) begin
   w_int <= a_int * b_int;
   y_int <= w_int;
 end
endmodule
//---- Top entity
module v6a1dec (
 input vb58dd5,
 input v6ef738,
 input [15:0] vfa2ff3,
 input [15:0] v7a25d5,
 output v867092,
 output v33b195,
 output [31:0] va66a4c
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire [0:31] w4;
 wire [0:15] w5;
 wire [0:15] w6;
 assign w0 = v6ef738;
 assign w1 = vb58dd5;
 assign v33b195 = w2;
 assign v867092 = w3;
 assign va66a4c = w4;
 assign w5 = vfa2ff3;
 assign w6 = v7a25d5;
 v6a1dec_v6f8349 v6f8349 (
  .start(w0),
  .clk(w1),
  .busy(w2),
  .pulse_done(w3),
  .y(w4),
  .a(w5),
  .b(w6)
 );
endmodule

//---------------------------------------------------
//-- mul_int16_32
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 16 bit inputs signed integer multiplier, 32 bits output
//---------------------------------------------------

module v6a1dec_v6f8349 (
 input clk,
 input start,
 input [15:0] a,
 input [15:0] b,
 output pulse_done,
 output busy,
 output [31:0] y
);
 // y = a * b, signed integers
 
 localparam N = 16;
 
 reg [(N+N-1):0] y = 0;
 reg out_valid;
 reg ready = 1;
 reg pulse_done = 0;
 reg busy = 0;
 
 reg [N-1:0] A;
 reg [N-1:0] B;
 reg [$clog2(N+1)-1:0] state = 0;
 reg [N-1:0] work;   
 reg [N-2:0] resultLsb;
 
 wire [N-1:0] pp = {N{A[0]}} & B;
 wire [N-1:0] pMod1 = {~pp[N-1], pp[N-2:0]};
 wire [N-1:0] pMod2 = ~pMod1;
 wire [N:0] sum12 = work + ((state == N) ? pMod2 : pMod1);
 wire [N:0] sum1 = sum12;
 wire [N:0] sum2 = sum12;
    
 reg prev_start = 0;   
    
 always @(posedge clk) 
 begin
     out_valid <= 0;
     A <= {1'bx, A[N-1:1]};      
     case (state)
 	    0:
 	        begin 
 	            pulse_done <= 0;
 	            busy <= 0;
 	        end
 	    1:  begin
 	            work <= {1'b1, pMod1[N-1:1]};
 	            resultLsb <= {pMod1[0], {N-2{1'bx}}};
 	            state <= state + 1;
 	        end
 	    default: 
 	        begin
 	            work <= sum1[N:1];
 	            resultLsb <= {sum1[0], resultLsb[N-2:1]};	   
 	            state <= state + 1;
 	        end
 	    N: 
 	        begin
 	            y <= {~sum2[N], sum2[N-1:0], resultLsb};
 	            out_valid <= 1;
 	            pulse_done <= 1;
 	            work <= 'bx;
 	            state <= 0;
 	            resultLsb <= 'bx;
 	            B <= 'bx;
 	            ready <= 1;	    
 	        end
     endcase
       
     if (start && !prev_start) 
     begin
 	    A <= a;
 	    B <= b;
 	    state <= 1;
 	    ready <= 0;
 	    busy <= 1;
     end
     
     prev_start <= start;
 end
endmodule
//---- Top entity
module ve6303d #(
 parameter v0bf8c9 = 16383
) (
 input [15:0] v2bc797,
 output [15:0] vc0ae06
);
 localparam p0 = v0bf8c9;
 wire [0:15] w1;
 wire [0:15] w2;
 wire [0:15] w3;
 wire [0:15] w4;
 assign w3 = v2bc797;
 assign vc0ae06 = w4;
 v34688e #(
  .vc5c8ea(p0)
 ) v801a38 (
  .v366f99(w1)
 );
 v2dfa72 vebcc49 (
  .v356dbf(w1),
  .v2ba137(w2),
  .vdb3006(w4)
 );
 ve6303d_v5d27eb v5d27eb (
  .out(w2),
  .in(w3)
 );
endmodule


module ve6303d_v5d27eb (
 input [15:0] in,
 output [15:0] out
);
 reg signed [15:0] data;
 assign data = in;
 assign out = data >>> 1;
endmodule
//---- Top entity
module v2dfa72 #(
 parameter v52d4a9 = 16
) (
 input [15:0] v356dbf,
 input [15:0] v2ba137,
 output [15:0] vdb3006,
 output vfeefc7,
 output v0f5b9c
);
 localparam p5 = v52d4a9;
 wire [0:15] w0;
 wire [0:15] w1;
 wire w2;
 wire w3;
 wire [0:15] w4;
 assign w0 = v356dbf;
 assign w1 = v2ba137;
 assign vfeefc7 = w2;
 assign v0f5b9c = w3;
 assign vdb3006 = w4;
 v2dfa72_ve6b254 #(
  .N(p5)
 ) ve6b254 (
  .a(w0),
  .b(w1),
  .clipMaxInt(w2),
  .clipMinInt(w3),
  .y(w4)
 );
endmodule

//---------------------------------------------------
//-- add_int16_sat
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 16 bits signed integer add with minint,maxint saturation
//---------------------------------------------------

module v2dfa72_ve6b254 #(
 parameter N = 0
) (
 input [15:0] a,
 input [15:0] b,
 output [15:0] y,
 output clipMaxInt,
 output clipMinInt
);
 // y = a + b;  signed N bits integers, coerce sum y in [-32768..32767 range]
 
 localparam N_M1 = N - 1;
   
 wire signed [N:0] Sum_N_P1_bits;
 wire y_less_than_MININT;
 wire y_more_than_MAXINT;
 
 wire signed [N_M1:0] MININT = {1'b1,{N_M1{1'b0}}};
 wire signed [N_M1:0] MAXINT = {1'b0,{N_M1{1'b1}}};
 
 assign Sum_N_P1_bits = $signed(a) + $signed(b);
 assign y_less_than_MININT = Sum_N_P1_bits[N:N_M1] == 2'b10;
 assign y_more_than_MAXINT = Sum_N_P1_bits[N:N_M1] == 2'b01;
 
 assign y = y_less_than_MININT ? MININT : y_more_than_MAXINT ? MAXINT : Sum_N_P1_bits[N_M1:0];
 
endmodule
//---- Top entity
module va20ec7 #(
 parameter v494116 = "sin.list",
 parameter v94354f = "cos.list",
 parameter v25c1c8 = "cnt.list"
) (
 input v1b3dc0,
 input v805094,
 output [15:0] v6b8aa5,
 output [15:0] v420e72
);
 localparam p0 = v494116;
 localparam p1 = v94354f;
 localparam p5 = v25c1c8;
 wire w2;
 wire [0:15] w3;
 wire [0:15] w4;
 wire w6;
 assign w2 = v805094;
 assign v6b8aa5 = w3;
 assign v420e72 = w4;
 assign w6 = v1b3dc0;
 va20ec7_v111c82 #(
  .ROMFILE_SIN(p0),
  .ROMFILE_COS(p1),
  .ROMFILE_COUNT(p5)
 ) v111c82 (
  .clk_in(w2),
  .sin(w3),
  .cos(w4),
  .en(w6)
 );
endmodule


module va20ec7_v111c82 #(
 parameter ROMFILE_SIN = 0,
 parameter ROMFILE_COS = 0,
 parameter ROMFILE_COUNT = 0
) (
 input en,
 input clk_in,
 output [15:0] sin,
 output [15:0] cos
);
 `include "cnt.list"
 
 reg [15:0] rom_sin [0:rom_cnt-1];
 reg [15:0] rom_cos [0:rom_cnt-1];
 reg [7:0] counter;
 
 always @(posedge clk_in) begin
   counter <= counter + 1;
   if((counter == rom_cnt) || !en) begin
     counter <= 0;
   end
 end
 
 initial begin
     if (ROMFILE_SIN) $readmemh(ROMFILE_SIN, rom_sin);
     if (ROMFILE_COS) $readmemh(ROMFILE_COS, rom_cos);
 end
 
 assign sin = rom_sin[counter];
 assign cos = rom_cos[counter];
endmodule
//---- Top entity
module v8b85ac (
 input v67441f,
 input v6018d0,
 input v11c145,
 input v7d1720,
 output v1931f3,
 output vdf1a51,
 output v80f8c4
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 wire w18;
 wire w19;
 wire w20;
 wire w21;
 wire w22;
 wire w23;
 wire w24;
 wire w25;
 wire w26;
 assign w6 = v67441f;
 assign w7 = v6018d0;
 assign w8 = v11c145;
 assign w9 = v7d1720;
 assign w10 = v7d1720;
 assign w11 = v7d1720;
 assign w12 = v7d1720;
 assign w13 = v7d1720;
 assign w14 = v7d1720;
 assign w15 = v7d1720;
 assign w16 = v7d1720;
 assign w17 = v7d1720;
 assign w21 = v7d1720;
 assign w22 = v7d1720;
 assign w23 = v7d1720;
 assign v1931f3 = w24;
 assign vdf1a51 = w25;
 assign v80f8c4 = w26;
 assign w10 = w9;
 assign w11 = w9;
 assign w11 = w10;
 assign w12 = w9;
 assign w12 = w10;
 assign w12 = w11;
 assign w13 = w9;
 assign w13 = w10;
 assign w13 = w11;
 assign w13 = w12;
 assign w14 = w9;
 assign w14 = w10;
 assign w14 = w11;
 assign w14 = w12;
 assign w14 = w13;
 assign w15 = w9;
 assign w15 = w10;
 assign w15 = w11;
 assign w15 = w12;
 assign w15 = w13;
 assign w15 = w14;
 assign w16 = w9;
 assign w16 = w10;
 assign w16 = w11;
 assign w16 = w12;
 assign w16 = w13;
 assign w16 = w14;
 assign w16 = w15;
 assign w17 = w9;
 assign w17 = w10;
 assign w17 = w11;
 assign w17 = w12;
 assign w17 = w13;
 assign w17 = w14;
 assign w17 = w15;
 assign w17 = w16;
 assign w21 = w9;
 assign w21 = w10;
 assign w21 = w11;
 assign w21 = w12;
 assign w21 = w13;
 assign w21 = w14;
 assign w21 = w15;
 assign w21 = w16;
 assign w21 = w17;
 assign w22 = w9;
 assign w22 = w10;
 assign w22 = w11;
 assign w22 = w12;
 assign w22 = w13;
 assign w22 = w14;
 assign w22 = w15;
 assign w22 = w16;
 assign w22 = w17;
 assign w22 = w21;
 assign w23 = w9;
 assign w23 = w10;
 assign w23 = w11;
 assign w23 = w12;
 assign w23 = w13;
 assign w23 = w14;
 assign w23 = w15;
 assign w23 = w16;
 assign w23 = w17;
 assign w23 = w21;
 assign w23 = w22;
 v70ff7f v5d58c0 (
  .vc24d9f(w0),
  .vef4cea(w5),
  .vb55943(w14)
 );
 v70ff7f v09e2d9 (
  .vc24d9f(w1),
  .vef4cea(w4),
  .vb55943(w13)
 );
 v70ff7f vf3baed (
  .vef4cea(w0),
  .vb55943(w17),
  .vc24d9f(w20)
 );
 v70ff7f v60d4a6 (
  .vc24d9f(w2),
  .vef4cea(w3),
  .vb55943(w12)
 );
 v70ff7f v102611 (
  .vef4cea(w1),
  .vb55943(w16),
  .vc24d9f(w19)
 );
 v70ff7f vea0d90 (
  .vef4cea(w2),
  .vb55943(w15),
  .vc24d9f(w18)
 );
 v70ff7f vac2e8a (
  .vc24d9f(w5),
  .vef4cea(w8),
  .vb55943(w11)
 );
 v70ff7f v4b7de8 (
  .vc24d9f(w4),
  .vef4cea(w7),
  .vb55943(w10)
 );
 v70ff7f v3a9ca9 (
  .vc24d9f(w3),
  .vef4cea(w6),
  .vb55943(w9)
 );
 v70ff7f v9fa8a6 (
  .vef4cea(w20),
  .vb55943(w23),
  .vc24d9f(w26)
 );
 v70ff7f v7542a3 (
  .vef4cea(w19),
  .vb55943(w22),
  .vc24d9f(w25)
 );
 v70ff7f vbf5efc (
  .vef4cea(w18),
  .vb55943(w21),
  .vc24d9f(w24)
 );
endmodule

//---- Top entity
module v2d0f3d #(
 parameter vf37482 = 20
) (
 input v090026,
 output v1eee64
);
 localparam p0 = vf37482;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 assign w1 = v090026;
 assign w5 = v090026;
 assign w6 = v090026;
 assign w7 = v090026;
 assign v1eee64 = w8;
 assign w5 = w1;
 assign w6 = w1;
 assign w6 = w5;
 assign w7 = w1;
 assign w7 = w5;
 assign w7 = w6;
 v2d0f3d_v10564b #(
  .N(p0)
 ) v10564b (
  .clk_in(w1),
  .clk_out(w2)
 );
 v8b89a5 ve5e06f (
  .vef4cea(w3),
  .vc24d9f(w4),
  .vb55943(w6)
 );
 v8b89a5 vfca5d6 (
  .vef4cea(w2),
  .vc24d9f(w3),
  .vb55943(w5)
 );
 v8b89a5 v09e944 (
  .vef4cea(w4),
  .vb55943(w7),
  .vc24d9f(w8)
 );
endmodule


module v2d0f3d_v10564b #(
 parameter N = 0
) (
 input clk_in,
 output clk_out
);
 reg [15:0] counter;
 reg out = 1'b0;
 
 always @(posedge clk_in) begin
   counter <= counter + 1;
   if(counter == (N / 2) - 1) begin
     counter <= 0;
     out <= ~out;
   end
 end
 
 assign clk_out = out;
endmodule
//---- Top entity
module v8b89a5 (
 input vb55943,
 input vef4cea,
 output vc24d9f
);
 wire w0;
 wire w1;
 wire w2;
 assign w0 = vef4cea;
 assign w1 = vb55943;
 assign vc24d9f = w2;
 v8b89a5_v526aa2 v526aa2 (
  .d(w0),
  .clk(w1),
  .q(w2)
 );
endmodule

//---------------------------------------------------
//-- Flip-flop D
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Delay flip-flop
//---------------------------------------------------

module v8b89a5_v526aa2 (
 input clk,
 input d,
 output q
);
 // D flip-flop
 
 reg q = 1'b0;
 
 always @(posedge clk)
 begin
   q <= d;
 end
 
 
endmodule
//---- Top entity
module vff5616 #(
 parameter vd799d8 = 10
) (
 input v7cd945,
 input [15:0] vc25ade,
 input [15:0] vb6482d,
 input [15:0] v5e5de2,
 input [15:0] v372b8b,
 input v847527,
 input v381e78,
 output v26b3dd,
 output v14f384
);
 localparam p12 = vd799d8;
 wire [0:15] w0;
 wire w1;
 wire w2;
 wire w3;
 wire [0:15] w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire [0:15] w9;
 wire [0:15] w10;
 wire [0:15] w11;
 wire w13;
 wire w14;
 wire w15;
 assign w3 = v381e78;
 assign w4 = v372b8b;
 assign w5 = v847527;
 assign w6 = v847527;
 assign v26b3dd = w7;
 assign v14f384 = w8;
 assign w9 = v5e5de2;
 assign w10 = vb6482d;
 assign w11 = vc25ade;
 assign w13 = v381e78;
 assign w14 = v847527;
 assign w15 = v7cd945;
 assign w6 = w5;
 assign w13 = w3;
 assign w14 = w5;
 assign w14 = w6;
 v845ba3 #(
  .v4b8805(p12)
 ) v336684 (
  .v621dd1(w1),
  .v4f2900(w3),
  .v43e355(w7),
  .v9bbe0d(w8),
  .vf83eab(w15)
 );
 ve27f27 ve49ff2 (
  .v5cebf9(w0),
  .vef67c3(w2),
  .va81258(w5),
  .ve21f4d(w11)
 );
 v1c0be6 v7b470a (
  .v42a45c(w0),
  .v7562a5(w4),
  .ve5e35f(w9),
  .v907022(w13),
  .v065c9e(w14)
 );
 vdf3a0d vb00c84 (
  .ve89523(w1),
  .v89e67d(w2),
  .vca22e9(w6),
  .vdb848e(w10)
 );
endmodule

//---- Top entity
module v845ba3 #(
 parameter v4b8805 = 10
) (
 input vf83eab,
 input v621dd1,
 input v4f2900,
 output v43e355,
 output v9bbe0d
);
 localparam p0 = v4b8805;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 assign w1 = v621dd1;
 assign w2 = v4f2900;
 assign v9bbe0d = w3;
 assign v43e355 = w4;
 assign w5 = vf83eab;
 v845ba3_v9a1204 #(
  .DEADTIME(p0)
 ) v9a1204 (
  .in(w1),
  .clk(w2),
  .out_inv(w3),
  .out(w4),
  .en(w5)
 );
endmodule


module v845ba3_v9a1204 #(
 parameter DEADTIME = 0
) (
 input en,
 input in,
 input clk,
 output out,
 output out_inv
);
 //-- N D flip-flops are needed
 reg d[DEADTIME-1:0];
 reg di[DEADTIME-1:0];
 
 //-- Final assignament
 assign out = d[0] & in & en;
 assign out_inv = di[0] & ~in & en;
 
 genvar i;
 generate
   
   //-- Conect N-1 flip-flops in cascade
   for (i = DEADTIME-1; i>=0; i = i - 1) begin
     always @(posedge clk) begin
       if(i < DEADTIME-1) begin
         d[i] <= d[i+1];
         di[i] <= di[i+1];
       end else begin
         d[i] <= in;
         di[i] <= ~in;
       end
     end
   end
   
 endgenerate
endmodule
//---- Top entity
module ve27f27 #(
 parameter v052421 = 15
) (
 input [15:0] ve21f4d,
 input [15:0] v5cebf9,
 input va81258,
 output vef67c3
);
 localparam p0 = v052421;
 wire [0:15] w1;
 wire [0:15] w2;
 wire [0:15] w3;
 wire [0:15] w4;
 wire w5;
 wire [0:15] w6;
 wire w7;
 wire [0:15] w8;
 wire [0:15] w9;
 wire [0:15] w10;
 wire [0:15] w11;
 wire [0:15] w12;
 wire [0:15] w13;
 wire w14;
 wire w15;
 wire w16;
 assign w10 = v5cebf9;
 assign w11 = ve21f4d;
 assign w12 = ve21f4d;
 assign w14 = va81258;
 assign w15 = va81258;
 assign vef67c3 = w16;
 assign w2 = w1;
 assign w12 = w11;
 assign w15 = w14;
 assign w16 = w7;
 v2dfa72 v832d00 (
  .vdb3006(w1),
  .v2ba137(w3),
  .v356dbf(w8)
 );
 v625333 #(
  .vaf1d6e(p0)
 ) vef4d5b (
  .vb6a5b5(w1),
  .v7ff276(w5)
 );
 v2dfa72 vdbf9a9 (
  .v2ba137(w2),
  .vdb3006(w4),
  .v356dbf(w6)
 );
 v6bd4c0 v300a53 (
  .v3f90b8(w3),
  .vc320da(w4),
  .v6dda25(w15)
 );
 v96f098 v4b073e (
  .v0e28cb(w5),
  .vcbab45(w7)
 );
 v1f5ce5 v29258b (
  .ve0f053(w6),
  .v2d3366(w7),
  .v17f43d(w12),
  .v0792df(w13)
 );
 v6bd4c0 v832372 (
  .v3f90b8(w8),
  .vc320da(w9),
  .v6dda25(w14)
 );
 ve27f27_v52ea31 v52ea31 (
  .out(w9),
  .in(w10)
 );
 v3571f5 vfac180 (
  .v356dbf(w11),
  .vdb3006(w13)
 );
endmodule


module ve27f27_v52ea31 (
 input [15:0] in,
 output [15:0] out
);
 reg signed [15:0] data;
 assign data = in;
 assign out = data >>> 1;
endmodule
//---- Top entity
module v625333 #(
 parameter vaf1d6e = 0
) (
 input [15:0] vb6a5b5,
 output v7ff276
);
 localparam p0 = vaf1d6e;
 wire w1;
 wire [0:15] w2;
 assign v7ff276 = w1;
 assign w2 = vb6a5b5;
 v625333_vd80544 #(
  .BIT(p0)
 ) vd80544 (
  .o(w1),
  .i(w2)
 );
endmodule

//---------------------------------------------------
//-- Extract-1-bit-16bit-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Extractor de 1 bit de un bus de 16 bits
//---------------------------------------------------

module v625333_vd80544 #(
 parameter BIT = 0
) (
 input [15:0] i,
 output o
);
 assign o = i[BIT];
endmodule
//---- Top entity
module v3571f5 (
 input [15:0] v356dbf,
 output [15:0] vdb3006
);
 wire [0:15] w0;
 wire [0:15] w1;
 assign w0 = v356dbf;
 assign vdb3006 = w1;
 v3571f5_ve6b254 ve6b254 (
  .a(w0),
  .y(w1)
 );
endmodule

//---------------------------------------------------
//-- neg_int16
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 16 bits signed integer negation ( y = -a ) 
//---------------------------------------------------

module v3571f5_ve6b254 (
 input [15:0] a,
 output [15:0] y
);
 // y = -a, 16 bits integers
 
 assign y = ($signed(a) == -32768) ? 32767 : -$signed(a);
 
 
endmodule
//---- Top entity
module vdf3a0d #(
 parameter vbe43d2 = 2047
) (
 input [15:0] vdb848e,
 input v89e67d,
 input vca22e9,
 output ve89523
);
 localparam p1 = vbe43d2;
 wire [0:15] w0;
 wire [0:15] w2;
 wire [0:1] w3;
 wire [0:10] w4;
 wire [0:10] w5;
 wire [0:15] w6;
 wire [0:15] w7;
 wire [0:1] w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 assign w7 = vdb848e;
 assign w9 = vca22e9;
 assign w11 = vca22e9;
 assign w12 = v89e67d;
 assign w13 = vca22e9;
 assign w15 = v89e67d;
 assign w16 = vca22e9;
 assign ve89523 = w17;
 assign w6 = w2;
 assign w11 = w9;
 assign w13 = w9;
 assign w13 = w11;
 assign w15 = w12;
 assign w16 = w9;
 assign w16 = w11;
 assign w16 = w13;
 v2a4730 vbe3111 (
  .v2dc030(w0),
  .v551ad3(w2),
  .v6dda25(w10)
 );
 v34688e #(
  .vc5c8ea(p1)
 ) v8ea623 (
  .v366f99(w0)
 );
 vd4bd04 v58da9e (
  .v67a3fc(w3),
  .vee8a83(w14),
  .v03aaf0(w15)
 );
 vdf3a0d_v441977 v441977 (
  .in(w2),
  .out(w5)
 );
 v8b89a5 v6c3e9f (
  .vef4cea(w12),
  .vb55943(w13),
  .vc24d9f(w14)
 );
 vdf3a0d_v8e6b5e v8e6b5e (
  .data_in(w3),
  .addr_wr(w4),
  .addr_rd(w5),
  .data_out(w8),
  .clk(w16)
 );
 vdf3a0d_v5d51a1 v5d51a1 (
  .out(w4),
  .in(w6),
  .delay(w7)
 );
 vdf3a0d_v1a31ec v1a31ec (
  .in(w8),
  .clk(w9),
  .out(w17)
 );
 v82041a v5e5d65 (
  .vc24d9f(w10),
  .vef4cea(w11)
 );
endmodule


module vdf3a0d_v441977 (
 input [15:0] in,
 output [10:0] out
);
 assign out = in[10:0];
endmodule

module vdf3a0d_v8e6b5e #(
 parameter ROMF = 0
) (
 input clk,
 input [1:0] data_in,
 input [10:0] addr_wr,
 input [10:0] addr_rd,
 output [1:0] data_out
);
 //-- Address with
 localparam ADDR_WIDTH = 11;
 //-- Data with
 localparam DATA_WIDTH = 2;
 
 //-- Size of the memory
 localparam SIZE = 1 << ADDR_WIDTH;
 
 //-- Memory itself
 reg [DATA_WIDTH-1:0] mem[0:SIZE-1];
 
 //-- The data_out is a registered output (not a wire)
 reg data_out;
 
 //-- Reading port: Synchronous
 always @(posedge clk)
 begin
   mem[addr_wr] <= data_in;
   data_out <= mem[addr_rd];
 end
 
 
 //-- Init the memory
 initial begin
   
   if (ROMF)
     $readmemh(ROMF, mem, 0, SIZE-1);
   
 end
 
endmodule

module vdf3a0d_v5d51a1 (
 input [15:0] in,
 input [15:0] delay,
 output [10:0] out
);
 assign out = in[10:0] + delay + 1;
endmodule

module vdf3a0d_v1a31ec (
 input [1:0] in,
 input clk,
 output out
);
 reg bit = 0;
 
 always @(posedge clk)
 begin
   bit <= !bit;
   if(bit) out <= in[0];
   else out <= in[1];
 end
 
endmodule
//---- Top entity
module v2a4730 (
 input v6dda25,
 input [15:0] v2dc030,
 output [15:0] v551ad3,
 output ve37344
);
 wire [0:15] w0;
 wire w1;
 wire [0:15] w2;
 wire [0:15] w3;
 wire w4;
 wire w5;
 assign w1 = v6dda25;
 assign v551ad3 = w2;
 assign w3 = v2dc030;
 assign ve37344 = w4;
 assign w2 = w0;
 assign w5 = w4;
 v413e4a v52120f (
  .v49911e(w0),
  .v6dda25(w1),
  .ve556f1(w5)
 );
 v3556c3 vc9e25f (
  .v6d9caf(w0),
  .veb1f69(w3),
  .v4642b6(w4)
 );
endmodule

//---------------------------------------------------
//-- syscounter-M-16bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- syscounter-M-16-bits: 16-bits Module M Syscounter
//---------------------------------------------------
//---- Top entity
module v413e4a (
 input v6dda25,
 input ve556f1,
 output [15:0] v49911e,
 output ve37344
);
 wire w0;
 wire [0:15] w1;
 wire [0:15] w2;
 wire w3;
 wire [0:15] w4;
 wire w5;
 assign w0 = ve556f1;
 assign w3 = v6dda25;
 assign v49911e = w4;
 assign ve37344 = w5;
 assign w4 = w1;
 vbc711b v8fa00b (
  .v782748(w0),
  .v3f90b8(w1),
  .vc320da(w2),
  .v6dda25(w3)
 );
 v8ecd59 v9392cd (
  .v2f9d57(w1),
  .vd7988b(w2),
  .v4642b6(w5)
 );
endmodule

//---------------------------------------------------
//-- syscounter-rst-16bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- 16-bits Syscounter with reset
//---------------------------------------------------
//---- Top entity
module vbc711b (
 input v6dda25,
 input v782748,
 input [15:0] vc320da,
 output [15:0] v3f90b8
);
 wire [0:15] w0;
 wire [0:15] w1;
 wire [0:3] w2;
 wire [0:3] w3;
 wire [0:3] w4;
 wire [0:3] w5;
 wire [0:3] w6;
 wire [0:3] w7;
 wire [0:3] w8;
 wire [0:3] w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 assign w0 = vc320da;
 assign v3f90b8 = w1;
 assign w10 = v6dda25;
 assign w11 = v6dda25;
 assign w12 = v6dda25;
 assign w13 = v6dda25;
 assign w14 = v782748;
 assign w15 = v782748;
 assign w16 = v782748;
 assign w17 = v782748;
 assign w11 = w10;
 assign w12 = w10;
 assign w12 = w11;
 assign w13 = w10;
 assign w13 = w11;
 assign w13 = w12;
 assign w15 = w14;
 assign w16 = w14;
 assign w16 = w15;
 assign w17 = w14;
 assign w17 = w15;
 assign w17 = w16;
 v5c75f6 vbdef88 (
  .v4de61b(w2),
  .v50034e(w6),
  .v6dda25(w13),
  .v782748(w17)
 );
 v5c75f6 v6188f9 (
  .v4de61b(w3),
  .v50034e(w7),
  .v6dda25(w12),
  .v782748(w16)
 );
 v852bc8 vd47660 (
  .v91b9c1(w0),
  .v527ffb(w2),
  .v71a717(w3),
  .v0b337e(w4),
  .vfc89f9(w5)
 );
 v401a28 v3ef916 (
  .v14a530(w1),
  .vcc76e8(w6),
  .vd531e6(w7),
  .v7ef7d6(w8),
  .v1447f2(w9)
 );
 v5c75f6 v9f7443 (
  .v4de61b(w4),
  .v50034e(w8),
  .v6dda25(w11),
  .v782748(w15)
 );
 v5c75f6 vd2d6b6 (
  .v4de61b(w5),
  .v50034e(w9),
  .v6dda25(w10),
  .v782748(w14)
 );
endmodule

//---------------------------------------------------
//-- DFF-rst-x16
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- DFF-rst-x16: 16 D flip-flops in paralell with reset
//---------------------------------------------------
//---- Top entity
module v5c75f6 (
 input v6dda25,
 input v782748,
 input [3:0] v4de61b,
 output [3:0] v50034e
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire [0:3] w6;
 wire [0:3] w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 assign w6 = v4de61b;
 assign v50034e = w7;
 assign w10 = v6dda25;
 assign w11 = v6dda25;
 assign w12 = v6dda25;
 assign w13 = v6dda25;
 assign w14 = v782748;
 assign w15 = v782748;
 assign w16 = v782748;
 assign w17 = v782748;
 assign w11 = w10;
 assign w12 = w10;
 assign w12 = w11;
 assign w13 = w10;
 assign w13 = w11;
 assign w13 = w12;
 assign w15 = w14;
 assign w16 = w14;
 assign w16 = w15;
 assign w17 = w14;
 assign w17 = w15;
 assign w17 = w16;
 vc4f23a v4b1225 (
  .v3f8943(w2),
  .v64d863(w3),
  .vda577d(w4),
  .v985fcb(w6),
  .v4f1fd3(w8)
 );
 v84f0a1 v6491fd (
  .v03aaf0(w0),
  .vee8a83(w1),
  .vf8041d(w5),
  .v11bca5(w7),
  .vd84a57(w9)
 );
 v2be0f8 v10a04f (
  .v4642b6(w0),
  .vf354ee(w3),
  .vd53b77(w13),
  .v27dec4(w17)
 );
 v2be0f8 v7d9648 (
  .v4642b6(w1),
  .vf354ee(w2),
  .vd53b77(w12),
  .v27dec4(w16)
 );
 v2be0f8 v004b14 (
  .vf354ee(w4),
  .v4642b6(w5),
  .vd53b77(w11),
  .v27dec4(w15)
 );
 v2be0f8 v8aa818 (
  .vf354ee(w8),
  .v4642b6(w9),
  .vd53b77(w10),
  .v27dec4(w14)
 );
endmodule

//---------------------------------------------------
//-- DFF-rst-x04
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- DFF-rst-x04: Three D flip-flops in paralell with reset
//---------------------------------------------------
//---- Top entity
module v2be0f8 #(
 parameter vbd3217 = 0
) (
 input vd53b77,
 input v27dec4,
 input vf354ee,
 output v4642b6
);
 localparam p5 = vbd3217;
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w6;
 assign w2 = v27dec4;
 assign w3 = vf354ee;
 assign v4642b6 = w4;
 assign w6 = vd53b77;
 v3676a0 v7539bf (
  .vcbab45(w1),
  .v0e28cb(w2)
 );
 vba518e vfe8158 (
  .vcbab45(w0),
  .v0e28cb(w1),
  .v3ca442(w3)
 );
 v053dc2 #(
  .v71e305(p5)
 ) vd104a4 (
  .vf54559(w0),
  .ve8318d(w4),
  .va4102a(w6)
 );
endmodule

//---------------------------------------------------
//-- DFF-rst-x01
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0
//---------------------------------------------------
//---- Top entity
module v8ecd59 #(
 parameter v6c5139 = 1
) (
 input [15:0] v2f9d57,
 output v4642b6,
 output [15:0] vd7988b
);
 localparam p1 = v6c5139;
 wire w0;
 wire [0:15] w2;
 wire [0:15] w3;
 assign v4642b6 = w0;
 assign w2 = v2f9d57;
 assign vd7988b = w3;
 v265696 #(
  .vd73390(p1)
 ) v76123a (
  .v4642b6(w0),
  .v36f2dd(w2),
  .vc068fb(w3)
 );
endmodule

//---------------------------------------------------
//-- Inc1-16bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Inc1-16bit: Increment a 16-bits number by one
//---------------------------------------------------
//---- Top entity
module v265696 #(
 parameter vd73390 = 0
) (
 input [15:0] v36f2dd,
 output v4642b6,
 output [15:0] vc068fb
);
 localparam p1 = vd73390;
 wire w0;
 wire [0:15] w2;
 wire [0:15] w3;
 wire [0:15] w4;
 assign v4642b6 = w0;
 assign w3 = v36f2dd;
 assign vc068fb = w4;
 v651fa3 #(
  .vc5c8ea(p1)
 ) vdd8fa2 (
  .vcd9338(w2)
 );
 vbc66d7 vce7ab7 (
  .v4642b6(w0),
  .v1489e0(w2),
  .v603a9a(w3),
  .v2c4251(w4)
 );
endmodule

//---------------------------------------------------
//-- AdderK-16bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- AdderK-16bit: Adder of 16-bit operand and 16-bit constant
//---------------------------------------------------
//---- Top entity
module v651fa3 #(
 parameter vc5c8ea = 0
) (
 output [15:0] vcd9338
);
 localparam p0 = vc5c8ea;
 wire [0:15] w1;
 assign vcd9338 = w1;
 v651fa3_v465065 #(
  .VALUE(p0)
 ) v465065 (
  .k(w1)
 );
endmodule

//---------------------------------------------------
//-- 16-bits-gen-constant
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Generic: 16-bits generic constant
//---------------------------------------------------

module v651fa3_v465065 #(
 parameter VALUE = 0
) (
 output [15:0] k
);
 assign k = VALUE;
endmodule
//---- Top entity
module vbc66d7 (
 input [15:0] v1489e0,
 input [15:0] v603a9a,
 output v4642b6,
 output [15:0] v2c4251
);
 wire w0;
 wire w1;
 wire [0:15] w2;
 wire [0:15] w3;
 wire [0:15] w4;
 wire [0:7] w5;
 wire [0:7] w6;
 wire [0:7] w7;
 wire [0:7] w8;
 wire [0:7] w9;
 wire [0:7] w10;
 assign v4642b6 = w0;
 assign w2 = v603a9a;
 assign w3 = v1489e0;
 assign v2c4251 = w4;
 v306ca3 v0a29fe (
  .v91b9c1(w2),
  .vef5eee(w9),
  .vd3ef3b(w10)
 );
 v306ca3 vb0a6ce (
  .v91b9c1(w3),
  .vef5eee(w7),
  .vd3ef3b(w8)
 );
 vcb23aa v8e0bba (
  .v4642b6(w1),
  .v62bf25(w6),
  .v39966a(w8),
  .veb2f59(w10)
 );
 vc3c498 v917bbf (
  .v4642b6(w0),
  .vb9cfc3(w1),
  .veeaa8e(w5),
  .v45c6ee(w7),
  .v20212e(w9)
 );
 v8cc49c v03c3e3 (
  .v14a530(w4),
  .vb334ae(w5),
  .v2b8a97(w6)
 );
endmodule

//---------------------------------------------------
//-- Adder-16bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Adder-16bits: Adder of two operands of 16 bits
//---------------------------------------------------
//---- Top entity
module vcb23aa (
 input [7:0] v39966a,
 input [7:0] veb2f59,
 output v4642b6,
 output [7:0] v62bf25
);
 wire [0:7] w0;
 wire [0:7] w1;
 wire [0:3] w2;
 wire [0:3] w3;
 wire [0:7] w4;
 wire w5;
 wire w6;
 wire [0:3] w7;
 wire [0:3] w8;
 wire [0:3] w9;
 wire [0:3] w10;
 assign w0 = veb2f59;
 assign w1 = v39966a;
 assign v62bf25 = w4;
 assign v4642b6 = w5;
 v6bdcd9 vd88c66 (
  .vcc8c7c(w0),
  .v651522(w9),
  .v2cc41f(w10)
 );
 v6bdcd9 v26a0bb (
  .vcc8c7c(w1),
  .v651522(w7),
  .v2cc41f(w8)
 );
 v25966b v9ea427 (
  .v817794(w3),
  .v4642b6(w6),
  .v0550b6(w8),
  .v24708e(w10)
 );
 vafb28f vc75346 (
  .v515fe7(w2),
  .v3c88fc(w3),
  .va9ac17(w4)
 );
 va1ce30 v40c17f (
  .v817794(w2),
  .v4642b6(w5),
  .vb9cfc3(w6),
  .v0550b6(w7),
  .v24708e(w9)
 );
endmodule

//---------------------------------------------------
//-- Adder-8bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Adder-8bits: Adder of two operands of 8 bits
//---------------------------------------------------
//---- Top entity
module v25966b (
 input [3:0] v0550b6,
 input [3:0] v24708e,
 output v4642b6,
 output [3:0] v817794
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire [0:3] w5;
 wire [0:3] w6;
 wire [0:3] w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 wire w18;
 assign w5 = v24708e;
 assign w6 = v0550b6;
 assign v817794 = w7;
 assign v4642b6 = w9;
 v1ea21d vdbe125 (
  .v4642b6(w0),
  .v8e8a67(w2),
  .v27dec4(w15),
  .v82de4f(w18)
 );
 vad119b vb8ad86 (
  .v0ef266(w0),
  .v8e8a67(w1),
  .v4642b6(w3),
  .v27dec4(w14),
  .v82de4f(w17)
 );
 vad119b v5d29b2 (
  .v0ef266(w3),
  .v8e8a67(w4),
  .v4642b6(w8),
  .v27dec4(w12),
  .v82de4f(w16)
 );
 vc4f23a vf4a6ff (
  .v985fcb(w5),
  .v4f1fd3(w13),
  .vda577d(w16),
  .v3f8943(w17),
  .v64d863(w18)
 );
 vc4f23a v9d4632 (
  .v985fcb(w6),
  .v4f1fd3(w11),
  .vda577d(w12),
  .v3f8943(w14),
  .v64d863(w15)
 );
 v84f0a1 v140dbf (
  .vee8a83(w1),
  .v03aaf0(w2),
  .vf8041d(w4),
  .v11bca5(w7),
  .vd84a57(w10)
 );
 vad119b v5c5937 (
  .v0ef266(w8),
  .v4642b6(w9),
  .v8e8a67(w10),
  .v27dec4(w11),
  .v82de4f(w13)
 );
endmodule

//---------------------------------------------------
//-- Adder-4bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Adder-4bits: Adder of two operands of 4 bits
//---------------------------------------------------
//---- Top entity
module v1ea21d (
 input v27dec4,
 input v82de4f,
 output v4642b6,
 output v8e8a67
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 assign w0 = v82de4f;
 assign w1 = v27dec4;
 assign v4642b6 = w3;
 assign v8e8a67 = w4;
 vad119b vb820a1 (
  .v82de4f(w0),
  .v27dec4(w1),
  .v0ef266(w2),
  .v4642b6(w3),
  .v8e8a67(w4)
 );
 vd30ca9 v23ebb6 (
  .v9fb85f(w2)
 );
endmodule

//---------------------------------------------------
//-- Adder-1bit
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Adder-1bit: Adder of two operands of 1 bit
//---------------------------------------------------
//---- Top entity
module vad119b (
 input v27dec4,
 input v82de4f,
 input v0ef266,
 output v4642b6,
 output v8e8a67
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 assign v8e8a67 = w1;
 assign v4642b6 = w5;
 assign w6 = v27dec4;
 assign w7 = v27dec4;
 assign w8 = v82de4f;
 assign w9 = v82de4f;
 assign w10 = v0ef266;
 assign w11 = v0ef266;
 assign w2 = w0;
 assign w7 = w6;
 assign w9 = w8;
 assign w11 = w10;
 vd12401 v2e3d9f (
  .vcbab45(w0),
  .v0e28cb(w7),
  .v3ca442(w9)
 );
 vd12401 vb50462 (
  .v0e28cb(w0),
  .vcbab45(w1),
  .v3ca442(w11)
 );
 vba518e v4882f4 (
  .v3ca442(w2),
  .vcbab45(w3),
  .v0e28cb(w10)
 );
 vba518e v8fcf41 (
  .vcbab45(w4),
  .v0e28cb(w6),
  .v3ca442(w8)
 );
 v873425 vc5b8b9 (
  .v3ca442(w3),
  .v0e28cb(w4),
  .vcbab45(w5)
 );
endmodule

//---------------------------------------------------
//-- AdderC-1bit
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- AdderC-1bit: Adder of two operands of 1 bit plus the carry in
//---------------------------------------------------
//---- Top entity
module vd12401 (
 input v0e28cb,
 input v3ca442,
 output vcbab45
);
 wire w0;
 wire w1;
 wire w2;
 assign w0 = v0e28cb;
 assign w1 = v3ca442;
 assign vcbab45 = w2;
 vd12401_vf4938a vf4938a (
  .a(w0),
  .b(w1),
  .c(w2)
 );
endmodule

//---------------------------------------------------
//-- XOR2
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- XOR gate: two bits input xor gate
//---------------------------------------------------

module vd12401_vf4938a (
 input a,
 input b,
 output c
);
 //-- XOR gate
 //-- Verilog implementation
 
 assign c = a ^ b;
 
endmodule
//---- Top entity
module vd30ca9 (
 output v9fb85f
);
 wire w0;
 assign v9fb85f = w0;
 vd30ca9_vb2eccd vb2eccd (
  .q(w0)
 );
endmodule

//---------------------------------------------------
//-- bit-0
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Constant bit 0
//---------------------------------------------------

module vd30ca9_vb2eccd (
 output q
);
 //-- Constant bit-0
 assign q = 1'b0;
 
 
endmodule
//---- Top entity
module va1ce30 (
 input [3:0] v0550b6,
 input [3:0] v24708e,
 input vb9cfc3,
 output v4642b6,
 output [3:0] v817794
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire [0:3] w5;
 wire [0:3] w6;
 wire [0:3] w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 wire w18;
 wire w19;
 assign w5 = v24708e;
 assign w6 = v0550b6;
 assign v817794 = w7;
 assign v4642b6 = w9;
 assign w11 = vb9cfc3;
 vad119b vb8ad86 (
  .v0ef266(w0),
  .v8e8a67(w1),
  .v4642b6(w3),
  .v27dec4(w15),
  .v82de4f(w18)
 );
 vad119b v5d29b2 (
  .v0ef266(w3),
  .v8e8a67(w4),
  .v4642b6(w8),
  .v27dec4(w13),
  .v82de4f(w17)
 );
 vc4f23a vf4a6ff (
  .v985fcb(w5),
  .v4f1fd3(w14),
  .vda577d(w17),
  .v3f8943(w18),
  .v64d863(w19)
 );
 vc4f23a v9d4632 (
  .v985fcb(w6),
  .v4f1fd3(w12),
  .vda577d(w13),
  .v3f8943(w15),
  .v64d863(w16)
 );
 v84f0a1 v140dbf (
  .vee8a83(w1),
  .v03aaf0(w2),
  .vf8041d(w4),
  .v11bca5(w7),
  .vd84a57(w10)
 );
 vad119b v5c5937 (
  .v0ef266(w8),
  .v4642b6(w9),
  .v8e8a67(w10),
  .v27dec4(w12),
  .v82de4f(w14)
 );
 vad119b v3599be (
  .v4642b6(w0),
  .v8e8a67(w2),
  .v0ef266(w11),
  .v27dec4(w16),
  .v82de4f(w19)
 );
endmodule

//---------------------------------------------------
//-- AdderC-4bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- AdderC-4bits: Adder of two operands of 4 bits and Carry in
//---------------------------------------------------
//---- Top entity
module vc3c498 (
 input [7:0] v45c6ee,
 input [7:0] v20212e,
 input vb9cfc3,
 output v4642b6,
 output [7:0] veeaa8e
);
 wire w0;
 wire w1;
 wire [0:7] w2;
 wire [0:7] w3;
 wire [0:7] w4;
 wire [0:3] w5;
 wire [0:3] w6;
 wire w7;
 wire [0:3] w8;
 wire [0:3] w9;
 wire [0:3] w10;
 wire [0:3] w11;
 assign w1 = vb9cfc3;
 assign w2 = v45c6ee;
 assign w3 = v20212e;
 assign veeaa8e = w4;
 assign v4642b6 = w7;
 v6bdcd9 v8d795a (
  .vcc8c7c(w3),
  .v651522(w10),
  .v2cc41f(w11)
 );
 v6bdcd9 v23dbc5 (
  .vcc8c7c(w2),
  .v651522(w8),
  .v2cc41f(w9)
 );
 vafb28f vef3a58 (
  .va9ac17(w4),
  .v3c88fc(w5),
  .v515fe7(w6)
 );
 va1ce30 v0ff71a (
  .v4642b6(w0),
  .vb9cfc3(w1),
  .v817794(w5),
  .v0550b6(w9),
  .v24708e(w11)
 );
 va1ce30 v12f94f (
  .vb9cfc3(w0),
  .v817794(w6),
  .v4642b6(w7),
  .v0550b6(w8),
  .v24708e(w10)
 );
endmodule

//---------------------------------------------------
//-- AdderC-8bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- AdderC-8bits: Adder of two operands of 8 bits and Carry in
//---------------------------------------------------
//---- Top entity
module v3556c3 (
 input [15:0] veb1f69,
 input [15:0] v6d9caf,
 output v4642b6
);
 wire w0;
 wire w1;
 wire w2;
 wire [0:15] w3;
 wire [0:15] w4;
 wire [0:7] w5;
 wire [0:7] w6;
 wire [0:7] w7;
 wire [0:7] w8;
 assign v4642b6 = w0;
 assign w3 = veb1f69;
 assign w4 = v6d9caf;
 vba518e v707c6e (
  .vcbab45(w0),
  .v0e28cb(w1),
  .v3ca442(w2)
 );
 vb2762a vb6832a (
  .v4642b6(w2),
  .v715730(w6),
  .vf191e6(w8)
 );
 v306ca3 v357be1 (
  .v91b9c1(w4),
  .vef5eee(w7),
  .vd3ef3b(w8)
 );
 v306ca3 v713b54 (
  .v91b9c1(w3),
  .vef5eee(w5),
  .vd3ef3b(w6)
 );
 vb2762a v302658 (
  .v4642b6(w1),
  .v715730(w5),
  .vf191e6(w7)
 );
endmodule

//---------------------------------------------------
//-- comp2-16bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Comp2-16bit: Comparator of two 16-bit numbers
//---------------------------------------------------
//---- Top entity
module vb2762a (
 input [7:0] v715730,
 input [7:0] vf191e6,
 output v4642b6
);
 wire w0;
 wire w1;
 wire w2;
 wire [0:7] w3;
 wire [0:7] w4;
 wire [0:3] w5;
 wire [0:3] w6;
 wire [0:3] w7;
 wire [0:3] w8;
 assign v4642b6 = w0;
 assign w3 = v715730;
 assign w4 = vf191e6;
 v438230 v577a36 (
  .v4642b6(w2),
  .v693354(w6),
  .v5369cd(w8)
 );
 vba518e v707c6e (
  .vcbab45(w0),
  .v0e28cb(w1),
  .v3ca442(w2)
 );
 v6bdcd9 v921a9f (
  .vcc8c7c(w4),
  .v651522(w7),
  .v2cc41f(w8)
 );
 v6bdcd9 v8cfa4d (
  .vcc8c7c(w3),
  .v651522(w5),
  .v2cc41f(w6)
 );
 v438230 vfc1765 (
  .v4642b6(w1),
  .v693354(w5),
  .v5369cd(w7)
 );
endmodule

//---------------------------------------------------
//-- comp2-8bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Comp2-8bit: Comparator of two 8-bit numbers
//---------------------------------------------------
//---- Top entity
module v438230 (
 input [3:0] v693354,
 input [3:0] v5369cd,
 output v4642b6
);
 wire w0;
 wire [0:3] w1;
 wire [0:3] w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 assign v4642b6 = w0;
 assign w1 = v693354;
 assign w2 = v5369cd;
 v23b15b v09a5a5 (
  .v4642b6(w3),
  .v27dec4(w12),
  .v6848e9(w14)
 );
 v23b15b vc1b29d (
  .v4642b6(w4),
  .v27dec4(w11),
  .v6848e9(w13)
 );
 v23b15b vcd27ce (
  .v4642b6(w5),
  .v27dec4(w9),
  .v6848e9(w10)
 );
 vc4f23a vea9c80 (
  .v985fcb(w1),
  .v4f1fd3(w7),
  .vda577d(w9),
  .v3f8943(w11),
  .v64d863(w12)
 );
 vc4f23a va7dcdc (
  .v985fcb(w2),
  .v4f1fd3(w8),
  .vda577d(w10),
  .v3f8943(w13),
  .v64d863(w14)
 );
 v23b15b va0849c (
  .v4642b6(w6),
  .v27dec4(w7),
  .v6848e9(w8)
 );
 veffd42 v6e3e65 (
  .vcbab45(w0),
  .v3ca442(w3),
  .v0e28cb(w4),
  .v033bf6(w5),
  .v9eb652(w6)
 );
endmodule

//---------------------------------------------------
//-- comp2-4bits
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Comp2-4bit: Comparator of two 4-bit numbers
//---------------------------------------------------
//---- Top entity
module v23b15b (
 input v27dec4,
 input v6848e9,
 output v4642b6
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 assign w1 = v27dec4;
 assign v4642b6 = w2;
 assign w3 = v6848e9;
 vd12401 v955b2b (
  .vcbab45(w0),
  .v0e28cb(w1),
  .v3ca442(w3)
 );
 v3676a0 vf92936 (
  .v0e28cb(w0),
  .vcbab45(w2)
 );
endmodule

//---------------------------------------------------
//-- comp2-1bit
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Comp2-1bit: Comparator of two 1-bit numbers
//---------------------------------------------------
//---- Top entity
module veffd42 (
 input v9eb652,
 input v033bf6,
 input v0e28cb,
 input v3ca442,
 output vcbab45
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 assign w0 = v3ca442;
 assign w1 = v9eb652;
 assign w2 = v033bf6;
 assign w3 = v0e28cb;
 assign vcbab45 = w4;
 vba518e vf3ef0f (
  .v3ca442(w0),
  .v0e28cb(w3),
  .vcbab45(w6)
 );
 vba518e vdcc53d (
  .v0e28cb(w1),
  .v3ca442(w2),
  .vcbab45(w5)
 );
 vba518e v17ac22 (
  .vcbab45(w4),
  .v0e28cb(w5),
  .v3ca442(w6)
 );
endmodule

//---------------------------------------------------
//-- AND4
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Three bits input And gate
//---------------------------------------------------
//---- Top entity
module v82041a (
 input vef4cea,
 output vc24d9f
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 assign vc24d9f = w0;
 assign w2 = vef4cea;
 assign w1 = w0;
 v70ff7f v082a97 (
  .vc24d9f(w0),
  .vb55943(w2),
  .vef4cea(w3)
 );
 v32200d v3c00a7 (
  .v0e28cb(w1),
  .vcbab45(w3)
 );
endmodule

//---------------------------------------------------
//-- Flip-flop T
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Toggle flip-flop
//---------------------------------------------------
//---- Top entity
module v32200d (
 input v0e28cb,
 output vcbab45
);
 wire w0;
 wire w1;
 assign w0 = v0e28cb;
 assign vcbab45 = w1;
 v32200d_vd54ca1 vd54ca1 (
  .a(w0),
  .c(w1)
 );
endmodule

//---------------------------------------------------
//-- NOT
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- NOT logic gate
//---------------------------------------------------

module v32200d_vd54ca1 (
 input a,
 output c
);
 // NOT logic gate
 
 assign c = ~ a;
endmodule
//---- Top entity
module vf038cb (
 input v830825,
 input vf5ed18,
 input v118736,
 output [15:0] v8687c5,
 output v9f30c9
);
 wire [0:7] w0;
 wire [0:7] w1;
 wire w2;
 wire [0:15] w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 assign v8687c5 = w3;
 assign w4 = v830825;
 assign v9f30c9 = w5;
 assign w6 = vf5ed18;
 assign w7 = v118736;
 assign w8 = v118736;
 assign w9 = vf5ed18;
 assign w8 = w7;
 assign w9 = w6;
 v8dd0ad v8efcf6 (
  .ve13d67(w0),
  .v59ca29(w2),
  .v7c48af(w4),
  .vcb13fe(w8),
  .vd2b237(w9)
 );
 v8dd0ad vdf6666 (
  .ve13d67(w1),
  .v7c48af(w2),
  .v59ca29(w5),
  .vd2b237(w6),
  .vcb13fe(w7)
 );
 v1e224f v10a621 (
  .v385b9c(w0),
  .vd34531(w1),
  .v4d4dee(w3)
 );
endmodule

//---- Top entity
module v7b4ed9 (
 input [15:0] v0e7fc7,
 input [15:0] v272e5a,
 input [15:0] v9af46b,
 input [15:0] v19bb5a,
 input vd5b1e4,
 input v9ee61e,
 output [15:0] ve1815d
);
 wire [0:15] w0;
 wire [0:15] w1;
 wire [0:15] w2;
 wire [0:15] w3;
 wire [0:15] w4;
 wire [0:15] w5;
 wire [0:15] w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 assign ve1815d = w2;
 assign w3 = v0e7fc7;
 assign w4 = v272e5a;
 assign w5 = v9af46b;
 assign w6 = v19bb5a;
 assign w7 = vd5b1e4;
 assign w8 = vd5b1e4;
 assign w9 = v9ee61e;
 assign w10 = v9ee61e;
 assign w8 = w7;
 assign w10 = w9;
 v1c0be6 vf1d1a2 (
  .v42a45c(w0),
  .ve5e35f(w3),
  .v7562a5(w6),
  .v065c9e(w7),
  .v907022(w9)
 );
 v1c0be6 v34dcd6 (
  .v42a45c(w1),
  .ve5e35f(w4),
  .v7562a5(w5),
  .v065c9e(w8),
  .v907022(w10)
 );
 v2dfa72 vf1bb9d (
  .v356dbf(w0),
  .v2ba137(w1),
  .vdb3006(w2)
 );
endmodule

//---- Top entity
module va765b6 #(
 parameter v30241d = "cos_full.list",
 parameter v818f83 = "cnt.list"
) (
 input v7d6c81,
 input v33ed73,
 output [15:0] v406d0e
);
 localparam p1 = v30241d;
 localparam p3 = v818f83;
 wire [0:15] w0;
 wire w2;
 wire w4;
 assign v406d0e = w0;
 assign w2 = v33ed73;
 assign w4 = v7d6c81;
 va765b6_vb78815 #(
  .ROMFILE_COS(p1),
  .ROMFILE_COUNT(p3)
 ) vb78815 (
  .cos(w0),
  .clk_in(w2),
  .en(w4)
 );
endmodule


module va765b6_vb78815 #(
 parameter ROMFILE_COS = 0,
 parameter ROMFILE_COUNT = 0
) (
 input en,
 input clk_in,
 output [15:0] cos
);
 `include "cnt.list"
 
 reg [15:0] rom_cos [0:rom_cnt-1];
 reg [7:0] counter;
 
 always @(posedge clk_in) begin
   counter <= counter + 1;
   if((counter == rom_cnt) || !en) begin
     counter <= 0;
   end
 end
 
 initial begin
     if (ROMFILE_COS) $readmemh(ROMFILE_COS, rom_cos);
 end
 
 assign cos = rom_cos[counter];
endmodule
//---- Top entity
module v7da3fd (
 input [4:0] va69925,
 output [3:0] v4b3997,
 output v1a0890
);
 wire [0:4] w0;
 wire w1;
 wire [0:3] w2;
 assign w0 = va69925;
 assign v1a0890 = w1;
 assign v4b3997 = w2;
 v7da3fd_v9a2a06 v9a2a06 (
  .i(w0),
  .o0(w1),
  .o1(w2)
 );
endmodule

//---------------------------------------------------
//-- Split-4-1
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Split a 5-bits-buts into two: 4-bits and 1 wire
//---------------------------------------------------

module v7da3fd_v9a2a06 (
 input [4:0] i,
 output [3:0] o1,
 output o0
);
 assign o1 = i[4:1];
 assign o0 = i[0];
 
endmodule
//---- Top entity
module v34299b (
 input v89459d,
 input ve4fa43,
 input va4205c,
 output va792e1,
 output v34ff47,
 output v632214,
 output ve4898d,
 output v0eb76e,
 output vad048b,
 output v0b97fd,
 output vd61a23,
 output v52b751,
 output v23bd75,
 output vdcebd8
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire [0:15] w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 assign va792e1 = w0;
 assign v34ff47 = w1;
 assign v632214 = w2;
 assign ve4898d = w3;
 assign v0eb76e = w4;
 assign vad048b = w5;
 assign v0b97fd = w6;
 assign vd61a23 = w7;
 assign v52b751 = w8;
 assign v23bd75 = w9;
 assign vdcebd8 = w11;
 assign w12 = v89459d;
 assign w13 = ve4fa43;
 assign w14 = va4205c;
 vf038cb v79497e (
  .v8687c5(w10),
  .v9f30c9(w11),
  .v830825(w12),
  .vf5ed18(w13),
  .v118736(w14)
 );
 v34299b_vffd309 vffd309 (
  .o0(w0),
  .o1(w1),
  .o2(w2),
  .o3(w3),
  .o4(w4),
  .o5(w5),
  .o6(w6),
  .o7(w7),
  .o8(w8),
  .o9(w9),
  .i(w10)
 );
endmodule


module v34299b_vffd309 (
 input [15:0] i,
 output o0,
 output o1,
 output o2,
 output o3,
 output o4,
 output o5,
 output o6,
 output o7,
 output o8,
 output o9
);
 assign o9 = i[9];
 assign o8 = i[8];
 assign o7 = i[7];
 assign o6 = i[6];
 assign o5 = i[5];
 assign o4 = i[4];
 assign o3 = i[3];
 assign o2 = i[2];
 assign o1 = i[1];
 assign o0 = i[0];
endmodule
//---- Top entity
module v7263b9 (
 input v7fcaae,
 input v858373,
 input v21d803,
 input ve5ee9d,
 input v1b2099,
 input v15c355,
 input vf0dd0a,
 input v737e15,
 output [7:0] va191ad
);
 wire [0:7] w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 assign va191ad = w0;
 assign w1 = v7fcaae;
 assign w2 = v858373;
 assign w3 = v21d803;
 assign w4 = ve5ee9d;
 assign w5 = v1b2099;
 assign w6 = v15c355;
 assign w7 = vf0dd0a;
 assign w8 = v737e15;
 v7263b9_v9a2a06 v9a2a06 (
  .o(w0),
  .i7(w1),
  .i6(w2),
  .i5(w3),
  .i4(w4),
  .i3(w5),
  .i2(w6),
  .i1(w7),
  .i0(w8)
 );
endmodule

//---------------------------------------------------
//-- Agregador-bus
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Agregador de 8 cables de 1-bit a bus de 8-bits
//---------------------------------------------------

module v7263b9_v9a2a06 (
 input i7,
 input i6,
 input i5,
 input i4,
 input i3,
 input i2,
 input i1,
 input i0,
 output [7:0] o
);
 assign o = {i7, i6, i5, i4, i3, i2, i1, i0};
 
endmodule
//---- Top entity
module ve86bdb #(
 parameter ve58c06 = 0,
 parameter vecb3d5 = 79,
 parameter v204bed = 4,
 parameter vd29ea2 = 1,
 parameter v16d365 = "SIMPLE"
) (
 input v8f72d0,
 output vdbfa46,
 output v3ead5b,
 output v333bf4
);
 localparam p0 = ve58c06;
 localparam p1 = vecb3d5;
 localparam p2 = v204bed;
 localparam p3 = vd29ea2;
 localparam p4 = v16d365;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 assign vdbfa46 = w7;
 assign v3ead5b = w8;
 assign v333bf4 = w9;
 assign w10 = v8f72d0;
 vc83dcd va0dc84 (
  .v608bd9(w5)
 );
 vc4dd08 vda5929 (
  .v608bd9(w6)
 );
 ve86bdb_vd4bd9d #(
  .DIVR(p0),
  .DIVF(p1),
  .DIVQ(p2),
  .FILTER_RANGE(p3),
  .FEEDBACK_PATH(p4)
 ) vd4bd9d (
  .RESETB(w5),
  .BYPASS(w6),
  .PLLOUTGLOBAL(w7),
  .PLLOUTCORE(w8),
  .LOCK(w9),
  .REFERENCECLK(w10)
 );
endmodule

//---------------------------------------------------
//-- PLL40_CORE
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- SB_PLL40_CORE
//---------------------------------------------------

module ve86bdb_vd4bd9d #(
 parameter DIVR = 0,
 parameter DIVF = 0,
 parameter DIVQ = 0,
 parameter FILTER_RANGE = 0,
 parameter FEEDBACK_PATH = 0
) (
 input REFERENCECLK,
 input RESETB,
 input BYPASS,
 output PLLOUTGLOBAL,
 output PLLOUTCORE,
 output LOCK
);
 SB_PLL40_CORE #(
 		.FEEDBACK_PATH("SIMPLE"),
 		.DIVR(DIVR),		// DIVR =  0
 		.DIVF(DIVF),	// DIVF = 79
 		.DIVQ(DIVQ),		// DIVQ =  4
 		.FILTER_RANGE(FILTER_RANGE)	// FILTER_RANGE = 1
 	) uut (
 		.LOCK(LOCK),
 		.RESETB(RESETB),
 		.BYPASS(BYPASS),
 		.REFERENCECLK(REFERENCECLK),
 		.PLLOUTCORE(PLLOUTCORE),
 		.PLLOUTGLOBAL(PLLOUTGLOBAL)
 		);
endmodule
//---- Top entity
module vc83dcd (
 output v608bd9
);
 wire w0;
 assign v608bd9 = w0;
 vc83dcd_v68c173 v68c173 (
  .v(w0)
 );
endmodule

//---------------------------------------------------
//-- Bit 1
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Assign 1 to the output wire
//---------------------------------------------------

module vc83dcd_v68c173 (
 output v
);
 // Bit 1
 
 assign v = 1'b1;
endmodule
//---- Top entity
module vc4dd08 (
 output v608bd9
);
 wire w0;
 assign v608bd9 = w0;
 vc4dd08_v68c173 v68c173 (
  .v(w0)
 );
endmodule

//---------------------------------------------------
//-- Bit 0
//-- - - - - - - - - - - - - - - - - - - - - - - - --
//-- Assign 0 to the output wire
//---------------------------------------------------

module vc4dd08_v68c173 (
 output v
);
 // Bit 0
 
 assign v = 1'b0;
endmodule
