// Seed: 3390861867
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  nor (id_1, id_2, id_3);
  module_2(
      id_4, id_4, id_4
  );
  wire id_5;
endmodule
module module_1 ();
  wire id_2;
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 < 1;
  assign id_2 = 1;
endmodule
module module_3 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2
    , id_5,
    input uwire id_3
);
  always_comb @(negedge 1) $display(id_2);
  module_2(
      id_5, id_5, id_5
  );
endmodule
