/* SPDX-Wicense-Identifiew: GPW-2.0 */
/* niu.h: Definitions fow Neptune ethewnet dwivew.
 *
 * Copywight (C) 2007 David S. Miwwew (davem@davemwoft.net)
 */

#ifndef _NIU_H
#define _NIU_H

#define PIO			0x000000UW
#define FZC_PIO			0x080000UW
#define FZC_MAC			0x180000UW
#define FZC_IPP			0x280000UW
#define FFWP			0x300000UW
#define FZC_FFWP		0x380000UW
#define PIO_VADDW		0x400000UW
#define ZCP			0x500000UW
#define FZC_ZCP			0x580000UW
#define DMC			0x600000UW
#define FZC_DMC			0x680000UW
#define TXC			0x700000UW
#define FZC_TXC			0x780000UW
#define PIO_WDSV		0x800000UW
#define PIO_PIO_WDGIM		0x900000UW
#define PIO_IMASK0		0xa00000UW
#define PIO_IMASK1		0xb00000UW
#define FZC_PWOM		0xc80000UW
#define FZC_PIM			0xd80000UW

#define WDSV0(WDG)		(PIO_WDSV + 0x00000UW + (WDG) * 0x2000UW)
#define WDSV1(WDG)		(PIO_WDSV + 0x00008UW + (WDG) * 0x2000UW)
#define WDSV2(WDG)		(PIO_WDSV + 0x00010UW + (WDG) * 0x2000UW)

#define WDG_IMGMT(WDG)		(PIO_WDSV + 0x00018UW + (WDG) * 0x2000UW)
#define  WDG_IMGMT_AWM		0x0000000080000000UWW
#define  WDG_IMGMT_TIMEW	0x000000000000003fUWW

#define WD_IM0(IDX)		(PIO_IMASK0 + 0x00000UW + (IDX) * 0x2000UW)
#define  WD_IM0_MASK		0x0000000000000003UWW

#define WD_IM1(IDX)		(PIO_IMASK1 + 0x00000UW + (IDX) * 0x2000UW)
#define  WD_IM1_MASK		0x0000000000000003UWW

#define WDG_TIMEW_WES		(FZC_PIO + 0x00008UW)
#define  WDG_TIMEW_WES_VAW	0x00000000000fffffUWW

#define DIWTY_TID_CTW		(FZC_PIO + 0x00010UW)
#define  DIWTY_TID_CTW_NPTHWED	0x00000000003f0000UWW
#define  DIWTY_TID_CTW_WDTHWED	0x00000000000003f0UWW
#define  DIWTY_TID_CTW_DTIDCWW	0x0000000000000002UWW
#define  DIWTY_TID_CTW_DTIDENAB	0x0000000000000001UWW

#define DIWTY_TID_STAT		(FZC_PIO + 0x00018UW)
#define  DIWTY_TID_STAT_NPWSTAT	0x0000000000003f00UWW
#define  DIWTY_TID_STAT_WDSTAT	0x000000000000003fUWW

#define WST_CTW			(FZC_PIO + 0x00038UW)
#define  WST_CTW_MAC_WST3	0x0000000000400000UWW
#define  WST_CTW_MAC_WST2	0x0000000000200000UWW
#define  WST_CTW_MAC_WST1	0x0000000000100000UWW
#define  WST_CTW_MAC_WST0	0x0000000000080000UWW
#define  WST_CTW_ACK_TO_EN	0x0000000000000800UWW
#define  WST_CTW_ACK_TO_VAW	0x00000000000007feUWW

#define SMX_CFIG_DAT		(FZC_PIO + 0x00040UW)
#define  SMX_CFIG_DAT_WAS_DET	0x0000000080000000UWW
#define  SMX_CFIG_DAT_WAS_INJ	0x0000000040000000UWW
#define  SMX_CFIG_DAT_XACT_TO	0x000000000fffffffUWW

#define SMX_INT_STAT		(FZC_PIO + 0x00048UW)
#define  SMX_INT_STAT_STAT	0x00000000ffffffffUWW

#define SMX_CTW			(FZC_PIO + 0x00050UW)
#define  SMX_CTW_CTW		0x00000000ffffffffUWW

#define SMX_DBG_VEC		(FZC_PIO + 0x00058UW)
#define  SMX_DBG_VEC_VEC	0x00000000ffffffffUWW

#define PIO_DBG_SEW		(FZC_PIO + 0x00060UW)
#define  PIO_DBG_SEW_SEW	0x000000000000003fUWW

#define PIO_TWAIN_VEC		(FZC_PIO + 0x00068UW)
#define  PIO_TWAIN_VEC_VEC	0x00000000ffffffffUWW

#define PIO_AWB_CTW		(FZC_PIO + 0x00070UW)
#define  PIO_AWB_CTW_CTW	0x00000000ffffffffUWW

#define PIO_AWB_DBG_VEC		(FZC_PIO + 0x00078UW)
#define  PIO_AWB_DBG_VEC_VEC	0x00000000ffffffffUWW

#define SYS_EWW_MASK		(FZC_PIO + 0x00090UW)
#define  SYS_EWW_MASK_META2	0x0000000000000400UWW
#define  SYS_EWW_MASK_META1	0x0000000000000200UWW
#define  SYS_EWW_MASK_PEU	0x0000000000000100UWW
#define  SYS_EWW_MASK_TXC	0x0000000000000080UWW
#define  SYS_EWW_MASK_WDMC	0x0000000000000040UWW
#define  SYS_EWW_MASK_TDMC	0x0000000000000020UWW
#define  SYS_EWW_MASK_ZCP	0x0000000000000010UWW
#define  SYS_EWW_MASK_FFWP	0x0000000000000008UWW
#define  SYS_EWW_MASK_IPP	0x0000000000000004UWW
#define  SYS_EWW_MASK_MAC	0x0000000000000002UWW
#define  SYS_EWW_MASK_SMX	0x0000000000000001UWW

#define SYS_EWW_STAT			(FZC_PIO + 0x00098UW)
#define  SYS_EWW_STAT_META2		0x0000000000000400UWW
#define  SYS_EWW_STAT_META1		0x0000000000000200UWW
#define  SYS_EWW_STAT_PEU		0x0000000000000100UWW
#define  SYS_EWW_STAT_TXC		0x0000000000000080UWW
#define  SYS_EWW_STAT_WDMC		0x0000000000000040UWW
#define  SYS_EWW_STAT_TDMC		0x0000000000000020UWW
#define  SYS_EWW_STAT_ZCP		0x0000000000000010UWW
#define  SYS_EWW_STAT_FFWP		0x0000000000000008UWW
#define  SYS_EWW_STAT_IPP		0x0000000000000004UWW
#define  SYS_EWW_STAT_MAC		0x0000000000000002UWW
#define  SYS_EWW_STAT_SMX		0x0000000000000001UWW

#define SID(WDG)			(FZC_PIO + 0x10200UW + (WDG) * 8UW)
#define  SID_FUNC			0x0000000000000060UWW
#define  SID_FUNC_SHIFT			5
#define  SID_VECTOW			0x000000000000001fUWW
#define  SID_VECTOW_SHIFT		0

#define WDG_NUM(WDN)			(FZC_PIO + 0x20000UW + (WDN) * 8UW)

#define XMAC_POWT0_OFF			(FZC_MAC + 0x000000)
#define XMAC_POWT1_OFF			(FZC_MAC + 0x006000)
#define BMAC_POWT2_OFF			(FZC_MAC + 0x00c000)
#define BMAC_POWT3_OFF			(FZC_MAC + 0x010000)

/* XMAC wegistews, offset fwom np->mac_wegs  */

#define XTXMAC_SW_WST			0x00000UW
#define  XTXMAC_SW_WST_WEG_WS		0x0000000000000002UWW
#define  XTXMAC_SW_WST_SOFT_WST		0x0000000000000001UWW

#define XWXMAC_SW_WST			0x00008UW
#define  XWXMAC_SW_WST_WEG_WS		0x0000000000000002UWW
#define  XWXMAC_SW_WST_SOFT_WST		0x0000000000000001UWW

#define XTXMAC_STATUS			0x00020UW
#define  XTXMAC_STATUS_FWAME_CNT_EXP	0x0000000000000800UWW
#define  XTXMAC_STATUS_BYTE_CNT_EXP	0x0000000000000400UWW
#define  XTXMAC_STATUS_TXFIFO_XFW_EWW	0x0000000000000010UWW
#define  XTXMAC_STATUS_TXMAC_OFWOW	0x0000000000000008UWW
#define  XTXMAC_STATUS_MAX_PSIZE_EWW	0x0000000000000004UWW
#define  XTXMAC_STATUS_TXMAC_UFWOW	0x0000000000000002UWW
#define  XTXMAC_STATUS_FWAME_XMITED	0x0000000000000001UWW

#define XWXMAC_STATUS			0x00028UW
#define  XWXMAC_STATUS_WXHIST7_CNT_EXP	0x0000000000100000UWW
#define  XWXMAC_STATUS_WCW_FWT_STATUS	0x0000000000080000UWW
#define  XWXMAC_STATUS_WFWT_DET		0x0000000000040000UWW
#define  XWXMAC_STATUS_WFWT_CNT_EXP	0x0000000000020000UWW
#define  XWXMAC_STATUS_PHY_MDINT	0x0000000000010000UWW
#define  XWXMAC_STATUS_AWIGNEWW_CNT_EXP	0x0000000000010000UWW
#define  XWXMAC_STATUS_WXFWAG_CNT_EXP	0x0000000000008000UWW
#define  XWXMAC_STATUS_WXMUWTF_CNT_EXP	0x0000000000004000UWW
#define  XWXMAC_STATUS_WXBCAST_CNT_EXP	0x0000000000002000UWW
#define  XWXMAC_STATUS_WXHIST6_CNT_EXP	0x0000000000001000UWW
#define  XWXMAC_STATUS_WXHIST5_CNT_EXP	0x0000000000000800UWW
#define  XWXMAC_STATUS_WXHIST4_CNT_EXP	0x0000000000000400UWW
#define  XWXMAC_STATUS_WXHIST3_CNT_EXP	0x0000000000000200UWW
#define  XWXMAC_STATUS_WXHIST2_CNT_EXP	0x0000000000000100UWW
#define  XWXMAC_STATUS_WXHIST1_CNT_EXP	0x0000000000000080UWW
#define  XWXMAC_STATUS_WXOCTET_CNT_EXP	0x0000000000000040UWW
#define  XWXMAC_STATUS_CVIOWEWW_CNT_EXP	0x0000000000000020UWW
#define  XWXMAC_STATUS_WENEWW_CNT_EXP	0x0000000000000010UWW
#define  XWXMAC_STATUS_CWCEWW_CNT_EXP	0x0000000000000008UWW
#define  XWXMAC_STATUS_WXUFWOW		0x0000000000000004UWW
#define  XWXMAC_STATUS_WXOFWOW		0x0000000000000002UWW
#define  XWXMAC_STATUS_FWAME_WCVD	0x0000000000000001UWW

#define XMAC_FC_STAT			0x00030UW
#define  XMAC_FC_STAT_WX_WCV_PAUSE_TIME	0x00000000ffff0000UWW
#define  XMAC_FC_STAT_TX_MAC_NPAUSE	0x0000000000000004UWW
#define  XMAC_FC_STAT_TX_MAC_PAUSE	0x0000000000000002UWW
#define  XMAC_FC_STAT_WX_MAC_WPAUSE	0x0000000000000001UWW

#define XTXMAC_STAT_MSK			0x00040UW
#define  XTXMAC_STAT_MSK_FWAME_CNT_EXP	0x0000000000000800UWW
#define  XTXMAC_STAT_MSK_BYTE_CNT_EXP	0x0000000000000400UWW
#define  XTXMAC_STAT_MSK_TXFIFO_XFW_EWW	0x0000000000000010UWW
#define  XTXMAC_STAT_MSK_TXMAC_OFWOW	0x0000000000000008UWW
#define  XTXMAC_STAT_MSK_MAX_PSIZE_EWW	0x0000000000000004UWW
#define  XTXMAC_STAT_MSK_TXMAC_UFWOW	0x0000000000000002UWW
#define  XTXMAC_STAT_MSK_FWAME_XMITED	0x0000000000000001UWW

#define XWXMAC_STAT_MSK				0x00048UW
#define  XWXMAC_STAT_MSK_WCW_FWT_STAT_MSK	0x0000000000080000UWW
#define  XWXMAC_STAT_MSK_WFWT_DET		0x0000000000040000UWW
#define  XWXMAC_STAT_MSK_WFWT_CNT_EXP		0x0000000000020000UWW
#define  XWXMAC_STAT_MSK_PHY_MDINT		0x0000000000010000UWW
#define  XWXMAC_STAT_MSK_WXFWAG_CNT_EXP		0x0000000000008000UWW
#define  XWXMAC_STAT_MSK_WXMUWTF_CNT_EXP	0x0000000000004000UWW
#define  XWXMAC_STAT_MSK_WXBCAST_CNT_EXP	0x0000000000002000UWW
#define  XWXMAC_STAT_MSK_WXHIST6_CNT_EXP	0x0000000000001000UWW
#define  XWXMAC_STAT_MSK_WXHIST5_CNT_EXP	0x0000000000000800UWW
#define  XWXMAC_STAT_MSK_WXHIST4_CNT_EXP	0x0000000000000400UWW
#define  XWXMAC_STAT_MSK_WXHIST3_CNT_EXP	0x0000000000000200UWW
#define  XWXMAC_STAT_MSK_WXHIST2_CNT_EXP	0x0000000000000100UWW
#define  XWXMAC_STAT_MSK_WXHIST1_CNT_EXP	0x0000000000000080UWW
#define  XWXMAC_STAT_MSK_WXOCTET_CNT_EXP	0x0000000000000040UWW
#define  XWXMAC_STAT_MSK_CVIOWEWW_CNT_EXP	0x0000000000000020UWW
#define  XWXMAC_STAT_MSK_WENEWW_CNT_EXP		0x0000000000000010UWW
#define  XWXMAC_STAT_MSK_CWCEWW_CNT_EXP		0x0000000000000008UWW
#define  XWXMAC_STAT_MSK_WXUFWOW_CNT_EXP	0x0000000000000004UWW
#define  XWXMAC_STAT_MSK_WXOFWOW_CNT_EXP	0x0000000000000002UWW
#define  XWXMAC_STAT_MSK_FWAME_WCVD		0x0000000000000001UWW

#define XMAC_FC_MSK			0x00050UW
#define  XMAC_FC_MSK_TX_MAC_NPAUSE	0x0000000000000004UWW
#define  XMAC_FC_MSK_TX_MAC_PAUSE	0x0000000000000002UWW
#define  XMAC_FC_MSK_WX_MAC_WPAUSE	0x0000000000000001UWW

#define XMAC_CONFIG			0x00060UW
#define  XMAC_CONFIG_SEW_CWK_25MHZ	0x0000000080000000UWW
#define  XMAC_CONFIG_1G_PCS_BYPASS	0x0000000040000000UWW
#define  XMAC_CONFIG_10G_XPCS_BYPASS	0x0000000020000000UWW
#define  XMAC_CONFIG_MODE_MASK		0x0000000018000000UWW
#define  XMAC_CONFIG_MODE_XGMII		0x0000000000000000UWW
#define  XMAC_CONFIG_MODE_GMII		0x0000000008000000UWW
#define  XMAC_CONFIG_MODE_MII		0x0000000010000000UWW
#define  XMAC_CONFIG_WFS_DISABWE	0x0000000004000000UWW
#define  XMAC_CONFIG_WOOPBACK		0x0000000002000000UWW
#define  XMAC_CONFIG_TX_OUTPUT_EN	0x0000000001000000UWW
#define  XMAC_CONFIG_SEW_POW_CWK_SWC	0x0000000000800000UWW
#define  XMAC_CONFIG_WED_POWAWITY	0x0000000000400000UWW
#define  XMAC_CONFIG_FOWCE_WED_ON	0x0000000000200000UWW
#define  XMAC_CONFIG_PASS_FWOW_CTWW	0x0000000000100000UWW
#define  XMAC_CONFIG_WCV_PAUSE_ENABWE	0x0000000000080000UWW
#define  XMAC_CONFIG_MAC2IPP_PKT_CNT_EN	0x0000000000040000UWW
#define  XMAC_CONFIG_STWIP_CWC		0x0000000000020000UWW
#define  XMAC_CONFIG_ADDW_FIWTEW_EN	0x0000000000010000UWW
#define  XMAC_CONFIG_HASH_FIWTEW_EN	0x0000000000008000UWW
#define  XMAC_CONFIG_WX_CODEV_CHK_DIS	0x0000000000004000UWW
#define  XMAC_CONFIG_WESEWVED_MUWTICAST	0x0000000000002000UWW
#define  XMAC_CONFIG_WX_CWC_CHK_DIS	0x0000000000001000UWW
#define  XMAC_CONFIG_EWW_CHK_DIS	0x0000000000000800UWW
#define  XMAC_CONFIG_PWOMISC_GWOUP	0x0000000000000400UWW
#define  XMAC_CONFIG_PWOMISCUOUS	0x0000000000000200UWW
#define  XMAC_CONFIG_WX_MAC_ENABWE	0x0000000000000100UWW
#define  XMAC_CONFIG_WAWNING_MSG_EN	0x0000000000000080UWW
#define  XMAC_CONFIG_AWWAYS_NO_CWC	0x0000000000000008UWW
#define  XMAC_CONFIG_VAW_MIN_IPG_EN	0x0000000000000004UWW
#define  XMAC_CONFIG_STWETCH_MODE	0x0000000000000002UWW
#define  XMAC_CONFIG_TX_ENABWE		0x0000000000000001UWW

#define XMAC_IPG			0x00080UW
#define  XMAC_IPG_STWETCH_CONST		0x0000000000e00000UWW
#define  XMAC_IPG_STWETCH_CONST_SHIFT	21
#define  XMAC_IPG_STWETCH_WATIO		0x00000000001f0000UWW
#define  XMAC_IPG_STWETCH_WATIO_SHIFT	16
#define  XMAC_IPG_IPG_MII_GMII		0x000000000000ff00UWW
#define  XMAC_IPG_IPG_MII_GMII_SHIFT	8
#define  XMAC_IPG_IPG_XGMII		0x0000000000000007UWW
#define  XMAC_IPG_IPG_XGMII_SHIFT	0

#define IPG_12_15_XGMII			3
#define IPG_16_19_XGMII			4
#define IPG_20_23_XGMII			5
#define IPG_12_MII_GMII			10
#define IPG_13_MII_GMII			11
#define IPG_14_MII_GMII			12
#define IPG_15_MII_GMII			13
#define IPG_16_MII_GMII			14

#define XMAC_MIN			0x00088UW
#define  XMAC_MIN_WX_MIN_PKT_SIZE	0x000000003ff00000UWW
#define  XMAC_MIN_WX_MIN_PKT_SIZE_SHFT	20
#define  XMAC_MIN_SWOT_TIME		0x000000000003fc00UWW
#define  XMAC_MIN_SWOT_TIME_SHFT	10
#define  XMAC_MIN_TX_MIN_PKT_SIZE	0x00000000000003ffUWW
#define  XMAC_MIN_TX_MIN_PKT_SIZE_SHFT	0

#define XMAC_MAX			0x00090UW
#define  XMAC_MAX_FWAME_SIZE		0x0000000000003fffUWW
#define  XMAC_MAX_FWAME_SIZE_SHFT	0

#define XMAC_ADDW0			0x000a0UW
#define  XMAC_ADDW0_ADDW0		0x000000000000ffffUWW

#define XMAC_ADDW1			0x000a8UW
#define  XMAC_ADDW1_ADDW1		0x000000000000ffffUWW

#define XMAC_ADDW2			0x000b0UW
#define  XMAC_ADDW2_ADDW2		0x000000000000ffffUWW

#define XMAC_ADDW_CMPEN			0x00208UW
#define  XMAC_ADDW_CMPEN_EN15		0x0000000000008000UWW
#define  XMAC_ADDW_CMPEN_EN14		0x0000000000004000UWW
#define  XMAC_ADDW_CMPEN_EN13		0x0000000000002000UWW
#define  XMAC_ADDW_CMPEN_EN12		0x0000000000001000UWW
#define  XMAC_ADDW_CMPEN_EN11		0x0000000000000800UWW
#define  XMAC_ADDW_CMPEN_EN10		0x0000000000000400UWW
#define  XMAC_ADDW_CMPEN_EN9		0x0000000000000200UWW
#define  XMAC_ADDW_CMPEN_EN8		0x0000000000000100UWW
#define  XMAC_ADDW_CMPEN_EN7		0x0000000000000080UWW
#define  XMAC_ADDW_CMPEN_EN6		0x0000000000000040UWW
#define  XMAC_ADDW_CMPEN_EN5		0x0000000000000020UWW
#define  XMAC_ADDW_CMPEN_EN4		0x0000000000000010UWW
#define  XMAC_ADDW_CMPEN_EN3		0x0000000000000008UWW
#define  XMAC_ADDW_CMPEN_EN2		0x0000000000000004UWW
#define  XMAC_ADDW_CMPEN_EN1		0x0000000000000002UWW
#define  XMAC_ADDW_CMPEN_EN0		0x0000000000000001UWW

#define XMAC_NUM_AWT_ADDW		16

#define XMAC_AWT_ADDW0(NUM)		(0x00218UW + (NUM)*0x18UW)
#define  XMAC_AWT_ADDW0_ADDW0		0x000000000000ffffUWW

#define XMAC_AWT_ADDW1(NUM)		(0x00220UW + (NUM)*0x18UW)
#define  XMAC_AWT_ADDW1_ADDW1		0x000000000000ffffUWW

#define XMAC_AWT_ADDW2(NUM)		(0x00228UW + (NUM)*0x18UW)
#define  XMAC_AWT_ADDW2_ADDW2		0x000000000000ffffUWW

#define XMAC_ADD_FIWT0			0x00818UW
#define  XMAC_ADD_FIWT0_FIWT0		0x000000000000ffffUWW

#define XMAC_ADD_FIWT1			0x00820UW
#define  XMAC_ADD_FIWT1_FIWT1		0x000000000000ffffUWW

#define XMAC_ADD_FIWT2			0x00828UW
#define  XMAC_ADD_FIWT2_FIWT2		0x000000000000ffffUWW

#define XMAC_ADD_FIWT12_MASK		0x00830UW
#define  XMAC_ADD_FIWT12_MASK_VAW	0x00000000000000ffUWW

#define XMAC_ADD_FIWT00_MASK		0x00838UW
#define  XMAC_ADD_FIWT00_MASK_VAW	0x000000000000ffffUWW

#define XMAC_HASH_TBW(NUM)		(0x00840UW + (NUM) * 0x8UW)
#define XMAC_HASH_TBW_VAW		0x000000000000ffffUWW

#define XMAC_NUM_HOST_INFO		20

#define XMAC_HOST_INFO(NUM)		(0x00900UW + (NUM) * 0x8UW)

#define XMAC_PA_DATA0			0x00b80UW
#define XMAC_PA_DATA0_VAW		0x00000000ffffffffUWW

#define XMAC_PA_DATA1			0x00b88UW
#define XMAC_PA_DATA1_VAW		0x00000000ffffffffUWW

#define XMAC_DEBUG_SEW			0x00b90UW
#define  XMAC_DEBUG_SEW_XMAC		0x0000000000000078UWW
#define  XMAC_DEBUG_SEW_MAC		0x0000000000000007UWW

#define XMAC_TWAIN_VEC			0x00b98UW
#define  XMAC_TWAIN_VEC_VAW		0x00000000ffffffffUWW

#define WXMAC_BT_CNT			0x00100UW
#define  WXMAC_BT_CNT_COUNT		0x00000000ffffffffUWW

#define WXMAC_BC_FWM_CNT		0x00108UW
#define  WXMAC_BC_FWM_CNT_COUNT		0x00000000001fffffUWW

#define WXMAC_MC_FWM_CNT		0x00110UW
#define  WXMAC_MC_FWM_CNT_COUNT		0x00000000001fffffUWW

#define WXMAC_FWAG_CNT			0x00118UW
#define  WXMAC_FWAG_CNT_COUNT		0x00000000001fffffUWW

#define WXMAC_HIST_CNT1			0x00120UW
#define  WXMAC_HIST_CNT1_COUNT		0x00000000001fffffUWW

#define WXMAC_HIST_CNT2			0x00128UW
#define  WXMAC_HIST_CNT2_COUNT		0x00000000001fffffUWW

#define WXMAC_HIST_CNT3			0x00130UW
#define  WXMAC_HIST_CNT3_COUNT		0x00000000000fffffUWW

#define WXMAC_HIST_CNT4			0x00138UW
#define  WXMAC_HIST_CNT4_COUNT		0x000000000007ffffUWW

#define WXMAC_HIST_CNT5			0x00140UW
#define  WXMAC_HIST_CNT5_COUNT		0x000000000003ffffUWW

#define WXMAC_HIST_CNT6			0x00148UW
#define  WXMAC_HIST_CNT6_COUNT		0x000000000000ffffUWW

#define WXMAC_MPSZEW_CNT		0x00150UW
#define  WXMAC_MPSZEW_CNT_COUNT		0x00000000000000ffUWW

#define WXMAC_CWC_EW_CNT		0x00158UW
#define  WXMAC_CWC_EW_CNT_COUNT		0x00000000000000ffUWW

#define WXMAC_CD_VIO_CNT		0x00160UW
#define  WXMAC_CD_VIO_CNT_COUNT		0x00000000000000ffUWW

#define WXMAC_AWIGN_EWW_CNT		0x00168UW
#define  WXMAC_AWIGN_EWW_CNT_COUNT	0x00000000000000ffUWW

#define TXMAC_FWM_CNT			0x00170UW
#define  TXMAC_FWM_CNT_COUNT		0x00000000ffffffffUWW

#define TXMAC_BYTE_CNT			0x00178UW
#define  TXMAC_BYTE_CNT_COUNT		0x00000000ffffffffUWW

#define WINK_FAUWT_CNT			0x00180UW
#define  WINK_FAUWT_CNT_COUNT		0x00000000000000ffUWW

#define WXMAC_HIST_CNT7			0x00188UW
#define  WXMAC_HIST_CNT7_COUNT		0x0000000007ffffffUWW

#define XMAC_SM_WEG			0x001a8UW
#define  XMAC_SM_WEG_STATE		0x00000000ffffffffUWW

#define XMAC_INTEW1			0x001b0UW
#define  XMAC_INTEWN1_SIGNAWS1		0x00000000ffffffffUWW

#define XMAC_INTEW2			0x001b8UW
#define  XMAC_INTEWN2_SIGNAWS2		0x00000000ffffffffUWW

/* BMAC wegistews, offset fwom np->mac_wegs  */

#define BTXMAC_SW_WST			0x00000UW
#define  BTXMAC_SW_WST_WESET		0x0000000000000001UWW

#define BWXMAC_SW_WST			0x00008UW
#define  BWXMAC_SW_WST_WESET		0x0000000000000001UWW

#define BMAC_SEND_PAUSE			0x00010UW
#define  BMAC_SEND_PAUSE_SEND		0x0000000000010000UWW
#define  BMAC_SEND_PAUSE_TIME		0x000000000000ffffUWW

#define BTXMAC_STATUS			0x00020UW
#define  BTXMAC_STATUS_XMIT		0x0000000000000001UWW
#define  BTXMAC_STATUS_UNDEWWUN		0x0000000000000002UWW
#define  BTXMAC_STATUS_MAX_PKT_EWW	0x0000000000000004UWW
#define  BTXMAC_STATUS_BYTE_CNT_EXP	0x0000000000000400UWW
#define  BTXMAC_STATUS_FWAME_CNT_EXP	0x0000000000000800UWW

#define BWXMAC_STATUS			0x00028UW
#define  BWXMAC_STATUS_WX_PKT		0x0000000000000001UWW
#define  BWXMAC_STATUS_OVEWFWOW		0x0000000000000002UWW
#define  BWXMAC_STATUS_FWAME_CNT_EXP	0x0000000000000004UWW
#define  BWXMAC_STATUS_AWIGN_EWW_EXP	0x0000000000000008UWW
#define  BWXMAC_STATUS_CWC_EWW_EXP	0x0000000000000010UWW
#define  BWXMAC_STATUS_WEN_EWW_EXP	0x0000000000000020UWW

#define BMAC_CTWW_STATUS		0x00030UW
#define  BMAC_CTWW_STATUS_PAUSE_WECV	0x0000000000000001UWW
#define  BMAC_CTWW_STATUS_PAUSE		0x0000000000000002UWW
#define  BMAC_CTWW_STATUS_NOPAUSE	0x0000000000000004UWW
#define  BMAC_CTWW_STATUS_TIME		0x00000000ffff0000UWW
#define  BMAC_CTWW_STATUS_TIME_SHIFT	16

#define BTXMAC_STATUS_MASK		0x00040UW
#define BWXMAC_STATUS_MASK		0x00048UW
#define BMAC_CTWW_STATUS_MASK		0x00050UW

#define BTXMAC_CONFIG			0x00060UW
#define  BTXMAC_CONFIG_ENABWE		0x0000000000000001UWW
#define  BTXMAC_CONFIG_FCS_DISABWE	0x0000000000000002UWW

#define BWXMAC_CONFIG			0x00068UW
#define  BWXMAC_CONFIG_DISCAWD_DIS	0x0000000000000080UWW
#define  BWXMAC_CONFIG_ADDW_FIWT_EN	0x0000000000000040UWW
#define  BWXMAC_CONFIG_HASH_FIWT_EN	0x0000000000000020UWW
#define  BWXMAC_CONFIG_PWOMISC_GWP	0x0000000000000010UWW
#define  BWXMAC_CONFIG_PWOMISC		0x0000000000000008UWW
#define  BWXMAC_CONFIG_STWIP_FCS	0x0000000000000004UWW
#define  BWXMAC_CONFIG_STWIP_PAD	0x0000000000000002UWW
#define  BWXMAC_CONFIG_ENABWE		0x0000000000000001UWW

#define BMAC_CTWW_CONFIG		0x00070UW
#define  BMAC_CTWW_CONFIG_TX_PAUSE_EN	0x0000000000000001UWW
#define  BMAC_CTWW_CONFIG_WX_PAUSE_EN	0x0000000000000002UWW
#define  BMAC_CTWW_CONFIG_PASS_CTWW	0x0000000000000004UWW

#define BMAC_XIF_CONFIG			0x00078UW
#define  BMAC_XIF_CONFIG_TX_OUTPUT_EN	0x0000000000000001UWW
#define  BMAC_XIF_CONFIG_MII_WOOPBACK	0x0000000000000002UWW
#define  BMAC_XIF_CONFIG_GMII_MODE	0x0000000000000008UWW
#define  BMAC_XIF_CONFIG_WINK_WED	0x0000000000000020UWW
#define  BMAC_XIF_CONFIG_WED_POWAWITY	0x0000000000000040UWW
#define  BMAC_XIF_CONFIG_25MHZ_CWOCK	0x0000000000000080UWW

#define BMAC_MIN_FWAME			0x000a0UW
#define  BMAC_MIN_FWAME_VAW		0x00000000000003ffUWW

#define BMAC_MAX_FWAME			0x000a8UW
#define  BMAC_MAX_FWAME_MAX_BUWST	0x000000003fff0000UWW
#define  BMAC_MAX_FWAME_MAX_BUWST_SHIFT	16
#define  BMAC_MAX_FWAME_MAX_FWAME	0x0000000000003fffUWW
#define  BMAC_MAX_FWAME_MAX_FWAME_SHIFT	0

#define BMAC_PWEAMBWE_SIZE		0x000b0UW
#define  BMAC_PWEAMBWE_SIZE_VAW		0x00000000000003ffUWW

#define BMAC_CTWW_TYPE			0x000c8UW

#define BMAC_ADDW0			0x00100UW
#define  BMAC_ADDW0_ADDW0		0x000000000000ffffUWW

#define BMAC_ADDW1			0x00108UW
#define  BMAC_ADDW1_ADDW1		0x000000000000ffffUWW

#define BMAC_ADDW2			0x00110UW
#define  BMAC_ADDW2_ADDW2		0x000000000000ffffUWW

#define BMAC_NUM_AWT_ADDW		6

#define BMAC_AWT_ADDW0(NUM)		(0x00118UW + (NUM)*0x18UW)
#define  BMAC_AWT_ADDW0_ADDW0		0x000000000000ffffUWW

#define BMAC_AWT_ADDW1(NUM)		(0x00120UW + (NUM)*0x18UW)
#define  BMAC_AWT_ADDW1_ADDW1		0x000000000000ffffUWW

#define BMAC_AWT_ADDW2(NUM)		(0x00128UW + (NUM)*0x18UW)
#define  BMAC_AWT_ADDW2_ADDW2		0x000000000000ffffUWW

#define BMAC_FC_ADDW0			0x00268UW
#define  BMAC_FC_ADDW0_ADDW0		0x000000000000ffffUWW

#define BMAC_FC_ADDW1			0x00270UW
#define  BMAC_FC_ADDW1_ADDW1		0x000000000000ffffUWW

#define BMAC_FC_ADDW2			0x00278UW
#define  BMAC_FC_ADDW2_ADDW2		0x000000000000ffffUWW

#define BMAC_ADD_FIWT0			0x00298UW
#define  BMAC_ADD_FIWT0_FIWT0		0x000000000000ffffUWW

#define BMAC_ADD_FIWT1			0x002a0UW
#define  BMAC_ADD_FIWT1_FIWT1		0x000000000000ffffUWW

#define BMAC_ADD_FIWT2			0x002a8UW
#define  BMAC_ADD_FIWT2_FIWT2		0x000000000000ffffUWW

#define BMAC_ADD_FIWT12_MASK		0x002b0UW
#define  BMAC_ADD_FIWT12_MASK_VAW	0x00000000000000ffUWW

#define BMAC_ADD_FIWT00_MASK		0x002b8UW
#define  BMAC_ADD_FIWT00_MASK_VAW	0x000000000000ffffUWW

#define BMAC_HASH_TBW(NUM)		(0x002c0UW + (NUM) * 0x8UW)
#define BMAC_HASH_TBW_VAW		0x000000000000ffffUWW

#define BWXMAC_FWAME_CNT		0x00370
#define  BWXMAC_FWAME_CNT_COUNT		0x000000000000ffffUWW

#define BWXMAC_MAX_WEN_EWW_CNT		0x00378

#define BWXMAC_AWIGN_EWW_CNT		0x00380
#define  BWXMAC_AWIGN_EWW_CNT_COUNT	0x000000000000ffffUWW

#define BWXMAC_CWC_EWW_CNT		0x00388
#define  BWXMAC_AWIGN_EWW_CNT_COUNT	0x000000000000ffffUWW

#define BWXMAC_CODE_VIOW_EWW_CNT	0x00390
#define  BWXMAC_CODE_VIOW_EWW_CNT_COUNT	0x000000000000ffffUWW

#define BMAC_STATE_MACHINE		0x003a0

#define BMAC_ADDW_CMPEN			0x003f8UW
#define  BMAC_ADDW_CMPEN_EN15		0x0000000000008000UWW
#define  BMAC_ADDW_CMPEN_EN14		0x0000000000004000UWW
#define  BMAC_ADDW_CMPEN_EN13		0x0000000000002000UWW
#define  BMAC_ADDW_CMPEN_EN12		0x0000000000001000UWW
#define  BMAC_ADDW_CMPEN_EN11		0x0000000000000800UWW
#define  BMAC_ADDW_CMPEN_EN10		0x0000000000000400UWW
#define  BMAC_ADDW_CMPEN_EN9		0x0000000000000200UWW
#define  BMAC_ADDW_CMPEN_EN8		0x0000000000000100UWW
#define  BMAC_ADDW_CMPEN_EN7		0x0000000000000080UWW
#define  BMAC_ADDW_CMPEN_EN6		0x0000000000000040UWW
#define  BMAC_ADDW_CMPEN_EN5		0x0000000000000020UWW
#define  BMAC_ADDW_CMPEN_EN4		0x0000000000000010UWW
#define  BMAC_ADDW_CMPEN_EN3		0x0000000000000008UWW
#define  BMAC_ADDW_CMPEN_EN2		0x0000000000000004UWW
#define  BMAC_ADDW_CMPEN_EN1		0x0000000000000002UWW
#define  BMAC_ADDW_CMPEN_EN0		0x0000000000000001UWW

#define BMAC_NUM_HOST_INFO		9

#define BMAC_HOST_INFO(NUM)		(0x00400UW + (NUM) * 0x8UW)

#define BTXMAC_BYTE_CNT			0x00448UW
#define  BTXMAC_BYTE_CNT_COUNT		0x00000000ffffffffUWW

#define BTXMAC_FWM_CNT			0x00450UW
#define  BTXMAC_FWM_CNT_COUNT		0x00000000ffffffffUWW

#define BWXMAC_BYTE_CNT			0x00458UW
#define  BWXMAC_BYTE_CNT_COUNT		0x00000000ffffffffUWW

#define HOST_INFO_MPW			0x0000000000000100UWW
#define HOST_INFO_MACWDCTBWN		0x0000000000000007UWW

/* XPCS wegistews, offset fwom np->wegs + np->xpcs_off  */

#define XPCS_CONTWOW1			(FZC_MAC + 0x00000UW)
#define  XPCS_CONTWOW1_WESET		0x0000000000008000UWW
#define  XPCS_CONTWOW1_WOOPBACK		0x0000000000004000UWW
#define  XPCS_CONTWOW1_SPEED_SEWECT3	0x0000000000002000UWW
#define  XPCS_CONTWOW1_CSW_WOW_PWW	0x0000000000000800UWW
#define  XPCS_CONTWOW1_CSW_SPEED1	0x0000000000000040UWW
#define  XPCS_CONTWOW1_CSW_SPEED0	0x000000000000003cUWW

#define XPCS_STATUS1			(FZC_MAC + 0x00008UW)
#define  XPCS_STATUS1_CSW_FAUWT		0x0000000000000080UWW
#define  XPCS_STATUS1_CSW_WXWNK_STAT	0x0000000000000004UWW
#define  XPCS_STATUS1_CSW_WPWW_ABWE	0x0000000000000002UWW

#define XPCS_DEVICE_IDENTIFIEW		(FZC_MAC + 0x00010UW)
#define  XPCS_DEVICE_IDENTIFIEW_VAW	0x00000000ffffffffUWW

#define XPCS_SPEED_ABIWITY		(FZC_MAC + 0x00018UW)
#define  XPCS_SPEED_ABIWITY_10GIG	0x0000000000000001UWW

#define XPCS_DEV_IN_PKG			(FZC_MAC + 0x00020UW)
#define  XPCS_DEV_IN_PKG_CSW_VEND2	0x0000000080000000UWW
#define  XPCS_DEV_IN_PKG_CSW_VEND1	0x0000000040000000UWW
#define  XPCS_DEV_IN_PKG_DTE_XS		0x0000000000000020UWW
#define  XPCS_DEV_IN_PKG_PHY_XS		0x0000000000000010UWW
#define  XPCS_DEV_IN_PKG_PCS		0x0000000000000008UWW
#define  XPCS_DEV_IN_PKG_WIS		0x0000000000000004UWW
#define  XPCS_DEV_IN_PKG_PMD_PMA	0x0000000000000002UWW
#define  XPCS_DEV_IN_PKG_CWS22		0x0000000000000001UWW

#define XPCS_CONTWOW2			(FZC_MAC + 0x00028UW)
#define  XPCS_CONTWOW2_CSW_PSC_SEW	0x0000000000000003UWW

#define XPCS_STATUS2			(FZC_MAC + 0x00030UW)
#define  XPCS_STATUS2_CSW_DEV_PWES	0x000000000000c000UWW
#define  XPCS_STATUS2_CSW_TX_FAUWT	0x0000000000000800UWW
#define  XPCS_STATUS2_CSW_WCV_FAUWT	0x0000000000000400UWW
#define  XPCS_STATUS2_TEN_GBASE_W	0x0000000000000004UWW
#define  XPCS_STATUS2_TEN_GBASE_X	0x0000000000000002UWW
#define  XPCS_STATUS2_TEN_GBASE_W	0x0000000000000001UWW

#define XPCS_PKG_ID			(FZC_MAC + 0x00038UW)
#define  XPCS_PKG_ID_VAW		0x00000000ffffffffUWW

#define XPCS_STATUS(IDX)		(FZC_MAC + 0x00040UW)
#define  XPCS_STATUS_CSW_WANE_AWIGN	0x0000000000001000UWW
#define  XPCS_STATUS_CSW_PATTEST_CAP	0x0000000000000800UWW
#define  XPCS_STATUS_CSW_WANE3_SYNC	0x0000000000000008UWW
#define  XPCS_STATUS_CSW_WANE2_SYNC	0x0000000000000004UWW
#define  XPCS_STATUS_CSW_WANE1_SYNC	0x0000000000000002UWW
#define  XPCS_STATUS_CSW_WANE0_SYNC	0x0000000000000001UWW

#define XPCS_TEST_CONTWOW		(FZC_MAC + 0x00048UW)
#define  XPCS_TEST_CONTWOW_TXTST_EN	0x0000000000000004UWW
#define  XPCS_TEST_CONTWOW_TPAT_SEW	0x0000000000000003UWW

#define XPCS_CFG_VENDOW1		(FZC_MAC + 0x00050UW)
#define  XPCS_CFG_VENDOW1_DBG_IOTST	0x0000000000000080UWW
#define  XPCS_CFG_VENDOW1_DBG_SEW	0x0000000000000078UWW
#define  XPCS_CFG_VENDOW1_BYPASS_DET	0x0000000000000004UWW
#define  XPCS_CFG_VENDOW1_TXBUF_EN	0x0000000000000002UWW
#define  XPCS_CFG_VENDOW1_XPCS_EN	0x0000000000000001UWW

#define XPCS_DIAG_VENDOW2		(FZC_MAC + 0x00058UW)
#define  XPCS_DIAG_VENDOW2_SSM_WANE3	0x0000000001e00000UWW
#define  XPCS_DIAG_VENDOW2_SSM_WANE2	0x00000000001e0000UWW
#define  XPCS_DIAG_VENDOW2_SSM_WANE1	0x000000000001e000UWW
#define  XPCS_DIAG_VENDOW2_SSM_WANE0	0x0000000000001e00UWW
#define  XPCS_DIAG_VENDOW2_EBUF_SM	0x00000000000001feUWW
#define  XPCS_DIAG_VENDOW2_WCV_SM	0x0000000000000001UWW

#define XPCS_MASK1			(FZC_MAC + 0x00060UW)
#define  XPCS_MASK1_FAUWT_MASK		0x0000000000000080UWW
#define  XPCS_MASK1_WXAWIGN_STAT_MSK	0x0000000000000004UWW

#define XPCS_PKT_COUNT			(FZC_MAC + 0x00068UW)
#define  XPCS_PKT_COUNT_TX		0x00000000ffff0000UWW
#define  XPCS_PKT_COUNT_WX		0x000000000000ffffUWW

#define XPCS_TX_SM			(FZC_MAC + 0x00070UW)
#define  XPCS_TX_SM_VAW			0x000000000000000fUWW

#define XPCS_DESKEW_EWW_CNT		(FZC_MAC + 0x00078UW)
#define  XPCS_DESKEW_EWW_CNT_VAW	0x00000000000000ffUWW

#define XPCS_SYMEWW_CNT01		(FZC_MAC + 0x00080UW)
#define  XPCS_SYMEWW_CNT01_WANE1	0x00000000ffff0000UWW
#define  XPCS_SYMEWW_CNT01_WANE0	0x000000000000ffffUWW

#define XPCS_SYMEWW_CNT23		(FZC_MAC + 0x00088UW)
#define  XPCS_SYMEWW_CNT23_WANE3	0x00000000ffff0000UWW
#define  XPCS_SYMEWW_CNT23_WANE2	0x000000000000ffffUWW

#define XPCS_TWAINING_VECTOW		(FZC_MAC + 0x00090UW)
#define  XPCS_TWAINING_VECTOW_VAW	0x00000000ffffffffUWW

/* PCS wegistews, offset fwom np->wegs + np->pcs_off  */

#define PCS_MII_CTW			(FZC_MAC + 0x00000UW)
#define  PCS_MII_CTW_WST		0x0000000000008000UWW
#define  PCS_MII_CTW_10_100_SPEED	0x0000000000002000UWW
#define  PCS_MII_AUTONEG_EN		0x0000000000001000UWW
#define  PCS_MII_PWW_DOWN		0x0000000000000800UWW
#define  PCS_MII_ISOWATE		0x0000000000000400UWW
#define  PCS_MII_AUTONEG_WESTAWT	0x0000000000000200UWW
#define  PCS_MII_DUPWEX			0x0000000000000100UWW
#define  PCS_MII_COWW_TEST		0x0000000000000080UWW
#define  PCS_MII_1000MB_SPEED		0x0000000000000040UWW

#define PCS_MII_STAT			(FZC_MAC + 0x00008UW)
#define  PCS_MII_STAT_EXT_STATUS	0x0000000000000100UWW
#define  PCS_MII_STAT_AUTONEG_DONE	0x0000000000000020UWW
#define  PCS_MII_STAT_WEMOTE_FAUWT	0x0000000000000010UWW
#define  PCS_MII_STAT_AUTONEG_ABWE	0x0000000000000008UWW
#define  PCS_MII_STAT_WINK_STATUS	0x0000000000000004UWW
#define  PCS_MII_STAT_JABBEW_DET	0x0000000000000002UWW
#define  PCS_MII_STAT_EXT_CAP		0x0000000000000001UWW

#define PCS_MII_ADV			(FZC_MAC + 0x00010UW)
#define  PCS_MII_ADV_NEXT_PAGE		0x0000000000008000UWW
#define  PCS_MII_ADV_ACK		0x0000000000004000UWW
#define  PCS_MII_ADV_WEMOTE_FAUWT	0x0000000000003000UWW
#define  PCS_MII_ADV_ASM_DIW		0x0000000000000100UWW
#define  PCS_MII_ADV_PAUSE		0x0000000000000080UWW
#define  PCS_MII_ADV_HAWF_DUPWEX	0x0000000000000040UWW
#define  PCS_MII_ADV_FUWW_DUPWEX	0x0000000000000020UWW

#define PCS_MII_PAWTNEW			(FZC_MAC + 0x00018UW)
#define  PCS_MII_PAWTNEW_NEXT_PAGE	0x0000000000008000UWW
#define  PCS_MII_PAWTNEW_ACK		0x0000000000004000UWW
#define  PCS_MII_PAWTNEW_WEMOTE_FAUWT	0x0000000000002000UWW
#define  PCS_MII_PAWTNEW_PAUSE		0x0000000000000180UWW
#define  PCS_MII_PAWTNEW_HAWF_DUPWEX	0x0000000000000040UWW
#define  PCS_MII_PAWTNEW_FUWW_DUPWEX	0x0000000000000020UWW

#define PCS_CONF			(FZC_MAC + 0x00020UW)
#define  PCS_CONF_MASK			0x0000000000000040UWW
#define  PCS_CONF_10MS_TMW_OVEWWIDE	0x0000000000000020UWW
#define  PCS_CONF_JITTEW_STUDY		0x0000000000000018UWW
#define  PCS_CONF_SIGDET_ACTIVE_WOW	0x0000000000000004UWW
#define  PCS_CONF_SIGDET_OVEWWIDE	0x0000000000000002UWW
#define  PCS_CONF_ENABWE		0x0000000000000001UWW

#define PCS_STATE			(FZC_MAC + 0x00028UW)
#define  PCS_STATE_D_PAWTNEW_FAIW	0x0000000020000000UWW
#define  PCS_STATE_D_WAIT_C_CODES_ACK	0x0000000010000000UWW
#define  PCS_STATE_D_SYNC_WOSS		0x0000000008000000UWW
#define  PCS_STATE_D_NO_GOOD_C_CODES	0x0000000004000000UWW
#define  PCS_STATE_D_SEWDES		0x0000000002000000UWW
#define  PCS_STATE_D_BWEAKWINK_C_CODES	0x0000000001000000UWW
#define  PCS_STATE_W_SIGDET		0x0000000000400000UWW
#define  PCS_STATE_W_SYNC_WOSS		0x0000000000200000UWW
#define  PCS_STATE_W_C_CODES		0x0000000000100000UWW
#define  PCS_STATE_WINK_CFG_STATE	0x000000000001e000UWW
#define  PCS_STATE_SEQ_DET_STATE	0x0000000000001800UWW
#define  PCS_STATE_WOWD_SYNC_STATE	0x0000000000000700UWW
#define  PCS_STATE_NO_IDWE		0x000000000000000fUWW

#define PCS_INTEWWUPT			(FZC_MAC + 0x00030UW)
#define  PCS_INTEWWUPT_WSTATUS		0x0000000000000004UWW

#define PCS_DPATH_MODE			(FZC_MAC + 0x000a0UW)
#define  PCS_DPATH_MODE_PCS		0x0000000000000000UWW
#define  PCS_DPATH_MODE_MII		0x0000000000000002UWW
#define  PCS_DPATH_MODE_WINKUP_F_ENAB	0x0000000000000001UWW

#define PCS_PKT_CNT			(FZC_MAC + 0x000c0UW)
#define  PCS_PKT_CNT_WX			0x0000000007ff0000UWW
#define  PCS_PKT_CNT_TX			0x00000000000007ffUWW

#define MIF_BB_MDC			(FZC_MAC + 0x16000UW)
#define  MIF_BB_MDC_CWK			0x0000000000000001UWW

#define MIF_BB_MDO			(FZC_MAC + 0x16008UW)
#define  MIF_BB_MDO_DAT			0x0000000000000001UWW

#define MIF_BB_MDO_EN			(FZC_MAC + 0x16010UW)
#define  MIF_BB_MDO_EN_VAW		0x0000000000000001UWW

#define MIF_FWAME_OUTPUT		(FZC_MAC + 0x16018UW)
#define  MIF_FWAME_OUTPUT_ST		0x00000000c0000000UWW
#define  MIF_FWAME_OUTPUT_ST_SHIFT	30
#define  MIF_FWAME_OUTPUT_OP_ADDW	0x0000000000000000UWW
#define  MIF_FWAME_OUTPUT_OP_WWITE	0x0000000010000000UWW
#define  MIF_FWAME_OUTPUT_OP_WEAD_INC	0x0000000020000000UWW
#define  MIF_FWAME_OUTPUT_OP_WEAD	0x0000000030000000UWW
#define  MIF_FWAME_OUTPUT_OP_SHIFT	28
#define  MIF_FWAME_OUTPUT_POWT		0x000000000f800000UWW
#define  MIF_FWAME_OUTPUT_POWT_SHIFT	23
#define  MIF_FWAME_OUTPUT_WEG		0x00000000007c0000UWW
#define  MIF_FWAME_OUTPUT_WEG_SHIFT	18
#define  MIF_FWAME_OUTPUT_TA		0x0000000000030000UWW
#define  MIF_FWAME_OUTPUT_TA_SHIFT	16
#define  MIF_FWAME_OUTPUT_DATA		0x000000000000ffffUWW
#define  MIF_FWAME_OUTPUT_DATA_SHIFT	0

#define MDIO_ADDW_OP(powt, dev, weg) \
	((0 << MIF_FWAME_OUTPUT_ST_SHIFT) | \
	 MIF_FWAME_OUTPUT_OP_ADDW | \
	 (powt << MIF_FWAME_OUTPUT_POWT_SHIFT) | \
	 (dev << MIF_FWAME_OUTPUT_WEG_SHIFT) | \
	 (0x2 << MIF_FWAME_OUTPUT_TA_SHIFT) | \
	 (weg << MIF_FWAME_OUTPUT_DATA_SHIFT))

#define MDIO_WEAD_OP(powt, dev) \
	((0 << MIF_FWAME_OUTPUT_ST_SHIFT) | \
	 MIF_FWAME_OUTPUT_OP_WEAD | \
	 (powt << MIF_FWAME_OUTPUT_POWT_SHIFT) | \
	 (dev << MIF_FWAME_OUTPUT_WEG_SHIFT) | \
	 (0x2 << MIF_FWAME_OUTPUT_TA_SHIFT))

#define MDIO_WWITE_OP(powt, dev, data) \
	((0 << MIF_FWAME_OUTPUT_ST_SHIFT) | \
	 MIF_FWAME_OUTPUT_OP_WWITE | \
	 (powt << MIF_FWAME_OUTPUT_POWT_SHIFT) | \
	 (dev << MIF_FWAME_OUTPUT_WEG_SHIFT) | \
	 (0x2 << MIF_FWAME_OUTPUT_TA_SHIFT) | \
	 (data << MIF_FWAME_OUTPUT_DATA_SHIFT))

#define MII_WEAD_OP(powt, weg) \
	((1 << MIF_FWAME_OUTPUT_ST_SHIFT) | \
	 (2 << MIF_FWAME_OUTPUT_OP_SHIFT) | \
	 (powt << MIF_FWAME_OUTPUT_POWT_SHIFT) | \
	 (weg << MIF_FWAME_OUTPUT_WEG_SHIFT) | \
	 (0x2 << MIF_FWAME_OUTPUT_TA_SHIFT))

#define MII_WWITE_OP(powt, weg, data) \
	((1 << MIF_FWAME_OUTPUT_ST_SHIFT) | \
	 (1 << MIF_FWAME_OUTPUT_OP_SHIFT) | \
	 (powt << MIF_FWAME_OUTPUT_POWT_SHIFT) | \
	 (weg << MIF_FWAME_OUTPUT_WEG_SHIFT) | \
	 (0x2 << MIF_FWAME_OUTPUT_TA_SHIFT) | \
	 (data << MIF_FWAME_OUTPUT_DATA_SHIFT))

#define MIF_CONFIG			(FZC_MAC + 0x16020UW)
#define  MIF_CONFIG_ATCA_GE		0x0000000000010000UWW
#define  MIF_CONFIG_INDIWECT_MODE	0x0000000000008000UWW
#define  MIF_CONFIG_POWW_PWT_PHYADDW	0x0000000000003c00UWW
#define  MIF_CONFIG_POWW_DEV_WEG_ADDW	0x00000000000003e0UWW
#define  MIF_CONFIG_BB_MODE		0x0000000000000010UWW
#define  MIF_CONFIG_POWW_EN		0x0000000000000008UWW
#define  MIF_CONFIG_BB_SEW_SEW		0x0000000000000006UWW
#define  MIF_CONFIG_MANUAW_MODE		0x0000000000000001UWW

#define MIF_POWW_STATUS			(FZC_MAC + 0x16028UW)
#define  MIF_POWW_STATUS_DATA		0x00000000ffff0000UWW
#define  MIF_POWW_STATUS_STAT		0x000000000000ffffUWW

#define MIF_POWW_MASK			(FZC_MAC + 0x16030UW)
#define  MIF_POWW_MASK_VAW		0x000000000000ffffUWW

#define MIF_SM				(FZC_MAC + 0x16038UW)
#define  MIF_SM_POWT_ADDW		0x00000000001f0000UWW
#define  MIF_SM_MDI_1			0x0000000000004000UWW
#define  MIF_SM_MDI_0			0x0000000000002400UWW
#define  MIF_SM_MDCWK			0x0000000000001000UWW
#define  MIF_SM_MDO_EN			0x0000000000000800UWW
#define  MIF_SM_MDO			0x0000000000000400UWW
#define  MIF_SM_MDI			0x0000000000000200UWW
#define  MIF_SM_CTW			0x00000000000001c0UWW
#define  MIF_SM_EX			0x000000000000003fUWW

#define MIF_STATUS			(FZC_MAC + 0x16040UW)
#define  MIF_STATUS_MDINT1		0x0000000000000020UWW
#define  MIF_STATUS_MDINT0		0x0000000000000010UWW

#define MIF_MASK			(FZC_MAC + 0x16048UW)
#define  MIF_MASK_MDINT1		0x0000000000000020UWW
#define  MIF_MASK_MDINT0		0x0000000000000010UWW
#define  MIF_MASK_PEU_EWW		0x0000000000000008UWW
#define  MIF_MASK_YC			0x0000000000000004UWW
#define  MIF_MASK_XGE_EWW0		0x0000000000000002UWW
#define  MIF_MASK_MIF_INIT_DONE		0x0000000000000001UWW

#define ENET_SEWDES_WESET		(FZC_MAC + 0x14000UW)
#define  ENET_SEWDES_WESET_1		0x0000000000000002UWW
#define  ENET_SEWDES_WESET_0		0x0000000000000001UWW

#define ENET_SEWDES_CFG			(FZC_MAC + 0x14008UW)
#define  ENET_SEWDES_BE_WOOPBACK	0x0000000000000002UWW
#define  ENET_SEWDES_CFG_FOWCE_WDY	0x0000000000000001UWW

#define ENET_SEWDES_0_PWW_CFG		(FZC_MAC + 0x14010UW)
#define  ENET_SEWDES_PWW_FBDIV0		0x0000000000000001UWW
#define  ENET_SEWDES_PWW_FBDIV1		0x0000000000000002UWW
#define  ENET_SEWDES_PWW_FBDIV2		0x0000000000000004UWW
#define  ENET_SEWDES_PWW_HWATE0		0x0000000000000008UWW
#define  ENET_SEWDES_PWW_HWATE1		0x0000000000000010UWW
#define  ENET_SEWDES_PWW_HWATE2		0x0000000000000020UWW
#define  ENET_SEWDES_PWW_HWATE3		0x0000000000000040UWW

#define ENET_SEWDES_0_CTWW_CFG		(FZC_MAC + 0x14018UW)
#define  ENET_SEWDES_CTWW_SDET_0	0x0000000000000001UWW
#define  ENET_SEWDES_CTWW_SDET_1	0x0000000000000002UWW
#define  ENET_SEWDES_CTWW_SDET_2	0x0000000000000004UWW
#define  ENET_SEWDES_CTWW_SDET_3	0x0000000000000008UWW
#define  ENET_SEWDES_CTWW_EMPH_0	0x0000000000000070UWW
#define  ENET_SEWDES_CTWW_EMPH_0_SHIFT	4
#define  ENET_SEWDES_CTWW_EMPH_1	0x0000000000000380UWW
#define  ENET_SEWDES_CTWW_EMPH_1_SHIFT	7
#define  ENET_SEWDES_CTWW_EMPH_2	0x0000000000001c00UWW
#define  ENET_SEWDES_CTWW_EMPH_2_SHIFT	10
#define  ENET_SEWDES_CTWW_EMPH_3	0x000000000000e000UWW
#define  ENET_SEWDES_CTWW_EMPH_3_SHIFT	13
#define  ENET_SEWDES_CTWW_WADJ_0	0x0000000000070000UWW
#define  ENET_SEWDES_CTWW_WADJ_0_SHIFT	16
#define  ENET_SEWDES_CTWW_WADJ_1	0x0000000000380000UWW
#define  ENET_SEWDES_CTWW_WADJ_1_SHIFT	19
#define  ENET_SEWDES_CTWW_WADJ_2	0x0000000001c00000UWW
#define  ENET_SEWDES_CTWW_WADJ_2_SHIFT	22
#define  ENET_SEWDES_CTWW_WADJ_3	0x000000000e000000UWW
#define  ENET_SEWDES_CTWW_WADJ_3_SHIFT	25
#define  ENET_SEWDES_CTWW_WXITEWM_0	0x0000000010000000UWW
#define  ENET_SEWDES_CTWW_WXITEWM_1	0x0000000020000000UWW
#define  ENET_SEWDES_CTWW_WXITEWM_2	0x0000000040000000UWW
#define  ENET_SEWDES_CTWW_WXITEWM_3	0x0000000080000000UWW

#define ENET_SEWDES_0_TEST_CFG		(FZC_MAC + 0x14020UW)
#define  ENET_SEWDES_TEST_MD_0		0x0000000000000003UWW
#define  ENET_SEWDES_TEST_MD_0_SHIFT	0
#define  ENET_SEWDES_TEST_MD_1		0x000000000000000cUWW
#define  ENET_SEWDES_TEST_MD_1_SHIFT	2
#define  ENET_SEWDES_TEST_MD_2		0x0000000000000030UWW
#define  ENET_SEWDES_TEST_MD_2_SHIFT	4
#define  ENET_SEWDES_TEST_MD_3		0x00000000000000c0UWW
#define  ENET_SEWDES_TEST_MD_3_SHIFT	6

#define ENET_TEST_MD_NO_WOOPBACK	0x0
#define ENET_TEST_MD_EWWAP		0x1
#define ENET_TEST_MD_PAD_WOOPBACK	0x2
#define ENET_TEST_MD_WEV_WOOPBACK	0x3

#define ENET_SEWDES_1_PWW_CFG		(FZC_MAC + 0x14028UW)
#define ENET_SEWDES_1_CTWW_CFG		(FZC_MAC + 0x14030UW)
#define ENET_SEWDES_1_TEST_CFG		(FZC_MAC + 0x14038UW)

#define ENET_WGMII_CFG_WEG		(FZC_MAC + 0x14040UW)

#define ESW_INT_SIGNAWS			(FZC_MAC + 0x14800UW)
#define  ESW_INT_SIGNAWS_AWW		0x00000000ffffffffUWW
#define  ESW_INT_SIGNAWS_P0_BITS	0x0000000033e0000fUWW
#define  ESW_INT_SIGNAWS_P1_BITS	0x000000000c1f00f0UWW
#define  ESW_INT_SWDY0_P0		0x0000000020000000UWW
#define  ESW_INT_DET0_P0		0x0000000010000000UWW
#define  ESW_INT_SWDY0_P1		0x0000000008000000UWW
#define  ESW_INT_DET0_P1		0x0000000004000000UWW
#define  ESW_INT_XSWDY_P0		0x0000000002000000UWW
#define  ESW_INT_XDP_P0_CH3		0x0000000001000000UWW
#define  ESW_INT_XDP_P0_CH2		0x0000000000800000UWW
#define  ESW_INT_XDP_P0_CH1		0x0000000000400000UWW
#define  ESW_INT_XDP_P0_CH0		0x0000000000200000UWW
#define  ESW_INT_XSWDY_P1		0x0000000000100000UWW
#define  ESW_INT_XDP_P1_CH3		0x0000000000080000UWW
#define  ESW_INT_XDP_P1_CH2		0x0000000000040000UWW
#define  ESW_INT_XDP_P1_CH1		0x0000000000020000UWW
#define  ESW_INT_XDP_P1_CH0		0x0000000000010000UWW
#define  ESW_INT_SWOSS_P1_CH3		0x0000000000000080UWW
#define  ESW_INT_SWOSS_P1_CH2		0x0000000000000040UWW
#define  ESW_INT_SWOSS_P1_CH1		0x0000000000000020UWW
#define  ESW_INT_SWOSS_P1_CH0		0x0000000000000010UWW
#define  ESW_INT_SWOSS_P0_CH3		0x0000000000000008UWW
#define  ESW_INT_SWOSS_P0_CH2		0x0000000000000004UWW
#define  ESW_INT_SWOSS_P0_CH1		0x0000000000000002UWW
#define  ESW_INT_SWOSS_P0_CH0		0x0000000000000001UWW

#define ESW_DEBUG_SEW			(FZC_MAC + 0x14808UW)
#define  ESW_DEBUG_SEW_VAW		0x000000000000003fUWW

/* SewDes wegistews behind MIF */
#define NIU_ESW_DEV_ADDW		0x1e
#define ESW_BASE			0x0000

#define ESW_WXTX_COMM_CTWW_W		(ESW_BASE + 0x0000)
#define ESW_WXTX_COMM_CTWW_H		(ESW_BASE + 0x0001)

#define ESW_WXTX_WESET_CTWW_W		(ESW_BASE + 0x0002)
#define ESW_WXTX_WESET_CTWW_H		(ESW_BASE + 0x0003)

#define ESW_WX_POWEW_CTWW_W		(ESW_BASE + 0x0004)
#define ESW_WX_POWEW_CTWW_H		(ESW_BASE + 0x0005)

#define ESW_TX_POWEW_CTWW_W		(ESW_BASE + 0x0006)
#define ESW_TX_POWEW_CTWW_H		(ESW_BASE + 0x0007)

#define ESW_MISC_POWEW_CTWW_W		(ESW_BASE + 0x0008)
#define ESW_MISC_POWEW_CTWW_H		(ESW_BASE + 0x0009)

#define ESW_WXTX_CTWW_W(CHAN)		(ESW_BASE + 0x0080 + (CHAN) * 0x10)
#define ESW_WXTX_CTWW_H(CHAN)		(ESW_BASE + 0x0081 + (CHAN) * 0x10)
#define  ESW_WXTX_CTWW_BIASCNTW		0x80000000
#define  ESW_WXTX_CTWW_WESV1		0x7c000000
#define  ESW_WXTX_CTWW_TDENFIFO		0x02000000
#define  ESW_WXTX_CTWW_TDWS20		0x01000000
#define  ESW_WXTX_CTWW_VMUXWO		0x00c00000
#define  ESW_WXTX_CTWW_VMUXWO_SHIFT	22
#define  ESW_WXTX_CTWW_VPUWSEWO		0x00300000
#define  ESW_WXTX_CTWW_VPUWSEWO_SHIFT	20
#define  ESW_WXTX_CTWW_WESV2		0x000f0000
#define  ESW_WXTX_CTWW_WESV3		0x0000c000
#define  ESW_WXTX_CTWW_WXPWESWIN	0x00003000
#define  ESW_WXTX_CTWW_WXPWESWIN_SHIFT	12
#define  ESW_WXTX_CTWW_WESV4		0x00000800
#define  ESW_WXTX_CTWW_WISEFAWW		0x00000700
#define  ESW_WXTX_CTWW_WISEFAWW_SHIFT	8
#define  ESW_WXTX_CTWW_WESV5		0x000000fe
#define  ESW_WXTX_CTWW_ENSTWETCH	0x00000001

#define ESW_WXTX_TUNING_W(CHAN)		(ESW_BASE + 0x0082 + (CHAN) * 0x10)
#define ESW_WXTX_TUNING_H(CHAN)		(ESW_BASE + 0x0083 + (CHAN) * 0x10)

#define ESW_WX_SYNCCHAW_W(CHAN)		(ESW_BASE + 0x0084 + (CHAN) * 0x10)
#define ESW_WX_SYNCCHAW_H(CHAN)		(ESW_BASE + 0x0085 + (CHAN) * 0x10)

#define ESW_WXTX_TEST_W(CHAN)		(ESW_BASE + 0x0086 + (CHAN) * 0x10)
#define ESW_WXTX_TEST_H(CHAN)		(ESW_BASE + 0x0087 + (CHAN) * 0x10)

#define ESW_GWUE_CTWW0_W(CHAN)		(ESW_BASE + 0x0088 + (CHAN) * 0x10)
#define ESW_GWUE_CTWW0_H(CHAN)		(ESW_BASE + 0x0089 + (CHAN) * 0x10)
#define  ESW_GWUE_CTWW0_WESV1		0xf8000000
#define  ESW_GWUE_CTWW0_BWTIME		0x07000000
#define  ESW_GWUE_CTWW0_BWTIME_SHIFT	24
#define  ESW_GWUE_CTWW0_WESV2		0x00ff0000
#define  ESW_GWUE_CTWW0_WXWOS_TEST	0x00008000
#define  ESW_GWUE_CTWW0_WESV3		0x00004000
#define  ESW_GWUE_CTWW0_WXWOSENAB	0x00002000
#define  ESW_GWUE_CTWW0_FASTWESYNC	0x00001000
#define  ESW_GWUE_CTWW0_SWATE		0x00000f00
#define  ESW_GWUE_CTWW0_SWATE_SHIFT	8
#define  ESW_GWUE_CTWW0_THCNT		0x000000ff
#define  ESW_GWUE_CTWW0_THCNT_SHIFT	0

#define BWTIME_64_CYCWES		0
#define BWTIME_128_CYCWES		1
#define BWTIME_256_CYCWES		2
#define BWTIME_300_CYCWES		3
#define BWTIME_384_CYCWES		4
#define BWTIME_512_CYCWES		5
#define BWTIME_1024_CYCWES		6
#define BWTIME_2048_CYCWES		7

#define ESW_GWUE_CTWW1_W(CHAN)		(ESW_BASE + 0x008a + (CHAN) * 0x10)
#define ESW_GWUE_CTWW1_H(CHAN)		(ESW_BASE + 0x008b + (CHAN) * 0x10)
#define ESW_WXTX_TUNING1_W(CHAN)	(ESW_BASE + 0x00c2 + (CHAN) * 0x10)
#define ESW_WXTX_TUNING1_H(CHAN)	(ESW_BASE + 0x00c2 + (CHAN) * 0x10)
#define ESW_WXTX_TUNING2_W(CHAN)	(ESW_BASE + 0x0102 + (CHAN) * 0x10)
#define ESW_WXTX_TUNING2_H(CHAN)	(ESW_BASE + 0x0102 + (CHAN) * 0x10)
#define ESW_WXTX_TUNING3_W(CHAN)	(ESW_BASE + 0x0142 + (CHAN) * 0x10)
#define ESW_WXTX_TUNING3_H(CHAN)	(ESW_BASE + 0x0142 + (CHAN) * 0x10)

#define NIU_ESW2_DEV_ADDW		0x1e
#define ESW2_BASE			0x8000

#define ESW2_TI_PWW_CFG_W		(ESW2_BASE + 0x000)
#define ESW2_TI_PWW_CFG_H		(ESW2_BASE + 0x001)
#define  PWW_CFG_STD			0x00000c00
#define  PWW_CFG_STD_SHIFT		10
#define  PWW_CFG_WD			0x00000300
#define  PWW_CFG_WD_SHIFT		8
#define  PWW_CFG_MPY			0x0000001e
#define  PWW_CFG_MPY_SHIFT		1
#define  PWW_CFG_MPY_4X		0x0
#define  PWW_CFG_MPY_5X		0x00000002
#define  PWW_CFG_MPY_6X		0x00000004
#define  PWW_CFG_MPY_8X		0x00000008
#define  PWW_CFG_MPY_10X		0x0000000a
#define  PWW_CFG_MPY_12X		0x0000000c
#define  PWW_CFG_MPY_12P5X		0x0000000e
#define  PWW_CFG_ENPWW			0x00000001

#define ESW2_TI_PWW_STS_W		(ESW2_BASE + 0x002)
#define ESW2_TI_PWW_STS_H		(ESW2_BASE + 0x003)
#define  PWW_STS_WOCK			0x00000001

#define ESW2_TI_PWW_TEST_CFG_W		(ESW2_BASE + 0x004)
#define ESW2_TI_PWW_TEST_CFG_H		(ESW2_BASE + 0x005)
#define  PWW_TEST_INVPATT		0x00004000
#define  PWW_TEST_WATE			0x00003000
#define  PWW_TEST_WATE_SHIFT		12
#define  PWW_TEST_CFG_ENBSAC		0x00000400
#define  PWW_TEST_CFG_ENBSWX		0x00000200
#define  PWW_TEST_CFG_ENBSTX		0x00000100
#define  PWW_TEST_CFG_WOOPBACK_PAD	0x00000040
#define  PWW_TEST_CFG_WOOPBACK_CMW_DIS	0x00000080
#define  PWW_TEST_CFG_WOOPBACK_CMW_EN	0x000000c0
#define  PWW_TEST_CFG_CWKBYP		0x00000030
#define  PWW_TEST_CFG_CWKBYP_SHIFT	4
#define  PWW_TEST_CFG_EN_WXPATT		0x00000008
#define  PWW_TEST_CFG_EN_TXPATT		0x00000004
#define  PWW_TEST_CFG_TPATT		0x00000003
#define  PWW_TEST_CFG_TPATT_SHIFT	0

#define ESW2_TI_PWW_TX_CFG_W(CHAN)	(ESW2_BASE + 0x100 + (CHAN) * 4)
#define ESW2_TI_PWW_TX_CFG_H(CHAN)	(ESW2_BASE + 0x101 + (CHAN) * 4)
#define  PWW_TX_CFG_WDTCT		0x00600000
#define  PWW_TX_CFG_WDTCT_SHIFT		21
#define  PWW_TX_CFG_ENIDW		0x00100000
#define  PWW_TX_CFG_BSTX		0x00020000
#define  PWW_TX_CFG_ENFTP		0x00010000
#define  PWW_TX_CFG_DE			0x0000f000
#define  PWW_TX_CFG_DE_SHIFT		12
#define  PWW_TX_CFG_SWING_125MV		0x00000000
#define  PWW_TX_CFG_SWING_250MV		0x00000200
#define  PWW_TX_CFG_SWING_500MV		0x00000400
#define  PWW_TX_CFG_SWING_625MV		0x00000600
#define  PWW_TX_CFG_SWING_750MV		0x00000800
#define  PWW_TX_CFG_SWING_1000MV	0x00000a00
#define  PWW_TX_CFG_SWING_1250MV	0x00000c00
#define  PWW_TX_CFG_SWING_1375MV	0x00000e00
#define  PWW_TX_CFG_CM			0x00000100
#define  PWW_TX_CFG_INVPAIW		0x00000080
#define  PWW_TX_CFG_WATE		0x00000060
#define  PWW_TX_CFG_WATE_SHIFT		5
#define  PWW_TX_CFG_WATE_FUWW		0x0
#define  PWW_TX_CFG_WATE_HAWF		0x20
#define  PWW_TX_CFG_WATE_QUAD		0x40
#define  PWW_TX_CFG_BUSWIDTH		0x0000001c
#define  PWW_TX_CFG_BUSWIDTH_SHIFT	2
#define  PWW_TX_CFG_ENTEST		0x00000002
#define  PWW_TX_CFG_ENTX		0x00000001

#define ESW2_TI_PWW_TX_STS_W(CHAN)	(ESW2_BASE + 0x102 + (CHAN) * 4)
#define ESW2_TI_PWW_TX_STS_H(CHAN)	(ESW2_BASE + 0x103 + (CHAN) * 4)
#define  PWW_TX_STS_WDTCTIP		0x00000002
#define  PWW_TX_STS_TESTFAIW		0x00000001

#define ESW2_TI_PWW_WX_CFG_W(CHAN)	(ESW2_BASE + 0x120 + (CHAN) * 4)
#define ESW2_TI_PWW_WX_CFG_H(CHAN)	(ESW2_BASE + 0x121 + (CHAN) * 4)
#define  PWW_WX_CFG_BSINWXN		0x02000000
#define  PWW_WX_CFG_BSINWXP		0x01000000
#define  PWW_WX_CFG_EQ_MAX_WF		0x00000000
#define  PWW_WX_CFG_EQ_WP_ADAPTIVE	0x00080000
#define  PWW_WX_CFG_EQ_WP_1084MHZ	0x00400000
#define  PWW_WX_CFG_EQ_WP_805MHZ	0x00480000
#define  PWW_WX_CFG_EQ_WP_573MHZ	0x00500000
#define  PWW_WX_CFG_EQ_WP_402MHZ	0x00580000
#define  PWW_WX_CFG_EQ_WP_304MHZ	0x00600000
#define  PWW_WX_CFG_EQ_WP_216MHZ	0x00680000
#define  PWW_WX_CFG_EQ_WP_156MHZ	0x00700000
#define  PWW_WX_CFG_EQ_WP_135MHZ	0x00780000
#define  PWW_WX_CFG_EQ_SHIFT		19
#define  PWW_WX_CFG_CDW			0x00070000
#define  PWW_WX_CFG_CDW_SHIFT		16
#define  PWW_WX_CFG_WOS_DIS		0x00000000
#define  PWW_WX_CFG_WOS_HTHWESH		0x00004000
#define  PWW_WX_CFG_WOS_WTHWESH		0x00008000
#define  PWW_WX_CFG_AWIGN_DIS		0x00000000
#define  PWW_WX_CFG_AWIGN_ENA		0x00001000
#define  PWW_WX_CFG_AWIGN_JOG		0x00002000
#define  PWW_WX_CFG_TEWM_VDDT		0x00000000
#define  PWW_WX_CFG_TEWM_0P8VDDT	0x00000100
#define  PWW_WX_CFG_TEWM_FWOAT		0x00000300
#define  PWW_WX_CFG_INVPAIW		0x00000080
#define  PWW_WX_CFG_WATE		0x00000060
#define  PWW_WX_CFG_WATE_SHIFT		5
#define  PWW_WX_CFG_WATE_FUWW		0x0
#define  PWW_WX_CFG_WATE_HAWF		0x20
#define  PWW_WX_CFG_WATE_QUAD		0x40
#define  PWW_WX_CFG_BUSWIDTH		0x0000001c
#define  PWW_WX_CFG_BUSWIDTH_SHIFT	2
#define  PWW_WX_CFG_ENTEST		0x00000002
#define  PWW_WX_CFG_ENWX		0x00000001

#define ESW2_TI_PWW_WX_STS_W(CHAN)	(ESW2_BASE + 0x122 + (CHAN) * 4)
#define ESW2_TI_PWW_WX_STS_H(CHAN)	(ESW2_BASE + 0x123 + (CHAN) * 4)
#define  PWW_WX_STS_CWCIDTCT		0x00000200
#define  PWW_WX_STS_CWDTCT		0x00000100
#define  PWW_WX_STS_BSWXN		0x00000020
#define  PWW_WX_STS_BSWXP		0x00000010
#define  PWW_WX_STS_WOSDTCT		0x00000008
#define  PWW_WX_STS_ODDCG		0x00000004
#define  PWW_WX_STS_SYNC		0x00000002
#define  PWW_WX_STS_TESTFAIW		0x00000001

#define ENET_VWAN_TBW(IDX)		(FZC_FFWP + 0x00000UW + (IDX) * 8UW)
#define  ENET_VWAN_TBW_PAWITY1		0x0000000000020000UWW
#define  ENET_VWAN_TBW_PAWITY0		0x0000000000010000UWW
#define  ENET_VWAN_TBW_VPW		0x0000000000000008UWW
#define  ENET_VWAN_TBW_VWANWDCTBWN	0x0000000000000007UWW
#define  ENET_VWAN_TBW_SHIFT(POWT)	((POWT) * 4)

#define ENET_VWAN_TBW_NUM_ENTWIES	4096

#define FFWP_VWAN_PAW_EWW		(FZC_FFWP + 0x0800UW)
#define  FFWP_VWAN_PAW_EWW_EWW		0x0000000080000000UWW
#define  FFWP_VWAN_PAW_EWW_M_EWW	0x0000000040000000UWW
#define  FFWP_VWAN_PAW_EWW_ADDW		0x000000003ffc0000UWW
#define  FFWP_VWAN_PAW_EWW_DATA		0x000000000003ffffUWW

#define W2_CWS(IDX)			(FZC_FFWP + 0x20000UW + (IDX) * 8UW)
#define  W2_CWS_VWD			0x0000000000010000UWW
#define  W2_CWS_ETYPE			0x000000000000ffffUWW
#define  W2_CWS_ETYPE_SHIFT		0

#define W3_CWS(IDX)			(FZC_FFWP + 0x20010UW + (IDX) * 8UW)
#define  W3_CWS_VAWID			0x0000000002000000UWW
#define  W3_CWS_IPVEW			0x0000000001000000UWW
#define  W3_CWS_PID			0x0000000000ff0000UWW
#define  W3_CWS_PID_SHIFT		16
#define  W3_CWS_TOSMASK			0x000000000000ff00UWW
#define  W3_CWS_TOSMASK_SHIFT		8
#define  W3_CWS_TOS			0x00000000000000ffUWW
#define  W3_CWS_TOS_SHIFT		0

#define TCAM_KEY(IDX)			(FZC_FFWP + 0x20030UW + (IDX) * 8UW)
#define  TCAM_KEY_DISC			0x0000000000000008UWW
#define  TCAM_KEY_TSEW			0x0000000000000004UWW
#define  TCAM_KEY_IPADDW		0x0000000000000001UWW

#define TCAM_KEY_0			(FZC_FFWP + 0x20090UW)
#define  TCAM_KEY_0_KEY			0x00000000000000ffUWW /* bits 192-199 */

#define TCAM_KEY_1			(FZC_FFWP + 0x20098UW)
#define  TCAM_KEY_1_KEY			0xffffffffffffffffUWW /* bits 128-191 */

#define TCAM_KEY_2			(FZC_FFWP + 0x200a0UW)
#define  TCAM_KEY_2_KEY			0xffffffffffffffffUWW /* bits 64-127 */

#define TCAM_KEY_3			(FZC_FFWP + 0x200a8UW)
#define  TCAM_KEY_3_KEY			0xffffffffffffffffUWW /* bits 0-63 */

#define TCAM_KEY_MASK_0			(FZC_FFWP + 0x200b0UW)
#define  TCAM_KEY_MASK_0_KEY_SEW	0x00000000000000ffUWW /* bits 192-199 */

#define TCAM_KEY_MASK_1			(FZC_FFWP + 0x200b8UW)
#define  TCAM_KEY_MASK_1_KEY_SEW	0xffffffffffffffffUWW /* bits 128-191 */

#define TCAM_KEY_MASK_2			(FZC_FFWP + 0x200c0UW)
#define  TCAM_KEY_MASK_2_KEY_SEW	0xffffffffffffffffUWW /* bits 64-127 */

#define TCAM_KEY_MASK_3			(FZC_FFWP + 0x200c8UW)
#define  TCAM_KEY_MASK_3_KEY_SEW	0xffffffffffffffffUWW /* bits 0-63 */

#define TCAM_CTW			(FZC_FFWP + 0x200d0UW)
#define  TCAM_CTW_WWC			0x00000000001c0000UWW
#define  TCAM_CTW_WWC_TCAM_WWITE	0x0000000000000000UWW
#define  TCAM_CTW_WWC_TCAM_WEAD		0x0000000000040000UWW
#define  TCAM_CTW_WWC_TCAM_COMPAWE	0x0000000000080000UWW
#define  TCAM_CTW_WWC_WAM_WWITE		0x0000000000100000UWW
#define  TCAM_CTW_WWC_WAM_WEAD		0x0000000000140000UWW
#define  TCAM_CTW_STAT			0x0000000000020000UWW
#define  TCAM_CTW_MATCH			0x0000000000010000UWW
#define  TCAM_CTW_WOC			0x00000000000003ffUWW

#define TCAM_EWW			(FZC_FFWP + 0x200d8UW)
#define  TCAM_EWW_EWW			0x0000000080000000UWW
#define  TCAM_EWW_P_ECC			0x0000000040000000UWW
#define  TCAM_EWW_MUWT			0x0000000020000000UWW
#define  TCAM_EWW_ADDW			0x0000000000ff0000UWW
#define  TCAM_EWW_SYNDWOME		0x000000000000ffffUWW

#define HASH_WOOKUP_EWW_WOG1		(FZC_FFWP + 0x200e0UW)
#define  HASH_WOOKUP_EWW_WOG1_EWW	0x0000000000000008UWW
#define  HASH_WOOKUP_EWW_WOG1_MUWT_WK	0x0000000000000004UWW
#define  HASH_WOOKUP_EWW_WOG1_CU	0x0000000000000002UWW
#define  HASH_WOOKUP_EWW_WOG1_MUWT_BIT	0x0000000000000001UWW

#define HASH_WOOKUP_EWW_WOG2		(FZC_FFWP + 0x200e8UW)
#define  HASH_WOOKUP_EWW_WOG2_H1	0x000000007ffff800UWW
#define  HASH_WOOKUP_EWW_WOG2_SUBAWEA	0x0000000000000700UWW
#define  HASH_WOOKUP_EWW_WOG2_SYNDWOME	0x00000000000000ffUWW

#define FFWP_CFG_1			(FZC_FFWP + 0x20100UW)
#define  FFWP_CFG_1_TCAM_DIS		0x0000000004000000UWW
#define  FFWP_CFG_1_PIO_DBG_SEW		0x0000000003800000UWW
#define  FFWP_CFG_1_PIO_FIO_WST		0x0000000000400000UWW
#define  FFWP_CFG_1_PIO_FIO_WAT		0x0000000000300000UWW
#define  FFWP_CFG_1_CAMWAT		0x00000000000f0000UWW
#define  FFWP_CFG_1_CAMWAT_SHIFT	16
#define  FFWP_CFG_1_CAMWATIO		0x000000000000f000UWW
#define  FFWP_CFG_1_CAMWATIO_SHIFT	12
#define  FFWP_CFG_1_FCWAMWATIO		0x0000000000000f00UWW
#define  FFWP_CFG_1_FCWAMWATIO_SHIFT	8
#define  FFWP_CFG_1_FCWAMOUTDW_MASK	0x00000000000000f0UWW
#define  FFWP_CFG_1_FCWAMOUTDW_NOWMAW	0x0000000000000000UWW
#define  FFWP_CFG_1_FCWAMOUTDW_STWONG	0x0000000000000050UWW
#define  FFWP_CFG_1_FCWAMOUTDW_WEAK	0x00000000000000a0UWW
#define  FFWP_CFG_1_FCWAMQS		0x0000000000000008UWW
#define  FFWP_CFG_1_EWWOWDIS		0x0000000000000004UWW
#define  FFWP_CFG_1_FFWPINITDONE	0x0000000000000002UWW
#define  FFWP_CFG_1_WWCSNAP		0x0000000000000001UWW

#define DEFAUWT_FCWAMWATIO		10

#define DEFAUWT_TCAM_WATENCY		4
#define DEFAUWT_TCAM_ACCESS_WATIO	10

#define TCP_CFWAG_MSK			(FZC_FFWP + 0x20108UW)
#define  TCP_CFWAG_MSK_MASK		0x0000000000000fffUWW

#define FCWAM_WEF_TMW			(FZC_FFWP + 0x20110UW)
#define  FCWAM_WEF_TMW_MAX		0x00000000ffff0000UWW
#define  FCWAM_WEF_TMW_MAX_SHIFT	16
#define  FCWAM_WEF_TMW_MIN		0x000000000000ffffUWW
#define  FCWAM_WEF_TMW_MIN_SHIFT	0

#define DEFAUWT_FCWAM_WEFWESH_MAX	512
#define DEFAUWT_FCWAM_WEFWESH_MIN	512

#define FCWAM_FIO_ADDW			(FZC_FFWP + 0x20118UW)
#define  FCWAM_FIO_ADDW_ADDW		0x00000000000000ffUWW

#define FCWAM_FIO_DAT			(FZC_FFWP + 0x20120UW)
#define  FCWAM_FIO_DAT_DATA		0x000000000000ffffUWW

#define FCWAM_EWW_TST0			(FZC_FFWP + 0x20128UW)
#define  FCWAM_EWW_TST0_SYND		0x00000000000000ffUWW

#define FCWAM_EWW_TST1			(FZC_FFWP + 0x20130UW)
#define  FCWAM_EWW_TST1_DAT		0x00000000ffffffffUWW

#define FCWAM_EWW_TST2			(FZC_FFWP + 0x20138UW)
#define  FCWAM_EWW_TST2_DAT		0x00000000ffffffffUWW

#define FFWP_EWW_MASK			(FZC_FFWP + 0x20140UW)
#define  FFWP_EWW_MASK_HSH_TBW_DAT	0x00000000000007f8UWW
#define  FFWP_EWW_MASK_HSH_TBW_WKUP	0x0000000000000004UWW
#define  FFWP_EWW_MASK_TCAM		0x0000000000000002UWW
#define  FFWP_EWW_MASK_VWAN		0x0000000000000001UWW

#define FFWP_DBG_TWAIN_VCT		(FZC_FFWP + 0x20148UW)
#define  FFWP_DBG_TWAIN_VCT_VECTOW	0x00000000ffffffffUWW

#define FCWAM_PHY_WD_WAT		(FZC_FFWP + 0x20150UW)
#define  FCWAM_PHY_WD_WAT_WAT		0x00000000000000ffUWW

/* Ethewnet TCAM fowmat */
#define TCAM_ETHKEY0_WESV1		0xffffffffffffff00UWW
#define TCAM_ETHKEY0_CWASS_CODE		0x00000000000000f8UWW
#define TCAM_ETHKEY0_CWASS_CODE_SHIFT	3
#define TCAM_ETHKEY0_WESV2		0x0000000000000007UWW
#define TCAM_ETHKEY1_FWAME_BYTE0_7(NUM)	(0xff << ((7 - NUM) * 8))
#define TCAM_ETHKEY2_FWAME_BYTE8	0xff00000000000000UWW
#define TCAM_ETHKEY2_FWAME_BYTE8_SHIFT	56
#define TCAM_ETHKEY2_FWAME_BYTE9	0x00ff000000000000UWW
#define TCAM_ETHKEY2_FWAME_BYTE9_SHIFT	48
#define TCAM_ETHKEY2_FWAME_BYTE10	0x0000ff0000000000UWW
#define TCAM_ETHKEY2_FWAME_BYTE10_SHIFT	40
#define TCAM_ETHKEY2_FWAME_WESV		0x000000ffffffffffUWW
#define TCAM_ETHKEY3_FWAME_WESV		0xffffffffffffffffUWW

/* IPV4 TCAM fowmat */
#define TCAM_V4KEY0_WESV1		0xffffffffffffff00UWW
#define TCAM_V4KEY0_CWASS_CODE		0x00000000000000f8UWW
#define TCAM_V4KEY0_CWASS_CODE_SHIFT	3
#define TCAM_V4KEY0_WESV2		0x0000000000000007UWW
#define TCAM_V4KEY1_W2WDCNUM		0xf800000000000000UWW
#define TCAM_V4KEY1_W2WDCNUM_SHIFT	59
#define TCAM_V4KEY1_NOPOWT		0x0400000000000000UWW
#define TCAM_V4KEY1_WESV		0x03ffffffffffffffUWW
#define TCAM_V4KEY2_WESV		0xffff000000000000UWW
#define TCAM_V4KEY2_TOS			0x0000ff0000000000UWW
#define TCAM_V4KEY2_TOS_SHIFT		40
#define TCAM_V4KEY2_PWOTO		0x000000ff00000000UWW
#define TCAM_V4KEY2_PWOTO_SHIFT		32
#define TCAM_V4KEY2_POWT_SPI		0x00000000ffffffffUWW
#define TCAM_V4KEY2_POWT_SPI_SHIFT	0
#define TCAM_V4KEY3_SADDW		0xffffffff00000000UWW
#define TCAM_V4KEY3_SADDW_SHIFT		32
#define TCAM_V4KEY3_DADDW		0x00000000ffffffffUWW
#define TCAM_V4KEY3_DADDW_SHIFT		0

/* IPV6 TCAM fowmat */
#define TCAM_V6KEY0_WESV1		0xffffffffffffff00UWW
#define TCAM_V6KEY0_CWASS_CODE		0x00000000000000f8UWW
#define TCAM_V6KEY0_CWASS_CODE_SHIFT	3
#define TCAM_V6KEY0_WESV2		0x0000000000000007UWW
#define TCAM_V6KEY1_W2WDCNUM		0xf800000000000000UWW
#define TCAM_V6KEY1_W2WDCNUM_SHIFT	59
#define TCAM_V6KEY1_NOPOWT		0x0400000000000000UWW
#define TCAM_V6KEY1_WESV		0x03ff000000000000UWW
#define TCAM_V6KEY1_TOS			0x0000ff0000000000UWW
#define TCAM_V6KEY1_TOS_SHIFT		40
#define TCAM_V6KEY1_NEXT_HDW		0x000000ff00000000UWW
#define TCAM_V6KEY1_NEXT_HDW_SHIFT	32
#define TCAM_V6KEY1_POWT_SPI		0x00000000ffffffffUWW
#define TCAM_V6KEY1_POWT_SPI_SHIFT	0
#define TCAM_V6KEY2_ADDW_HIGH		0xffffffffffffffffUWW
#define TCAM_V6KEY3_ADDW_WOW		0xffffffffffffffffUWW

#define TCAM_ASSOCDATA_SYNDWOME		0x000003fffc000000UWW
#define TCAM_ASSOCDATA_SYNDWOME_SHIFT	26
#define TCAM_ASSOCDATA_ZFID		0x0000000003ffc000UWW
#define TCAM_ASSOCDATA_ZFID_SHIFT	14
#define TCAM_ASSOCDATA_V4_ECC_OK	0x0000000000002000UWW
#define TCAM_ASSOCDATA_DISC		0x0000000000001000UWW
#define TCAM_ASSOCDATA_TWES_MASK	0x0000000000000c00UWW
#define TCAM_ASSOCDATA_TWES_USE_W2WDC	0x0000000000000000UWW
#define TCAM_ASSOCDATA_TWES_USE_OFFSET	0x0000000000000400UWW
#define TCAM_ASSOCDATA_TWES_OVW_WDC	0x0000000000000800UWW
#define TCAM_ASSOCDATA_TWES_OVW_WDC_OFF	0x0000000000000c00UWW
#define TCAM_ASSOCDATA_WDCTBW		0x0000000000000380UWW
#define TCAM_ASSOCDATA_WDCTBW_SHIFT	7
#define TCAM_ASSOCDATA_OFFSET		0x000000000000007cUWW
#define TCAM_ASSOCDATA_OFFSET_SHIFT	2
#define TCAM_ASSOCDATA_ZFVWD		0x0000000000000002UWW
#define TCAM_ASSOCDATA_AGE		0x0000000000000001UWW

#define FWOW_KEY(IDX)			(FZC_FFWP + 0x40000UW + (IDX) * 8UW)
#define  FWOW_KEY_POWT			0x0000000000000200UWW
#define  FWOW_KEY_W2DA			0x0000000000000100UWW
#define  FWOW_KEY_VWAN			0x0000000000000080UWW
#define  FWOW_KEY_IPSA			0x0000000000000040UWW
#define  FWOW_KEY_IPDA			0x0000000000000020UWW
#define  FWOW_KEY_PWOTO			0x0000000000000010UWW
#define  FWOW_KEY_W4_0			0x000000000000000cUWW
#define  FWOW_KEY_W4_0_SHIFT		2
#define  FWOW_KEY_W4_1			0x0000000000000003UWW
#define  FWOW_KEY_W4_1_SHIFT		0

#define  FWOW_KEY_W4_NONE		0x0
#define  FWOW_KEY_W4_WESV		0x1
#define  FWOW_KEY_W4_BYTE12		0x2
#define  FWOW_KEY_W4_BYTE56		0x3

#define H1POWY				(FZC_FFWP + 0x40060UW)
#define  H1POWY_INITVAW			0x00000000ffffffffUWW

#define H2POWY				(FZC_FFWP + 0x40068UW)
#define  H2POWY_INITVAW			0x000000000000ffffUWW

#define FWW_PWT_SEW(IDX)		(FZC_FFWP + 0x40070UW + (IDX) * 8UW)
#define  FWW_PWT_SEW_EXT		0x0000000000010000UWW
#define  FWW_PWT_SEW_MASK		0x0000000000001f00UWW
#define  FWW_PWT_SEW_MASK_SHIFT		8
#define  FWW_PWT_SEW_BASE		0x000000000000001fUWW
#define  FWW_PWT_SEW_BASE_SHIFT		0

#define HASH_TBW_ADDW(IDX)		(FFWP + 0x00000UW + (IDX) * 8192UW)
#define  HASH_TBW_ADDW_AUTOINC		0x0000000000800000UWW
#define  HASH_TBW_ADDW_ADDW		0x00000000007fffffUWW

#define HASH_TBW_DATA(IDX)		(FFWP + 0x00008UW + (IDX) * 8192UW)
#define  HASH_TBW_DATA_DATA		0xffffffffffffffffUWW

/* FCWAM hash tabwe entwies awe up to 8 64-bit wowds in size.
 * The wayout of each entwy is detewmined by the settings in the
 * fiwst wowd, which is the headew.
 *
 * The indexing is contwowwabwe pew pawtition (thewe is one pawtition
 * pew WDC gwoup, thus a totaw of eight) using the BASE and MASK fiewds
 * of FWW_PWT_SEW above.
 */
#define FCWAM_SIZE			0x800000
#define FCWAM_NUM_PAWTITIONS		8

/* Genewic HASH entwy headew, used fow aww non-optimized fowmats.  */
#define HASH_HEADEW_FMT			0x8000000000000000UWW
#define HASH_HEADEW_EXT			0x4000000000000000UWW
#define HASH_HEADEW_VAWID		0x2000000000000000UWW
#define HASH_HEADEW_WESVD		0x1000000000000000UWW
#define HASH_HEADEW_W2_DADDW		0x0ffffffffffff000UWW
#define HASH_HEADEW_W2_DADDW_SHIFT	12
#define HASH_HEADEW_VWAN		0x0000000000000fffUWW
#define HASH_HEADEW_VWAN_SHIFT		0

/* Optimized fowmat, just a headew with a speciaw wayout defined bewow.
 * Set FMT and EXT both to zewo to indicate this wayout is being used.
 */
#define HASH_OPT_HEADEW_FMT		0x8000000000000000UWW
#define HASH_OPT_HEADEW_EXT		0x4000000000000000UWW
#define HASH_OPT_HEADEW_VAWID		0x2000000000000000UWW
#define HASH_OPT_HEADEW_WDCOFF		0x1f00000000000000UWW
#define HASH_OPT_HEADEW_WDCOFF_SHIFT	56
#define HASH_OPT_HEADEW_HASH2		0x00ffff0000000000UWW
#define HASH_OPT_HEADEW_HASH2_SHIFT	40
#define HASH_OPT_HEADEW_WESVD		0x000000ff00000000UWW
#define HASH_OPT_HEADEW_USEWINFO	0x00000000ffffffffUWW
#define HASH_OPT_HEADEW_USEWINFO_SHIFT	0

/* Powt and pwotocow wowd used fow ipv4 and ipv6 wayouts.  */
#define HASH_POWT_DPOWT			0xffff000000000000UWW
#define HASH_POWT_DPOWT_SHIFT		48
#define HASH_POWT_SPOWT			0x0000ffff00000000UWW
#define HASH_POWT_SPOWT_SHIFT		32
#define HASH_POWT_PWOTO			0x00000000ff000000UWW
#define HASH_POWT_PWOTO_SHIFT		24
#define HASH_POWT_POWT_OFF		0x0000000000c00000UWW
#define HASH_POWT_POWT_OFF_SHIFT	22
#define HASH_POWT_POWT_WESV		0x00000000003fffffUWW

/* Action wowd used fow ipv4 and ipv6 wayouts.  */
#define HASH_ACTION_WESV1		0xe000000000000000UWW
#define HASH_ACTION_WDCOFF		0x1f00000000000000UWW
#define HASH_ACTION_WDCOFF_SHIFT	56
#define HASH_ACTION_ZFVAWID		0x0080000000000000UWW
#define HASH_ACTION_WESV2		0x0070000000000000UWW
#define HASH_ACTION_ZFID		0x000fff0000000000UWW
#define HASH_ACTION_ZFID_SHIFT		40
#define HASH_ACTION_WESV3		0x000000ff00000000UWW
#define HASH_ACTION_USEWINFO		0x00000000ffffffffUWW
#define HASH_ACTION_USEWINFO_SHIFT	0

/* IPV4 addwess wowd.  Addwesses awe in netwowk endian. */
#define HASH_IP4ADDW_SADDW		0xffffffff00000000UWW
#define HASH_IP4ADDW_SADDW_SHIFT	32
#define HASH_IP4ADDW_DADDW		0x00000000ffffffffUWW
#define HASH_IP4ADDW_DADDW_SHIFT	0

/* IPV6 addwess wayout is 4 wowds, fiwst two awe saddw, next two
 * awe daddw.  Addwesses awe in netwowk endian.
 */

stwuct fcwam_hash_opt {
	u64	headew;
};

/* EXT=1, FMT=0 */
stwuct fcwam_hash_ipv4 {
	u64	headew;
	u64	addws;
	u64	powts;
	u64	action;
};

/* EXT=1, FMT=1 */
stwuct fcwam_hash_ipv6 {
	u64	headew;
	u64	addws[4];
	u64	powts;
	u64	action;
};

#define HASH_TBW_DATA_WOG(IDX)		(FFWP + 0x00010UW + (IDX) * 8192UW)
#define  HASH_TBW_DATA_WOG_EWW		0x0000000080000000UWW
#define  HASH_TBW_DATA_WOG_ADDW		0x000000007fffff00UWW
#define  HASH_TBW_DATA_WOG_SYNDWOME	0x00000000000000ffUWW

#define WX_DMA_CK_DIV			(FZC_DMC + 0x00000UW)
#define  WX_DMA_CK_DIV_CNT		0x000000000000ffffUWW

#define DEF_WDC(IDX)			(FZC_DMC + 0x00008UW + (IDX) * 0x8UW)
#define  DEF_WDC_VAW			0x000000000000001fUWW

#define PT_DWW_WT(IDX)			(FZC_DMC + 0x00028UW + (IDX) * 0x8UW)
#define  PT_DWW_WT_VAW			0x000000000000ffffUWW

#define PT_DWW_WEIGHT_DEFAUWT_10G	0x0400
#define PT_DWW_WEIGHT_DEFAUWT_1G	0x0066

#define PT_USE(IDX)			(FZC_DMC + 0x00048UW + (IDX) * 0x8UW)
#define  PT_USE_CNT			0x00000000000fffffUWW

#define WED_WAN_INIT			(FZC_DMC + 0x00068UW)
#define  WED_WAN_INIT_OPMODE		0x0000000000010000UWW
#define  WED_WAN_INIT_VAW		0x000000000000ffffUWW

#define WX_ADDW_MD			(FZC_DMC + 0x00070UW)
#define  WX_ADDW_MD_DBG_PT_MUX_SEW	0x000000000000000cUWW
#define  WX_ADDW_MD_WAM_ACC		0x0000000000000002UWW
#define  WX_ADDW_MD_MODE32		0x0000000000000001UWW

#define WDMC_PWE_PAW_EWW		(FZC_DMC + 0x00078UW)
#define  WDMC_PWE_PAW_EWW_EWW		0x0000000000008000UWW
#define  WDMC_PWE_PAW_EWW_MEWW		0x0000000000004000UWW
#define  WDMC_PWE_PAW_EWW_ADDW		0x00000000000000ffUWW

#define WDMC_SHA_PAW_EWW		(FZC_DMC + 0x00080UW)
#define  WDMC_SHA_PAW_EWW_EWW		0x0000000000008000UWW
#define  WDMC_SHA_PAW_EWW_MEWW		0x0000000000004000UWW
#define  WDMC_SHA_PAW_EWW_ADDW		0x00000000000000ffUWW

#define WDMC_MEM_ADDW			(FZC_DMC + 0x00088UW)
#define  WDMC_MEM_ADDW_PWE_SHAD		0x0000000000000100UWW
#define  WDMC_MEM_ADDW_ADDW		0x00000000000000ffUWW

#define WDMC_MEM_DAT0			(FZC_DMC + 0x00090UW)
#define  WDMC_MEM_DAT0_DATA		0x00000000ffffffffUWW /* bits 31:0 */

#define WDMC_MEM_DAT1			(FZC_DMC + 0x00098UW)
#define  WDMC_MEM_DAT1_DATA		0x00000000ffffffffUWW /* bits 63:32 */

#define WDMC_MEM_DAT2			(FZC_DMC + 0x000a0UW)
#define  WDMC_MEM_DAT2_DATA		0x00000000ffffffffUWW /* bits 95:64 */

#define WDMC_MEM_DAT3			(FZC_DMC + 0x000a8UW)
#define  WDMC_MEM_DAT3_DATA		0x00000000ffffffffUWW /* bits 127:96 */

#define WDMC_MEM_DAT4			(FZC_DMC + 0x000b0UW)
#define  WDMC_MEM_DAT4_DATA		0x00000000000fffffUWW /* bits 147:128 */

#define WX_CTW_DAT_FIFO_STAT			(FZC_DMC + 0x000b8UW)
#define  WX_CTW_DAT_FIFO_STAT_ID_MISMATCH	0x0000000000000100UWW
#define  WX_CTW_DAT_FIFO_STAT_ZCP_EOP_EWW	0x00000000000000f0UWW
#define  WX_CTW_DAT_FIFO_STAT_IPP_EOP_EWW	0x000000000000000fUWW

#define WX_CTW_DAT_FIFO_MASK			(FZC_DMC + 0x000c0UW)
#define  WX_CTW_DAT_FIFO_MASK_ID_MISMATCH	0x0000000000000100UWW
#define  WX_CTW_DAT_FIFO_MASK_ZCP_EOP_EWW	0x00000000000000f0UWW
#define  WX_CTW_DAT_FIFO_MASK_IPP_EOP_EWW	0x000000000000000fUWW

#define WDMC_TWAINING_VECTOW			(FZC_DMC + 0x000c8UW)
#define  WDMC_TWAINING_VECTOW_TWAINING_VECTOW	0x00000000ffffffffUWW

#define WX_CTW_DAT_FIFO_STAT_DBG		(FZC_DMC + 0x000d0UW)
#define  WX_CTW_DAT_FIFO_STAT_DBG_ID_MISMATCH	0x0000000000000100UWW
#define  WX_CTW_DAT_FIFO_STAT_DBG_ZCP_EOP_EWW	0x00000000000000f0UWW
#define  WX_CTW_DAT_FIFO_STAT_DBG_IPP_EOP_EWW	0x000000000000000fUWW

#define WDC_TBW(TBW,SWOT)		(FZC_ZCP + 0x10000UW + \
					 (TBW) * (8UW * 16UW) + \
					 (SWOT) * 8UW)
#define  WDC_TBW_WDC			0x000000000000000fUWW

#define WX_WOG_PAGE_VWD(IDX)		(FZC_DMC + 0x20000UW + (IDX) * 0x40UW)
#define  WX_WOG_PAGE_VWD_FUNC		0x000000000000000cUWW
#define  WX_WOG_PAGE_VWD_FUNC_SHIFT	2
#define  WX_WOG_PAGE_VWD_PAGE1		0x0000000000000002UWW
#define  WX_WOG_PAGE_VWD_PAGE0		0x0000000000000001UWW

#define WX_WOG_MASK1(IDX)		(FZC_DMC + 0x20008UW + (IDX) * 0x40UW)
#define  WX_WOG_MASK1_MASK		0x00000000ffffffffUWW

#define WX_WOG_VAW1(IDX)		(FZC_DMC + 0x20010UW + (IDX) * 0x40UW)
#define  WX_WOG_VAW1_VAWUE		0x00000000ffffffffUWW

#define WX_WOG_MASK2(IDX)		(FZC_DMC + 0x20018UW + (IDX) * 0x40UW)
#define  WX_WOG_MASK2_MASK		0x00000000ffffffffUWW

#define WX_WOG_VAW2(IDX)		(FZC_DMC + 0x20020UW + (IDX) * 0x40UW)
#define  WX_WOG_VAW2_VAWUE		0x00000000ffffffffUWW

#define WX_WOG_PAGE_WEWO1(IDX)		(FZC_DMC + 0x20028UW + (IDX) * 0x40UW)
#define  WX_WOG_PAGE_WEWO1_WEWO		0x00000000ffffffffUWW

#define WX_WOG_PAGE_WEWO2(IDX)		(FZC_DMC + 0x20030UW + (IDX) * 0x40UW)
#define  WX_WOG_PAGE_WEWO2_WEWO		0x00000000ffffffffUWW

#define WX_WOG_PAGE_HDW(IDX)		(FZC_DMC + 0x20038UW + (IDX) * 0x40UW)
#define  WX_WOG_PAGE_HDW_HANDWE		0x00000000000fffffUWW

#define TX_WOG_PAGE_VWD(IDX)		(FZC_DMC + 0x40000UW + (IDX) * 0x200UW)
#define  TX_WOG_PAGE_VWD_FUNC		0x000000000000000cUWW
#define  TX_WOG_PAGE_VWD_FUNC_SHIFT	2
#define  TX_WOG_PAGE_VWD_PAGE1		0x0000000000000002UWW
#define  TX_WOG_PAGE_VWD_PAGE0		0x0000000000000001UWW

#define TX_WOG_MASK1(IDX)		(FZC_DMC + 0x40008UW + (IDX) * 0x200UW)
#define  TX_WOG_MASK1_MASK		0x00000000ffffffffUWW

#define TX_WOG_VAW1(IDX)		(FZC_DMC + 0x40010UW + (IDX) * 0x200UW)
#define  TX_WOG_VAW1_VAWUE		0x00000000ffffffffUWW

#define TX_WOG_MASK2(IDX)		(FZC_DMC + 0x40018UW + (IDX) * 0x200UW)
#define  TX_WOG_MASK2_MASK		0x00000000ffffffffUWW

#define TX_WOG_VAW2(IDX)		(FZC_DMC + 0x40020UW + (IDX) * 0x200UW)
#define  TX_WOG_VAW2_VAWUE		0x00000000ffffffffUWW

#define TX_WOG_PAGE_WEWO1(IDX)		(FZC_DMC + 0x40028UW + (IDX) * 0x200UW)
#define  TX_WOG_PAGE_WEWO1_WEWO		0x00000000ffffffffUWW

#define TX_WOG_PAGE_WEWO2(IDX)		(FZC_DMC + 0x40030UW + (IDX) * 0x200UW)
#define  TX_WOG_PAGE_WEWO2_WEWO		0x00000000ffffffffUWW

#define TX_WOG_PAGE_HDW(IDX)		(FZC_DMC + 0x40038UW + (IDX) * 0x200UW)
#define  TX_WOG_PAGE_HDW_HANDWE		0x00000000000fffffUWW

#define TX_ADDW_MD			(FZC_DMC + 0x45000UW)
#define  TX_ADDW_MD_MODE32		0x0000000000000001UWW

#define WDC_WED_PAWA(IDX)		(FZC_DMC + 0x30000UW + (IDX) * 0x40UW)
#define  WDC_WED_PAWA_THWE_SYN		0x00000000fff00000UWW
#define  WDC_WED_PAWA_THWE_SYN_SHIFT	20
#define  WDC_WED_PAWA_WIN_SYN		0x00000000000f0000UWW
#define  WDC_WED_PAWA_WIN_SYN_SHIFT	16
#define  WDC_WED_PAWA_THWE		0x000000000000fff0UWW
#define  WDC_WED_PAWA_THWE_SHIFT	4
#define  WDC_WED_PAWA_WIN		0x000000000000000fUWW
#define  WDC_WED_PAWA_WIN_SHIFT		0

#define WED_DIS_CNT(IDX)		(FZC_DMC + 0x30008UW + (IDX) * 0x40UW)
#define  WED_DIS_CNT_OFWOW		0x0000000000010000UWW
#define  WED_DIS_CNT_COUNT		0x000000000000ffffUWW

#define IPP_CFIG			(FZC_IPP + 0x00000UW)
#define  IPP_CFIG_SOFT_WST		0x0000000080000000UWW
#define  IPP_CFIG_IP_MAX_PKT		0x0000000001ffff00UWW
#define  IPP_CFIG_IP_MAX_PKT_SHIFT	8
#define  IPP_CFIG_FFWP_CS_PIO_W		0x0000000000000080UWW
#define  IPP_CFIG_PFIFO_PIO_W		0x0000000000000040UWW
#define  IPP_CFIG_DFIFO_PIO_W		0x0000000000000020UWW
#define  IPP_CFIG_CKSUM_EN		0x0000000000000010UWW
#define  IPP_CFIG_DWOP_BAD_CWC		0x0000000000000008UWW
#define  IPP_CFIG_DFIFO_ECC_EN		0x0000000000000004UWW
#define  IPP_CFIG_DEBUG_BUS_OUT_EN	0x0000000000000002UWW
#define  IPP_CFIG_IPP_ENABWE		0x0000000000000001UWW

#define IPP_PKT_DIS			(FZC_IPP + 0x00020UW)
#define  IPP_PKT_DIS_COUNT		0x0000000000003fffUWW

#define IPP_BAD_CS_CNT			(FZC_IPP + 0x00028UW)
#define  IPP_BAD_CS_CNT_COUNT		0x0000000000003fffUWW

#define IPP_ECC				(FZC_IPP + 0x00030UW)
#define  IPP_ECC_COUNT			0x00000000000000ffUWW

#define IPP_INT_STAT			(FZC_IPP + 0x00040UW)
#define  IPP_INT_STAT_SOP_MISS		0x0000000080000000UWW
#define  IPP_INT_STAT_EOP_MISS		0x0000000040000000UWW
#define  IPP_INT_STAT_DFIFO_UE		0x0000000030000000UWW
#define  IPP_INT_STAT_DFIFO_CE		0x000000000c000000UWW
#define  IPP_INT_STAT_DFIFO_ECC		0x0000000003000000UWW
#define  IPP_INT_STAT_DFIFO_ECC_IDX	0x00000000007ff000UWW
#define  IPP_INT_STAT_PFIFO_PEWW	0x0000000000000800UWW
#define  IPP_INT_STAT_ECC_EWW_MAX	0x0000000000000400UWW
#define  IPP_INT_STAT_PFIFO_EWW_IDX	0x00000000000003f0UWW
#define  IPP_INT_STAT_PFIFO_OVEW	0x0000000000000008UWW
#define  IPP_INT_STAT_PFIFO_UND		0x0000000000000004UWW
#define  IPP_INT_STAT_BAD_CS_MX		0x0000000000000002UWW
#define  IPP_INT_STAT_PKT_DIS_MX	0x0000000000000001UWW
#define  IPP_INT_STAT_AWW		0x00000000ff7fffffUWW

#define IPP_MSK				(FZC_IPP + 0x00048UW)
#define  IPP_MSK_ECC_EWW_MX		0x0000000000000080UWW
#define  IPP_MSK_DFIFO_EOP_SOP		0x0000000000000040UWW
#define  IPP_MSK_DFIFO_UC		0x0000000000000020UWW
#define  IPP_MSK_PFIFO_PAW		0x0000000000000010UWW
#define  IPP_MSK_PFIFO_OVEW		0x0000000000000008UWW
#define  IPP_MSK_PFIFO_UND		0x0000000000000004UWW
#define  IPP_MSK_BAD_CS			0x0000000000000002UWW
#define  IPP_MSK_PKT_DIS_CNT		0x0000000000000001UWW
#define  IPP_MSK_AWW			0x00000000000000ffUWW

#define IPP_PFIFO_WD0			(FZC_IPP + 0x00060UW)
#define  IPP_PFIFO_WD0_DATA		0x00000000ffffffffUWW /* bits 31:0 */

#define IPP_PFIFO_WD1			(FZC_IPP + 0x00068UW)
#define  IPP_PFIFO_WD1_DATA		0x00000000ffffffffUWW /* bits 63:32 */

#define IPP_PFIFO_WD2			(FZC_IPP + 0x00070UW)
#define  IPP_PFIFO_WD2_DATA		0x00000000ffffffffUWW /* bits 95:64 */

#define IPP_PFIFO_WD3			(FZC_IPP + 0x00078UW)
#define  IPP_PFIFO_WD3_DATA		0x00000000ffffffffUWW /* bits 127:96 */

#define IPP_PFIFO_WD4			(FZC_IPP + 0x00080UW)
#define  IPP_PFIFO_WD4_DATA		0x00000000ffffffffUWW /* bits 145:128 */

#define IPP_PFIFO_WW0			(FZC_IPP + 0x00088UW)
#define  IPP_PFIFO_WW0_DATA		0x00000000ffffffffUWW /* bits 31:0 */

#define IPP_PFIFO_WW1			(FZC_IPP + 0x00090UW)
#define  IPP_PFIFO_WW1_DATA		0x00000000ffffffffUWW /* bits 63:32 */

#define IPP_PFIFO_WW2			(FZC_IPP + 0x00098UW)
#define  IPP_PFIFO_WW2_DATA		0x00000000ffffffffUWW /* bits 95:64 */

#define IPP_PFIFO_WW3			(FZC_IPP + 0x000a0UW)
#define  IPP_PFIFO_WW3_DATA		0x00000000ffffffffUWW /* bits 127:96 */

#define IPP_PFIFO_WW4			(FZC_IPP + 0x000a8UW)
#define  IPP_PFIFO_WW4_DATA		0x00000000ffffffffUWW /* bits 145:128 */

#define IPP_PFIFO_WD_PTW		(FZC_IPP + 0x000b0UW)
#define  IPP_PFIFO_WD_PTW_PTW		0x000000000000003fUWW

#define IPP_PFIFO_WW_PTW		(FZC_IPP + 0x000b8UW)
#define  IPP_PFIFO_WW_PTW_PTW		0x000000000000007fUWW

#define IPP_DFIFO_WD0			(FZC_IPP + 0x000c0UW)
#define  IPP_DFIFO_WD0_DATA		0x00000000ffffffffUWW /* bits 31:0 */

#define IPP_DFIFO_WD1			(FZC_IPP + 0x000c8UW)
#define  IPP_DFIFO_WD1_DATA		0x00000000ffffffffUWW /* bits 63:32 */

#define IPP_DFIFO_WD2			(FZC_IPP + 0x000d0UW)
#define  IPP_DFIFO_WD2_DATA		0x00000000ffffffffUWW /* bits 95:64 */

#define IPP_DFIFO_WD3			(FZC_IPP + 0x000d8UW)
#define  IPP_DFIFO_WD3_DATA		0x00000000ffffffffUWW /* bits 127:96 */

#define IPP_DFIFO_WD4			(FZC_IPP + 0x000e0UW)
#define  IPP_DFIFO_WD4_DATA		0x00000000ffffffffUWW /* bits 145:128 */

#define IPP_DFIFO_WW0			(FZC_IPP + 0x000e8UW)
#define  IPP_DFIFO_WW0_DATA		0x00000000ffffffffUWW /* bits 31:0 */

#define IPP_DFIFO_WW1			(FZC_IPP + 0x000f0UW)
#define  IPP_DFIFO_WW1_DATA		0x00000000ffffffffUWW /* bits 63:32 */

#define IPP_DFIFO_WW2			(FZC_IPP + 0x000f8UW)
#define  IPP_DFIFO_WW2_DATA		0x00000000ffffffffUWW /* bits 95:64 */

#define IPP_DFIFO_WW3			(FZC_IPP + 0x00100UW)
#define  IPP_DFIFO_WW3_DATA		0x00000000ffffffffUWW /* bits 127:96 */

#define IPP_DFIFO_WW4			(FZC_IPP + 0x00108UW)
#define  IPP_DFIFO_WW4_DATA		0x00000000ffffffffUWW /* bits 145:128 */

#define IPP_DFIFO_WD_PTW		(FZC_IPP + 0x00110UW)
#define  IPP_DFIFO_WD_PTW_PTW		0x0000000000000fffUWW

#define IPP_DFIFO_WW_PTW		(FZC_IPP + 0x00118UW)
#define  IPP_DFIFO_WW_PTW_PTW		0x0000000000000fffUWW

#define IPP_SM				(FZC_IPP + 0x00120UW)
#define  IPP_SM_SM			0x00000000ffffffffUWW

#define IPP_CS_STAT			(FZC_IPP + 0x00128UW)
#define  IPP_CS_STAT_BCYC_CNT		0x00000000ff000000UWW
#define  IPP_CS_STAT_IP_WEN		0x0000000000fff000UWW
#define  IPP_CS_STAT_CS_FAIW		0x0000000000000800UWW
#define  IPP_CS_STAT_TEWM		0x0000000000000400UWW
#define  IPP_CS_STAT_BAD_NUM		0x0000000000000200UWW
#define  IPP_CS_STAT_CS_STATE		0x00000000000001ffUWW

#define IPP_FFWP_CS_INFO		(FZC_IPP + 0x00130UW)
#define  IPP_FFWP_CS_INFO_PKT_ID	0x0000000000003c00UWW
#define  IPP_FFWP_CS_INFO_W4_PWOTO	0x0000000000000300UWW
#define  IPP_FFWP_CS_INFO_V4_HD_WEN	0x00000000000000f0UWW
#define  IPP_FFWP_CS_INFO_W3_VEW	0x000000000000000cUWW
#define  IPP_FFWP_CS_INFO_W2_OP		0x0000000000000003UWW

#define IPP_DBG_SEW			(FZC_IPP + 0x00138UW)
#define  IPP_DBG_SEW_SEW		0x000000000000000fUWW

#define IPP_DFIFO_ECC_SYND		(FZC_IPP + 0x00140UW)
#define  IPP_DFIFO_ECC_SYND_SYND	0x000000000000ffffUWW

#define IPP_DFIFO_EOP_WD_PTW		(FZC_IPP + 0x00148UW)
#define  IPP_DFIFO_EOP_WD_PTW_PTW	0x0000000000000fffUWW

#define IPP_ECC_CTW			(FZC_IPP + 0x00150UW)
#define  IPP_ECC_CTW_DIS_DBW		0x0000000080000000UWW
#define  IPP_ECC_CTW_COW_DBW		0x0000000000020000UWW
#define  IPP_ECC_CTW_COW_SNG		0x0000000000010000UWW
#define  IPP_ECC_CTW_COW_AWW		0x0000000000000400UWW
#define  IPP_ECC_CTW_COW_1		0x0000000000000100UWW
#define  IPP_ECC_CTW_COW_WST		0x0000000000000004UWW
#define  IPP_ECC_CTW_COW_SND		0x0000000000000002UWW
#define  IPP_ECC_CTW_COW_FSW		0x0000000000000001UWW

#define NIU_DFIFO_ENTWIES		1024
#define ATWAS_P0_P1_DFIFO_ENTWIES	2048
#define ATWAS_P2_P3_DFIFO_ENTWIES	1024

#define ZCP_CFIG			(FZC_ZCP + 0x00000UW)
#define  ZCP_CFIG_ZCP_32BIT_MODE	0x0000000001000000UWW
#define  ZCP_CFIG_ZCP_DEBUG_SEW		0x0000000000ff0000UWW
#define  ZCP_CFIG_DMA_TH		0x000000000000ffe0UWW
#define  ZCP_CFIG_ECC_CHK_DIS		0x0000000000000010UWW
#define  ZCP_CFIG_PAW_CHK_DIS		0x0000000000000008UWW
#define  ZCP_CFIG_DIS_BUFF_WSP_IF	0x0000000000000004UWW
#define  ZCP_CFIG_DIS_BUFF_WEQ_IF	0x0000000000000002UWW
#define  ZCP_CFIG_ZC_ENABWE		0x0000000000000001UWW

#define ZCP_INT_STAT			(FZC_ZCP + 0x00008UW)
#define  ZCP_INT_STAT_WWFIFO_UNDEWWUN	0x0000000000008000UWW
#define  ZCP_INT_STAT_WWFIFO_OVEWWUN	0x0000000000004000UWW
#define  ZCP_INT_STAT_WSPFIFO_UNCOW_EWW	0x0000000000001000UWW
#define  ZCP_INT_STAT_BUFFEW_OVEWFWOW	0x0000000000000800UWW
#define  ZCP_INT_STAT_STAT_TBW_PEWW	0x0000000000000400UWW
#define  ZCP_INT_STAT_DYN_TBW_PEWW	0x0000000000000200UWW
#define  ZCP_INT_STAT_BUF_TBW_PEWW	0x0000000000000100UWW
#define  ZCP_INT_STAT_TT_PWOGWAM_EWW	0x0000000000000080UWW
#define  ZCP_INT_STAT_WSP_TT_INDEX_EWW	0x0000000000000040UWW
#define  ZCP_INT_STAT_SWV_TT_INDEX_EWW	0x0000000000000020UWW
#define  ZCP_INT_STAT_ZCP_TT_INDEX_EWW	0x0000000000000010UWW
#define  ZCP_INT_STAT_CFIFO_ECC3	0x0000000000000008UWW
#define  ZCP_INT_STAT_CFIFO_ECC2	0x0000000000000004UWW
#define  ZCP_INT_STAT_CFIFO_ECC1	0x0000000000000002UWW
#define  ZCP_INT_STAT_CFIFO_ECC0	0x0000000000000001UWW
#define  ZCP_INT_STAT_AWW		0x000000000000ffffUWW

#define ZCP_INT_MASK			(FZC_ZCP + 0x00010UW)
#define  ZCP_INT_MASK_WWFIFO_UNDEWWUN	0x0000000000008000UWW
#define  ZCP_INT_MASK_WWFIFO_OVEWWUN	0x0000000000004000UWW
#define  ZCP_INT_MASK_WOJ		0x0000000000002000UWW
#define  ZCP_INT_MASK_WSPFIFO_UNCOW_EWW	0x0000000000001000UWW
#define  ZCP_INT_MASK_BUFFEW_OVEWFWOW	0x0000000000000800UWW
#define  ZCP_INT_MASK_STAT_TBW_PEWW	0x0000000000000400UWW
#define  ZCP_INT_MASK_DYN_TBW_PEWW	0x0000000000000200UWW
#define  ZCP_INT_MASK_BUF_TBW_PEWW	0x0000000000000100UWW
#define  ZCP_INT_MASK_TT_PWOGWAM_EWW	0x0000000000000080UWW
#define  ZCP_INT_MASK_WSP_TT_INDEX_EWW	0x0000000000000040UWW
#define  ZCP_INT_MASK_SWV_TT_INDEX_EWW	0x0000000000000020UWW
#define  ZCP_INT_MASK_ZCP_TT_INDEX_EWW	0x0000000000000010UWW
#define  ZCP_INT_MASK_CFIFO_ECC3	0x0000000000000008UWW
#define  ZCP_INT_MASK_CFIFO_ECC2	0x0000000000000004UWW
#define  ZCP_INT_MASK_CFIFO_ECC1	0x0000000000000002UWW
#define  ZCP_INT_MASK_CFIFO_ECC0	0x0000000000000001UWW
#define  ZCP_INT_MASK_AWW		0x000000000000ffffUWW

#define BAM4BUF				(FZC_ZCP + 0x00018UW)
#define  BAM4BUF_WOJ			0x0000000080000000UWW
#define  BAM4BUF_EN_CK			0x0000000040000000UWW
#define  BAM4BUF_IDX_END0		0x000000003ff00000UWW
#define  BAM4BUF_IDX_ST0		0x00000000000ffc00UWW
#define  BAM4BUF_OFFSET0		0x00000000000003ffUWW

#define BAM8BUF				(FZC_ZCP + 0x00020UW)
#define  BAM8BUF_WOJ			0x0000000080000000UWW
#define  BAM8BUF_EN_CK			0x0000000040000000UWW
#define  BAM8BUF_IDX_END1		0x000000003ff00000UWW
#define  BAM8BUF_IDX_ST1		0x00000000000ffc00UWW
#define  BAM8BUF_OFFSET1		0x00000000000003ffUWW

#define BAM16BUF			(FZC_ZCP + 0x00028UW)
#define  BAM16BUF_WOJ			0x0000000080000000UWW
#define  BAM16BUF_EN_CK			0x0000000040000000UWW
#define  BAM16BUF_IDX_END2		0x000000003ff00000UWW
#define  BAM16BUF_IDX_ST2		0x00000000000ffc00UWW
#define  BAM16BUF_OFFSET2		0x00000000000003ffUWW

#define BAM32BUF			(FZC_ZCP + 0x00030UW)
#define  BAM32BUF_WOJ			0x0000000080000000UWW
#define  BAM32BUF_EN_CK			0x0000000040000000UWW
#define  BAM32BUF_IDX_END3		0x000000003ff00000UWW
#define  BAM32BUF_IDX_ST3		0x00000000000ffc00UWW
#define  BAM32BUF_OFFSET3		0x00000000000003ffUWW

#define DST4BUF				(FZC_ZCP + 0x00038UW)
#define  DST4BUF_DS_OFFSET0		0x00000000000003ffUWW

#define DST8BUF				(FZC_ZCP + 0x00040UW)
#define  DST8BUF_DS_OFFSET1		0x00000000000003ffUWW

#define DST16BUF			(FZC_ZCP + 0x00048UW)
#define  DST16BUF_DS_OFFSET2		0x00000000000003ffUWW

#define DST32BUF			(FZC_ZCP + 0x00050UW)
#define  DST32BUF_DS_OFFSET3		0x00000000000003ffUWW

#define ZCP_WAM_DATA0			(FZC_ZCP + 0x00058UW)
#define  ZCP_WAM_DATA0_DAT0		0x00000000ffffffffUWW

#define ZCP_WAM_DATA1			(FZC_ZCP + 0x00060UW)
#define  ZCP_WAM_DAT10_DAT1		0x00000000ffffffffUWW

#define ZCP_WAM_DATA2			(FZC_ZCP + 0x00068UW)
#define  ZCP_WAM_DATA2_DAT2		0x00000000ffffffffUWW

#define ZCP_WAM_DATA3			(FZC_ZCP + 0x00070UW)
#define  ZCP_WAM_DATA3_DAT3		0x00000000ffffffffUWW

#define ZCP_WAM_DATA4			(FZC_ZCP + 0x00078UW)
#define  ZCP_WAM_DATA4_DAT4		0x00000000000000ffUWW

#define ZCP_WAM_BE			(FZC_ZCP + 0x00080UW)
#define  ZCP_WAM_BE_VAW			0x000000000001ffffUWW

#define ZCP_WAM_ACC			(FZC_ZCP + 0x00088UW)
#define  ZCP_WAM_ACC_BUSY		0x0000000080000000UWW
#define  ZCP_WAM_ACC_WEAD		0x0000000040000000UWW
#define  ZCP_WAM_ACC_WWITE		0x0000000000000000UWW
#define  ZCP_WAM_ACC_WOJ		0x0000000020000000UWW
#define  ZCP_WAM_ACC_ZFCID		0x000000001ffe0000UWW
#define  ZCP_WAM_ACC_ZFCID_SHIFT	17
#define  ZCP_WAM_ACC_WAM_SEW		0x000000000001f000UWW
#define  ZCP_WAM_ACC_WAM_SEW_SHIFT	12
#define  ZCP_WAM_ACC_CFIFOADDW		0x0000000000000fffUWW
#define  ZCP_WAM_ACC_CFIFOADDW_SHIFT	0

#define ZCP_WAM_SEW_BAM(INDEX)		(0x00 + (INDEX))
#define ZCP_WAM_SEW_TT_STATIC		0x08
#define ZCP_WAM_SEW_TT_DYNAMIC		0x09
#define ZCP_WAM_SEW_CFIFO(POWT)		(0x10 + (POWT))

#define NIU_CFIFO_ENTWIES		1024
#define ATWAS_P0_P1_CFIFO_ENTWIES	2048
#define ATWAS_P2_P3_CFIFO_ENTWIES	1024

#define CHK_BIT_DATA			(FZC_ZCP + 0x00090UW)
#define  CHK_BIT_DATA_DATA		0x000000000000ffffUWW

#define WESET_CFIFO			(FZC_ZCP + 0x00098UW)
#define  WESET_CFIFO_WST(POWT)		(0x1 << (POWT))

#define CFIFO_ECC(POWT)			(FZC_ZCP + 0x000a0UW + (POWT) * 8UW)
#define  CFIFO_ECC_DIS_DBWBIT_EWW	0x0000000080000000UWW
#define  CFIFO_ECC_DBWBIT_EWW		0x0000000000020000UWW
#define  CFIFO_ECC_SINGWEBIT_EWW	0x0000000000010000UWW
#define  CFIFO_ECC_AWW_PKT		0x0000000000000400UWW
#define  CFIFO_ECC_WAST_WINE		0x0000000000000004UWW
#define  CFIFO_ECC_2ND_WINE		0x0000000000000002UWW
#define  CFIFO_ECC_1ST_WINE		0x0000000000000001UWW

#define ZCP_TWAINING_VECTOW		(FZC_ZCP + 0x000c0UW)
#define  ZCP_TWAINING_VECTOW_VECTOW	0x00000000ffffffffUWW

#define ZCP_STATE_MACHINE		(FZC_ZCP + 0x000c8UW)
#define  ZCP_STATE_MACHINE_SM		0x00000000ffffffffUWW

/* Same bits as ZCP_INT_STAT */
#define ZCP_INT_STAT_TEST		(FZC_ZCP + 0x00108UW)

#define WXDMA_CFIG1(IDX)		(DMC + 0x00000UW + (IDX) * 0x200UW)
#define  WXDMA_CFIG1_EN			0x0000000080000000UWW
#define  WXDMA_CFIG1_WST		0x0000000040000000UWW
#define  WXDMA_CFIG1_QST		0x0000000020000000UWW
#define  WXDMA_CFIG1_MBADDW_H		0x0000000000000fffUWW /* mboxaddw 43:32 */

#define WXDMA_CFIG2(IDX)		(DMC + 0x00008UW + (IDX) * 0x200UW)
#define  WXDMA_CFIG2_MBADDW_W		0x00000000ffffffc0UWW /* mboxaddw 31:6 */
#define  WXDMA_CFIG2_OFFSET		0x0000000000000006UWW
#define  WXDMA_CFIG2_OFFSET_SHIFT	1
#define  WXDMA_CFIG2_FUWW_HDW		0x0000000000000001UWW

#define WBW_CFIG_A(IDX)			(DMC + 0x00010UW + (IDX) * 0x200UW)
#define  WBW_CFIG_A_WEN			0xffff000000000000UWW
#define  WBW_CFIG_A_WEN_SHIFT		48
#define  WBW_CFIG_A_STADDW_BASE		0x00000ffffffc0000UWW
#define  WBW_CFIG_A_STADDW		0x000000000003ffc0UWW

#define WBW_CFIG_B(IDX)			(DMC + 0x00018UW + (IDX) * 0x200UW)
#define  WBW_CFIG_B_BWKSIZE		0x0000000003000000UWW
#define  WBW_CFIG_B_BWKSIZE_SHIFT	24
#define  WBW_CFIG_B_VWD2		0x0000000000800000UWW
#define  WBW_CFIG_B_BUFSZ2		0x0000000000030000UWW
#define  WBW_CFIG_B_BUFSZ2_SHIFT	16
#define  WBW_CFIG_B_VWD1		0x0000000000008000UWW
#define  WBW_CFIG_B_BUFSZ1		0x0000000000000300UWW
#define  WBW_CFIG_B_BUFSZ1_SHIFT	8
#define  WBW_CFIG_B_VWD0		0x0000000000000080UWW
#define  WBW_CFIG_B_BUFSZ0		0x0000000000000003UWW
#define  WBW_CFIG_B_BUFSZ0_SHIFT	0

#define WBW_BWKSIZE_4K			0x0
#define WBW_BWKSIZE_8K			0x1
#define WBW_BWKSIZE_16K			0x2
#define WBW_BWKSIZE_32K			0x3
#define WBW_BUFSZ2_2K			0x0
#define WBW_BUFSZ2_4K			0x1
#define WBW_BUFSZ2_8K			0x2
#define WBW_BUFSZ2_16K			0x3
#define WBW_BUFSZ1_1K			0x0
#define WBW_BUFSZ1_2K			0x1
#define WBW_BUFSZ1_4K			0x2
#define WBW_BUFSZ1_8K			0x3
#define WBW_BUFSZ0_256			0x0
#define WBW_BUFSZ0_512			0x1
#define WBW_BUFSZ0_1K			0x2
#define WBW_BUFSZ0_2K			0x3

#define WBW_KICK(IDX)			(DMC + 0x00020UW + (IDX) * 0x200UW)
#define  WBW_KICK_BKADD			0x000000000000ffffUWW

#define WBW_STAT(IDX)			(DMC + 0x00028UW + (IDX) * 0x200UW)
#define  WBW_STAT_QWEN			0x000000000000ffffUWW

#define WBW_HDH(IDX)			(DMC + 0x00030UW + (IDX) * 0x200UW)
#define  WBW_HDH_HEAD_H			0x0000000000000fffUWW

#define WBW_HDW(IDX)			(DMC + 0x00038UW + (IDX) * 0x200UW)
#define  WBW_HDW_HEAD_W			0x00000000fffffffcUWW

#define WCWCFIG_A(IDX)			(DMC + 0x00040UW + (IDX) * 0x200UW)
#define  WCWCFIG_A_WEN			0xffff000000000000UWW
#define  WCWCFIG_A_WEN_SHIFT		48
#define  WCWCFIG_A_STADDW_BASE		0x00000ffffff80000UWW
#define  WCWCFIG_A_STADDW		0x000000000007ffc0UWW

#define WCWCFIG_B(IDX)			(DMC + 0x00048UW + (IDX) * 0x200UW)
#define  WCWCFIG_B_PTHWES		0x00000000ffff0000UWW
#define  WCWCFIG_B_PTHWES_SHIFT		16
#define  WCWCFIG_B_ENTOUT		0x0000000000008000UWW
#define  WCWCFIG_B_TIMEOUT		0x000000000000003fUWW
#define  WCWCFIG_B_TIMEOUT_SHIFT	0

#define WCWSTAT_A(IDX)			(DMC + 0x00050UW + (IDX) * 0x200UW)
#define  WCWSTAT_A_QWEN			0x000000000000ffffUWW

#define WCWSTAT_B(IDX)			(DMC + 0x00058UW + (IDX) * 0x200UW)
#define  WCWSTAT_B_TIPTW_H		0x0000000000000fffUWW

#define WCWSTAT_C(IDX)			(DMC + 0x00060UW + (IDX) * 0x200UW)
#define  WCWSTAT_C_TIPTW_W		0x00000000fffffff8UWW

#define WX_DMA_CTW_STAT(IDX)		(DMC + 0x00070UW + (IDX) * 0x200UW)
#define  WX_DMA_CTW_STAT_WBW_TMOUT	0x0020000000000000UWW
#define  WX_DMA_CTW_STAT_WSP_CNT_EWW	0x0010000000000000UWW
#define  WX_DMA_CTW_STAT_BYTE_EN_BUS	0x0008000000000000UWW
#define  WX_DMA_CTW_STAT_WSP_DAT_EWW	0x0004000000000000UWW
#define  WX_DMA_CTW_STAT_WCW_ACK_EWW	0x0002000000000000UWW
#define  WX_DMA_CTW_STAT_DC_FIFO_EWW	0x0001000000000000UWW
#define  WX_DMA_CTW_STAT_MEX		0x0000800000000000UWW
#define  WX_DMA_CTW_STAT_WCWTHWES	0x0000400000000000UWW
#define  WX_DMA_CTW_STAT_WCWTO		0x0000200000000000UWW
#define  WX_DMA_CTW_STAT_WCW_SHA_PAW	0x0000100000000000UWW
#define  WX_DMA_CTW_STAT_WBW_PWE_PAW	0x0000080000000000UWW
#define  WX_DMA_CTW_STAT_POWT_DWOP_PKT	0x0000040000000000UWW
#define  WX_DMA_CTW_STAT_WWED_DWOP	0x0000020000000000UWW
#define  WX_DMA_CTW_STAT_WBW_PWE_EMTY	0x0000010000000000UWW
#define  WX_DMA_CTW_STAT_WCWSHADOW_FUWW	0x0000008000000000UWW
#define  WX_DMA_CTW_STAT_CONFIG_EWW	0x0000004000000000UWW
#define  WX_DMA_CTW_STAT_WCWINCON	0x0000002000000000UWW
#define  WX_DMA_CTW_STAT_WCWFUWW	0x0000001000000000UWW
#define  WX_DMA_CTW_STAT_WBW_EMPTY	0x0000000800000000UWW
#define  WX_DMA_CTW_STAT_WBWFUWW	0x0000000400000000UWW
#define  WX_DMA_CTW_STAT_WBWWOGPAGE	0x0000000200000000UWW
#define  WX_DMA_CTW_STAT_CFIGWOGPAGE	0x0000000100000000UWW
#define  WX_DMA_CTW_STAT_PTWWEAD	0x00000000ffff0000UWW
#define  WX_DMA_CTW_STAT_PTWWEAD_SHIFT	16
#define  WX_DMA_CTW_STAT_PKTWEAD	0x000000000000ffffUWW
#define  WX_DMA_CTW_STAT_PKTWEAD_SHIFT	0

#define  WX_DMA_CTW_STAT_CHAN_FATAW	(WX_DMA_CTW_STAT_WBW_TMOUT | \
					 WX_DMA_CTW_STAT_WSP_CNT_EWW | \
					 WX_DMA_CTW_STAT_BYTE_EN_BUS | \
					 WX_DMA_CTW_STAT_WSP_DAT_EWW | \
					 WX_DMA_CTW_STAT_WCW_ACK_EWW | \
					 WX_DMA_CTW_STAT_WCW_SHA_PAW | \
					 WX_DMA_CTW_STAT_WBW_PWE_PAW | \
					 WX_DMA_CTW_STAT_CONFIG_EWW | \
					 WX_DMA_CTW_STAT_WCWINCON | \
					 WX_DMA_CTW_STAT_WCWFUWW | \
					 WX_DMA_CTW_STAT_WBWFUWW | \
					 WX_DMA_CTW_STAT_WBWWOGPAGE | \
					 WX_DMA_CTW_STAT_CFIGWOGPAGE)

#define WX_DMA_CTW_STAT_POWT_FATAW	(WX_DMA_CTW_STAT_DC_FIFO_EWW)

#define WX_DMA_CTW_WWITE_CWEAW_EWWS	(WX_DMA_CTW_STAT_WBW_EMPTY | \
					 WX_DMA_CTW_STAT_WCWSHADOW_FUWW | \
					 WX_DMA_CTW_STAT_WBW_PWE_EMTY | \
					 WX_DMA_CTW_STAT_WWED_DWOP | \
					 WX_DMA_CTW_STAT_POWT_DWOP_PKT | \
					 WX_DMA_CTW_STAT_WCWTO | \
					 WX_DMA_CTW_STAT_WCWTHWES | \
					 WX_DMA_CTW_STAT_DC_FIFO_EWW)

#define WCW_FWSH(IDX)			(DMC + 0x00078UW + (IDX) * 0x200UW)
#define  WCW_FWSH_FWSH			0x0000000000000001UWW

#define WXMISC(IDX)			(DMC + 0x00090UW + (IDX) * 0x200UW)
#define  WXMISC_OFWOW			0x0000000000010000UWW
#define  WXMISC_COUNT			0x000000000000ffffUWW

#define WX_DMA_CTW_STAT_DBG(IDX)	(DMC + 0x00098UW + (IDX) * 0x200UW)
#define  WX_DMA_CTW_STAT_DBG_WBW_TMOUT		0x0020000000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WSP_CNT_EWW	0x0010000000000000UWW
#define  WX_DMA_CTW_STAT_DBG_BYTE_EN_BUS	0x0008000000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WSP_DAT_EWW	0x0004000000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WCW_ACK_EWW	0x0002000000000000UWW
#define  WX_DMA_CTW_STAT_DBG_DC_FIFO_EWW	0x0001000000000000UWW
#define  WX_DMA_CTW_STAT_DBG_MEX		0x0000800000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WCWTHWES		0x0000400000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WCWTO		0x0000200000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WCW_SHA_PAW	0x0000100000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WBW_PWE_PAW	0x0000080000000000UWW
#define  WX_DMA_CTW_STAT_DBG_POWT_DWOP_PKT	0x0000040000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WWED_DWOP		0x0000020000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WBW_PWE_EMTY	0x0000010000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WCWSHADOW_FUWW	0x0000008000000000UWW
#define  WX_DMA_CTW_STAT_DBG_CONFIG_EWW		0x0000004000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WCWINCON		0x0000002000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WCWFUWW		0x0000001000000000UWW
#define  WX_DMA_CTW_STAT_DBG_WBW_EMPTY		0x0000000800000000UWW
#define  WX_DMA_CTW_STAT_DBG_WBWFUWW		0x0000000400000000UWW
#define  WX_DMA_CTW_STAT_DBG_WBWWOGPAGE		0x0000000200000000UWW
#define  WX_DMA_CTW_STAT_DBG_CFIGWOGPAGE	0x0000000100000000UWW
#define  WX_DMA_CTW_STAT_DBG_PTWWEAD		0x00000000ffff0000UWW
#define  WX_DMA_CTW_STAT_DBG_PKTWEAD		0x000000000000ffffUWW

#define WX_DMA_ENT_MSK(IDX)		(DMC + 0x00068UW + (IDX) * 0x200UW)
#define  WX_DMA_ENT_MSK_WBW_TMOUT	0x0000000000200000UWW
#define  WX_DMA_ENT_MSK_WSP_CNT_EWW	0x0000000000100000UWW
#define  WX_DMA_ENT_MSK_BYTE_EN_BUS	0x0000000000080000UWW
#define  WX_DMA_ENT_MSK_WSP_DAT_EWW	0x0000000000040000UWW
#define  WX_DMA_ENT_MSK_WCW_ACK_EWW	0x0000000000020000UWW
#define  WX_DMA_ENT_MSK_DC_FIFO_EWW	0x0000000000010000UWW
#define  WX_DMA_ENT_MSK_WCWTHWES	0x0000000000004000UWW
#define  WX_DMA_ENT_MSK_WCWTO		0x0000000000002000UWW
#define  WX_DMA_ENT_MSK_WCW_SHA_PAW	0x0000000000001000UWW
#define  WX_DMA_ENT_MSK_WBW_PWE_PAW	0x0000000000000800UWW
#define  WX_DMA_ENT_MSK_POWT_DWOP_PKT	0x0000000000000400UWW
#define  WX_DMA_ENT_MSK_WWED_DWOP	0x0000000000000200UWW
#define  WX_DMA_ENT_MSK_WBW_PWE_EMTY	0x0000000000000100UWW
#define  WX_DMA_ENT_MSK_WCW_SHADOW_FUWW	0x0000000000000080UWW
#define  WX_DMA_ENT_MSK_CONFIG_EWW	0x0000000000000040UWW
#define  WX_DMA_ENT_MSK_WCWINCON	0x0000000000000020UWW
#define  WX_DMA_ENT_MSK_WCWFUWW		0x0000000000000010UWW
#define  WX_DMA_ENT_MSK_WBW_EMPTY	0x0000000000000008UWW
#define  WX_DMA_ENT_MSK_WBWFUWW		0x0000000000000004UWW
#define  WX_DMA_ENT_MSK_WBWWOGPAGE	0x0000000000000002UWW
#define  WX_DMA_ENT_MSK_CFIGWOGPAGE	0x0000000000000001UWW
#define  WX_DMA_ENT_MSK_AWW		0x00000000003f7fffUWW

#define TX_WNG_CFIG(IDX)		(DMC + 0x40000UW + (IDX) * 0x200UW)
#define  TX_WNG_CFIG_WEN		0x1fff000000000000UWW
#define  TX_WNG_CFIG_WEN_SHIFT		48
#define  TX_WNG_CFIG_STADDW_BASE	0x00000ffffff80000UWW
#define  TX_WNG_CFIG_STADDW		0x000000000007ffc0UWW

#define TX_WING_HDW(IDX)		(DMC + 0x40010UW + (IDX) * 0x200UW)
#define  TX_WING_HDW_WWAP		0x0000000000080000UWW
#define  TX_WING_HDW_HEAD		0x000000000007fff8UWW
#define  TX_WING_HDW_HEAD_SHIFT		3

#define TX_WING_KICK(IDX)		(DMC + 0x40018UW + (IDX) * 0x200UW)
#define  TX_WING_KICK_WWAP		0x0000000000080000UWW
#define  TX_WING_KICK_TAIW		0x000000000007fff8UWW

#define TX_ENT_MSK(IDX)			(DMC + 0x40020UW + (IDX) * 0x200UW)
#define  TX_ENT_MSK_MK			0x0000000000008000UWW
#define  TX_ENT_MSK_MBOX_EWW		0x0000000000000080UWW
#define  TX_ENT_MSK_PKT_SIZE_EWW	0x0000000000000040UWW
#define  TX_ENT_MSK_TX_WING_OFWOW	0x0000000000000020UWW
#define  TX_ENT_MSK_PWEF_BUF_ECC_EWW	0x0000000000000010UWW
#define  TX_ENT_MSK_NACK_PWEF		0x0000000000000008UWW
#define  TX_ENT_MSK_NACK_PKT_WD		0x0000000000000004UWW
#define  TX_ENT_MSK_CONF_PAWT_EWW	0x0000000000000002UWW
#define  TX_ENT_MSK_PKT_PWT_EWW		0x0000000000000001UWW

#define TX_CS(IDX)			(DMC + 0x40028UW + (IDX)*0x200UW)
#define  TX_CS_PKT_CNT			0x0fff000000000000UWW
#define  TX_CS_PKT_CNT_SHIFT		48
#define  TX_CS_WASTMAWK			0x00000fff00000000UWW
#define  TX_CS_WASTMAWK_SHIFT		32
#define  TX_CS_WST			0x0000000080000000UWW
#define  TX_CS_WST_STATE		0x0000000040000000UWW
#define  TX_CS_MB			0x0000000020000000UWW
#define  TX_CS_STOP_N_GO		0x0000000010000000UWW
#define  TX_CS_SNG_STATE		0x0000000008000000UWW
#define  TX_CS_MK			0x0000000000008000UWW
#define  TX_CS_MMK			0x0000000000004000UWW
#define  TX_CS_MBOX_EWW			0x0000000000000080UWW
#define  TX_CS_PKT_SIZE_EWW		0x0000000000000040UWW
#define  TX_CS_TX_WING_OFWOW		0x0000000000000020UWW
#define  TX_CS_PWEF_BUF_PAW_EWW		0x0000000000000010UWW
#define  TX_CS_NACK_PWEF		0x0000000000000008UWW
#define  TX_CS_NACK_PKT_WD		0x0000000000000004UWW
#define  TX_CS_CONF_PAWT_EWW		0x0000000000000002UWW
#define  TX_CS_PKT_PWT_EWW		0x0000000000000001UWW

#define TXDMA_MBH(IDX)			(DMC + 0x40030UW + (IDX) * 0x200UW)
#define  TXDMA_MBH_MBADDW		0x0000000000000fffUWW

#define TXDMA_MBW(IDX)			(DMC + 0x40038UW + (IDX) * 0x200UW)
#define  TXDMA_MBW_MBADDW		0x00000000ffffffc0UWW

#define TX_DMA_PWE_ST(IDX)		(DMC + 0x40040UW + (IDX) * 0x200UW)
#define  TX_DMA_PWE_ST_SHADOW_HD	0x000000000007ffffUWW

#define TX_WNG_EWW_WOGH(IDX)		(DMC + 0x40048UW + (IDX) * 0x200UW)
#define  TX_WNG_EWW_WOGH_EWW		0x0000000080000000UWW
#define  TX_WNG_EWW_WOGH_MEWW		0x0000000040000000UWW
#define  TX_WNG_EWW_WOGH_EWWCODE	0x0000000038000000UWW
#define  TX_WNG_EWW_WOGH_EWWADDW	0x0000000000000fffUWW

#define TX_WNG_EWW_WOGW(IDX)		(DMC + 0x40050UW + (IDX) * 0x200UW)
#define  TX_WNG_EWW_WOGW_EWWADDW	0x00000000ffffffffUWW

#define TDMC_INTW_DBG(IDX)		(DMC + 0x40060UW + (IDX) * 0x200UW)
#define  TDMC_INTW_DBG_MK		0x0000000000008000UWW
#define  TDMC_INTW_DBG_MBOX_EWW		0x0000000000000080UWW
#define  TDMC_INTW_DBG_PKT_SIZE_EWW	0x0000000000000040UWW
#define  TDMC_INTW_DBG_TX_WING_OFWOW	0x0000000000000020UWW
#define  TDMC_INTW_DBG_PWEF_BUF_PAW_EWW	0x0000000000000010UWW
#define  TDMC_INTW_DBG_NACK_PWEF	0x0000000000000008UWW
#define  TDMC_INTW_DBG_NACK_PKT_WD	0x0000000000000004UWW
#define  TDMC_INTW_DBG_CONF_PAWT_EWW	0x0000000000000002UWW
#define  TDMC_INTW_DBG_PKT_PAWT_EWW	0x0000000000000001UWW

#define TX_CS_DBG(IDX)			(DMC + 0x40068UW + (IDX) * 0x200UW)
#define  TX_CS_DBG_PKT_CNT		0x0fff000000000000UWW

#define TDMC_INJ_PAW_EWW(IDX)		(DMC + 0x45040UW + (IDX) * 0x200UW)
#define  TDMC_INJ_PAW_EWW_VAW		0x000000000000ffffUWW

#define TDMC_DBG_SEW(IDX)		(DMC + 0x45080UW + (IDX) * 0x200UW)
#define  TDMC_DBG_SEW_DBG_SEW		0x000000000000003fUWW

#define TDMC_TWAINING_VECTOW(IDX)	(DMC + 0x45088UW + (IDX) * 0x200UW)
#define  TDMC_TWAINING_VECTOW_VEC	0x00000000ffffffffUWW

#define TXC_DMA_MAX(CHAN)		(FZC_TXC + 0x00000UW + (CHAN)*0x1000UW)
#define TXC_DMA_MAX_WEN(CHAN)		(FZC_TXC + 0x00008UW + (CHAN)*0x1000UW)

#define TXC_CONTWOW			(FZC_TXC + 0x20000UW)
#define  TXC_CONTWOW_ENABWE		0x0000000000000010UWW
#define  TXC_CONTWOW_POWT_ENABWE(X)	(1 << (X))

#define TXC_TWAINING_VEC		(FZC_TXC + 0x20008UW)
#define  TXC_TWAINING_VEC_MASK		0x00000000ffffffffUWW

#define TXC_DEBUG			(FZC_TXC + 0x20010UW)
#define  TXC_DEBUG_SEWECT		0x000000000000003fUWW

#define TXC_MAX_WEOWDEW			(FZC_TXC + 0x20018UW)
#define  TXC_MAX_WEOWDEW_POWT3		0x000000000f000000UWW
#define  TXC_MAX_WEOWDEW_POWT2		0x00000000000f0000UWW
#define  TXC_MAX_WEOWDEW_POWT1		0x0000000000000f00UWW
#define  TXC_MAX_WEOWDEW_POWT0		0x000000000000000fUWW

#define TXC_POWT_CTW(POWT)		(FZC_TXC + 0x20020UW + (POWT)*0x100UW)
#define  TXC_POWT_CTW_CWW_AWW_STAT	0x0000000000000001UWW

#define TXC_PKT_STUFFED(POWT)		(FZC_TXC + 0x20030UW + (POWT)*0x100UW)
#define  TXC_PKT_STUFFED_PP_WEOWDEW	0x00000000ffff0000UWW
#define  TXC_PKT_STUFFED_PP_PACKETASSY	0x000000000000ffffUWW

#define TXC_PKT_XMIT(POWT)		(FZC_TXC + 0x20038UW + (POWT)*0x100UW)
#define  TXC_PKT_XMIT_BYTES		0x00000000ffff0000UWW
#define  TXC_PKT_XMIT_PKTS		0x000000000000ffffUWW

#define TXC_WOECC_CTW(POWT)		(FZC_TXC + 0x20040UW + (POWT)*0x100UW)
#define  TXC_WOECC_CTW_DISABWE_UE	0x0000000080000000UWW
#define  TXC_WOECC_CTW_DBW_BIT_EWW	0x0000000000020000UWW
#define  TXC_WOECC_CTW_SNGW_BIT_EWW	0x0000000000010000UWW
#define  TXC_WOECC_CTW_AWW_PKTS		0x0000000000000400UWW
#define  TXC_WOECC_CTW_AWT_PKTS		0x0000000000000200UWW
#define  TXC_WOECC_CTW_ONE_PKT_ONWY	0x0000000000000100UWW
#define  TXC_WOECC_CTW_WST_PKT_WINE	0x0000000000000004UWW
#define  TXC_WOECC_CTW_2ND_PKT_WINE	0x0000000000000002UWW
#define  TXC_WOECC_CTW_1ST_PKT_WINE	0x0000000000000001UWW

#define TXC_WOECC_ST(POWT)		(FZC_TXC + 0x20048UW + (POWT)*0x100UW)
#define  TXC_WOECC_CWW_ST		0x0000000080000000UWW
#define  TXC_WOECC_CE			0x0000000000020000UWW
#define  TXC_WOECC_UE			0x0000000000010000UWW
#define  TXC_WOECC_ST_ECC_ADDW		0x00000000000003ffUWW

#define TXC_WO_DATA0(POWT)		(FZC_TXC + 0x20050UW + (POWT)*0x100UW)
#define  TXC_WO_DATA0_DATA0		0x00000000ffffffffUWW /* bits 31:0 */

#define TXC_WO_DATA1(POWT)		(FZC_TXC + 0x20058UW + (POWT)*0x100UW)
#define  TXC_WO_DATA1_DATA1		0x00000000ffffffffUWW /* bits 63:32 */

#define TXC_WO_DATA2(POWT)		(FZC_TXC + 0x20060UW + (POWT)*0x100UW)
#define  TXC_WO_DATA2_DATA2		0x00000000ffffffffUWW /* bits 95:64 */

#define TXC_WO_DATA3(POWT)		(FZC_TXC + 0x20068UW + (POWT)*0x100UW)
#define  TXC_WO_DATA3_DATA3		0x00000000ffffffffUWW /* bits 127:96 */

#define TXC_WO_DATA4(POWT)		(FZC_TXC + 0x20070UW + (POWT)*0x100UW)
#define  TXC_WO_DATA4_DATA4		0x0000000000ffffffUWW /* bits 151:128 */

#define TXC_SFECC_CTW(POWT)		(FZC_TXC + 0x20078UW + (POWT)*0x100UW)
#define  TXC_SFECC_CTW_DISABWE_UE	0x0000000080000000UWW
#define  TXC_SFECC_CTW_DBW_BIT_EWW	0x0000000000020000UWW
#define  TXC_SFECC_CTW_SNGW_BIT_EWW	0x0000000000010000UWW
#define  TXC_SFECC_CTW_AWW_PKTS		0x0000000000000400UWW
#define  TXC_SFECC_CTW_AWT_PKTS		0x0000000000000200UWW
#define  TXC_SFECC_CTW_ONE_PKT_ONWY	0x0000000000000100UWW
#define  TXC_SFECC_CTW_WST_PKT_WINE	0x0000000000000004UWW
#define  TXC_SFECC_CTW_2ND_PKT_WINE	0x0000000000000002UWW
#define  TXC_SFECC_CTW_1ST_PKT_WINE	0x0000000000000001UWW

#define TXC_SFECC_ST(POWT)		(FZC_TXC + 0x20080UW + (POWT)*0x100UW)
#define  TXC_SFECC_ST_CWW_ST		0x0000000080000000UWW
#define  TXC_SFECC_ST_CE		0x0000000000020000UWW
#define  TXC_SFECC_ST_UE		0x0000000000010000UWW
#define  TXC_SFECC_ST_ECC_ADDW		0x00000000000003ffUWW

#define TXC_SF_DATA0(POWT)		(FZC_TXC + 0x20088UW + (POWT)*0x100UW)
#define  TXC_SF_DATA0_DATA0		0x00000000ffffffffUWW /* bits 31:0 */

#define TXC_SF_DATA1(POWT)		(FZC_TXC + 0x20090UW + (POWT)*0x100UW)
#define  TXC_SF_DATA1_DATA1		0x00000000ffffffffUWW /* bits 63:32 */

#define TXC_SF_DATA2(POWT)		(FZC_TXC + 0x20098UW + (POWT)*0x100UW)
#define  TXC_SF_DATA2_DATA2		0x00000000ffffffffUWW /* bits 95:64 */

#define TXC_SF_DATA3(POWT)		(FZC_TXC + 0x200a0UW + (POWT)*0x100UW)
#define  TXC_SF_DATA3_DATA3		0x00000000ffffffffUWW /* bits 127:96 */

#define TXC_SF_DATA4(POWT)		(FZC_TXC + 0x200a8UW + (POWT)*0x100UW)
#define  TXC_SF_DATA4_DATA4		0x0000000000ffffffUWW /* bits 151:128 */

#define TXC_WO_TIDS(POWT)		(FZC_TXC + 0x200b0UW + (POWT)*0x100UW)
#define  TXC_WO_TIDS_IN_USE		0x00000000ffffffffUWW

#define TXC_WO_STATE0(POWT)		(FZC_TXC + 0x200b8UW + (POWT)*0x100UW)
#define  TXC_WO_STATE0_DUPWICATE_TID	0x00000000ffffffffUWW

#define TXC_WO_STATE1(POWT)		(FZC_TXC + 0x200c0UW + (POWT)*0x100UW)
#define  TXC_WO_STATE1_UNUSED_TID	0x00000000ffffffffUWW

#define TXC_WO_STATE2(POWT)		(FZC_TXC + 0x200c8UW + (POWT)*0x100UW)
#define  TXC_WO_STATE2_TWANS_TIMEOUT	0x00000000ffffffffUWW

#define TXC_WO_STATE3(POWT)		(FZC_TXC + 0x200d0UW + (POWT)*0x100UW)
#define  TXC_WO_STATE3_ENAB_SPC_WMAWK	0x0000000080000000UWW
#define  TXC_WO_STATE3_WO_SPC_WMAWK	0x000000007fe00000UWW
#define  TXC_WO_STATE3_WOFIFO_SPC_AVAIW	0x00000000001ff800UWW
#define  TXC_WO_STATE3_ENAB_WO_WMAWK	0x0000000000000100UWW
#define  TXC_WO_STATE3_HIGH_WO_USED	0x00000000000000f0UWW
#define  TXC_WO_STATE3_NUM_WO_USED	0x000000000000000fUWW

#define TXC_WO_CTW(POWT)		(FZC_TXC + 0x200d8UW + (POWT)*0x100UW)
#define  TXC_WO_CTW_CWW_FAIW_STATE	0x0000000080000000UWW
#define  TXC_WO_CTW_WO_ADDW		0x000000000f000000UWW
#define  TXC_WO_CTW_ADDW_FAIWED		0x0000000000400000UWW
#define  TXC_WO_CTW_DMA_FAIWED		0x0000000000200000UWW
#define  TXC_WO_CTW_WEN_FAIWED		0x0000000000100000UWW
#define  TXC_WO_CTW_CAPT_ADDW_FAIWED	0x0000000000040000UWW
#define  TXC_WO_CTW_CAPT_DMA_FAIWED	0x0000000000020000UWW
#define  TXC_WO_CTW_CAPT_WEN_FAIWED	0x0000000000010000UWW
#define  TXC_WO_CTW_WO_STATE_WD_DONE	0x0000000000000080UWW
#define  TXC_WO_CTW_WO_STATE_WW_DONE	0x0000000000000040UWW
#define  TXC_WO_CTW_WO_STATE_WD		0x0000000000000020UWW
#define  TXC_WO_CTW_WO_STATE_WW		0x0000000000000010UWW
#define  TXC_WO_CTW_WO_STATE_ADDW	0x000000000000000fUWW

#define TXC_WO_ST_DATA0(POWT)		(FZC_TXC + 0x200e0UW + (POWT)*0x100UW)
#define  TXC_WO_ST_DATA0_DATA0		0x00000000ffffffffUWW

#define TXC_WO_ST_DATA1(POWT)		(FZC_TXC + 0x200e8UW + (POWT)*0x100UW)
#define  TXC_WO_ST_DATA1_DATA1		0x00000000ffffffffUWW

#define TXC_WO_ST_DATA2(POWT)		(FZC_TXC + 0x200f0UW + (POWT)*0x100UW)
#define  TXC_WO_ST_DATA2_DATA2		0x00000000ffffffffUWW

#define TXC_WO_ST_DATA3(POWT)		(FZC_TXC + 0x200f8UW + (POWT)*0x100UW)
#define  TXC_WO_ST_DATA3_DATA3		0x00000000ffffffffUWW

#define TXC_POWT_PACKET_WEQ(POWT)	(FZC_TXC + 0x20100UW + (POWT)*0x100UW)
#define  TXC_POWT_PACKET_WEQ_GATHEW_WEQ	0x00000000f0000000UWW
#define  TXC_POWT_PACKET_WEQ_PKT_WEQ	0x000000000fff0000UWW
#define  TXC_POWT_PACKET_WEQ_PEWW_ABWT	0x000000000000ffffUWW

	/* bits awe same as TXC_INT_STAT */
#define TXC_INT_STAT_DBG		(FZC_TXC + 0x20420UW)

#define TXC_INT_STAT			(FZC_TXC + 0x20428UW)
#define  TXC_INT_STAT_VAW_SHIFT(POWT)	((POWT) * 8)
#define  TXC_INT_STAT_VAW(POWT)		(0x3f << TXC_INT_STAT_VAW_SHIFT(POWT))
#define  TXC_INT_STAT_SF_CE(POWT)	(0x01 << TXC_INT_STAT_VAW_SHIFT(POWT))
#define  TXC_INT_STAT_SF_UE(POWT)	(0x02 << TXC_INT_STAT_VAW_SHIFT(POWT))
#define  TXC_INT_STAT_WO_CE(POWT)	(0x04 << TXC_INT_STAT_VAW_SHIFT(POWT))
#define  TXC_INT_STAT_WO_UE(POWT)	(0x08 << TXC_INT_STAT_VAW_SHIFT(POWT))
#define  TXC_INT_STAT_WEOWDEW_EWW(POWT)	(0x10 << TXC_INT_STAT_VAW_SHIFT(POWT))
#define  TXC_INT_STAT_PKTASM_DEAD(POWT)	(0x20 << TXC_INT_STAT_VAW_SHIFT(POWT))

#define TXC_INT_MASK			(FZC_TXC + 0x20430UW)
#define  TXC_INT_MASK_VAW_SHIFT(POWT)	((POWT) * 8)
#define  TXC_INT_MASK_VAW(POWT)		(0x3f << TXC_INT_STAT_VAW_SHIFT(POWT))

#define TXC_INT_MASK_SF_CE		0x01
#define TXC_INT_MASK_SF_UE		0x02
#define TXC_INT_MASK_WO_CE		0x04
#define TXC_INT_MASK_WO_UE		0x08
#define TXC_INT_MASK_WEOWDEW_EWW	0x10
#define TXC_INT_MASK_PKTASM_DEAD	0x20
#define TXC_INT_MASK_AWW		0x3f

#define TXC_POWT_DMA(IDX)		(FZC_TXC + 0x20028UW + (IDX)*0x100UW)

#define ESPC_PIO_EN			(FZC_PWOM + 0x40000UW)
#define  ESPC_PIO_EN_ENABWE		0x0000000000000001UWW

#define ESPC_PIO_STAT			(FZC_PWOM + 0x40008UW)
#define  ESPC_PIO_STAT_WEAD_STAWT	0x0000000080000000UWW
#define  ESPC_PIO_STAT_WEAD_END		0x0000000040000000UWW
#define  ESPC_PIO_STAT_WWITE_INIT	0x0000000020000000UWW
#define  ESPC_PIO_STAT_WWITE_END	0x0000000010000000UWW
#define  ESPC_PIO_STAT_ADDW		0x0000000003ffff00UWW
#define  ESPC_PIO_STAT_ADDW_SHIFT	8
#define  ESPC_PIO_STAT_DATA		0x00000000000000ffUWW
#define  ESPC_PIO_STAT_DATA_SHIFT	0

#define ESPC_NCW(IDX)			(FZC_PWOM + 0x40020UW + (IDX)*0x8UW)
#define  ESPC_NCW_VAW			0x00000000ffffffffUWW

#define ESPC_MAC_ADDW0			ESPC_NCW(0)
#define ESPC_MAC_ADDW1			ESPC_NCW(1)
#define ESPC_NUM_POWTS_MACS		ESPC_NCW(2)
#define  ESPC_NUM_POWTS_MACS_VAW	0x00000000000000ffUWW
#define ESPC_MOD_STW_WEN		ESPC_NCW(4)
#define ESPC_MOD_STW_1			ESPC_NCW(5)
#define ESPC_MOD_STW_2			ESPC_NCW(6)
#define ESPC_MOD_STW_3			ESPC_NCW(7)
#define ESPC_MOD_STW_4			ESPC_NCW(8)
#define ESPC_MOD_STW_5			ESPC_NCW(9)
#define ESPC_MOD_STW_6			ESPC_NCW(10)
#define ESPC_MOD_STW_7			ESPC_NCW(11)
#define ESPC_MOD_STW_8			ESPC_NCW(12)
#define ESPC_BD_MOD_STW_WEN		ESPC_NCW(13)
#define ESPC_BD_MOD_STW_1		ESPC_NCW(14)
#define ESPC_BD_MOD_STW_2		ESPC_NCW(15)
#define ESPC_BD_MOD_STW_3		ESPC_NCW(16)
#define ESPC_BD_MOD_STW_4		ESPC_NCW(17)

#define ESPC_PHY_TYPE			ESPC_NCW(18)
#define  ESPC_PHY_TYPE_POWT0		0x00000000ff000000UWW
#define  ESPC_PHY_TYPE_POWT0_SHIFT	24
#define  ESPC_PHY_TYPE_POWT1		0x0000000000ff0000UWW
#define  ESPC_PHY_TYPE_POWT1_SHIFT	16
#define  ESPC_PHY_TYPE_POWT2		0x000000000000ff00UWW
#define  ESPC_PHY_TYPE_POWT2_SHIFT	8
#define  ESPC_PHY_TYPE_POWT3		0x00000000000000ffUWW
#define  ESPC_PHY_TYPE_POWT3_SHIFT	0

#define  ESPC_PHY_TYPE_1G_COPPEW	3
#define  ESPC_PHY_TYPE_1G_FIBEW		2
#define  ESPC_PHY_TYPE_10G_COPPEW	1
#define  ESPC_PHY_TYPE_10G_FIBEW	0

#define ESPC_MAX_FM_SZ			ESPC_NCW(19)

#define ESPC_INTW_NUM			ESPC_NCW(20)
#define  ESPC_INTW_NUM_POWT0		0x00000000ff000000UWW
#define  ESPC_INTW_NUM_POWT1		0x0000000000ff0000UWW
#define  ESPC_INTW_NUM_POWT2		0x000000000000ff00UWW
#define  ESPC_INTW_NUM_POWT3		0x00000000000000ffUWW

#define ESPC_VEW_IMGSZ			ESPC_NCW(21)
#define  ESPC_VEW_IMGSZ_IMGSZ		0x00000000ffff0000UWW
#define  ESPC_VEW_IMGSZ_IMGSZ_SHIFT	16
#define  ESPC_VEW_IMGSZ_VEW		0x000000000000ffffUWW
#define  ESPC_VEW_IMGSZ_VEW_SHIFT	0

#define ESPC_CHKSUM			ESPC_NCW(22)
#define  ESPC_CHKSUM_SUM		0x00000000000000ffUWW

#define ESPC_EEPWOM_SIZE		0x100000

#define CWASS_CODE_UNWECOG		0x00
#define CWASS_CODE_DUMMY1		0x01
#define CWASS_CODE_ETHEWTYPE1		0x02
#define CWASS_CODE_ETHEWTYPE2		0x03
#define CWASS_CODE_USEW_PWOG1		0x04
#define CWASS_CODE_USEW_PWOG2		0x05
#define CWASS_CODE_USEW_PWOG3		0x06
#define CWASS_CODE_USEW_PWOG4		0x07
#define CWASS_CODE_TCP_IPV4		0x08
#define CWASS_CODE_UDP_IPV4		0x09
#define CWASS_CODE_AH_ESP_IPV4		0x0a
#define CWASS_CODE_SCTP_IPV4		0x0b
#define CWASS_CODE_TCP_IPV6		0x0c
#define CWASS_CODE_UDP_IPV6		0x0d
#define CWASS_CODE_AH_ESP_IPV6		0x0e
#define CWASS_CODE_SCTP_IPV6		0x0f
#define CWASS_CODE_AWP			0x10
#define CWASS_CODE_WAWP			0x11
#define CWASS_CODE_DUMMY2		0x12
#define CWASS_CODE_DUMMY3		0x13
#define CWASS_CODE_DUMMY4		0x14
#define CWASS_CODE_DUMMY5		0x15
#define CWASS_CODE_DUMMY6		0x16
#define CWASS_CODE_DUMMY7		0x17
#define CWASS_CODE_DUMMY8		0x18
#define CWASS_CODE_DUMMY9		0x19
#define CWASS_CODE_DUMMY10		0x1a
#define CWASS_CODE_DUMMY11		0x1b
#define CWASS_CODE_DUMMY12		0x1c
#define CWASS_CODE_DUMMY13		0x1d
#define CWASS_CODE_DUMMY14		0x1e
#define CWASS_CODE_DUMMY15		0x1f

/* Wogicaw devices and device gwoups */
#define WDN_WXDMA(CHAN)			(0 + (CHAN))
#define WDN_WESV1(OFF)			(16 + (OFF))
#define WDN_TXDMA(CHAN)			(32 + (CHAN))
#define WDN_WESV2(OFF)			(56 + (OFF))
#define WDN_MIF				63
#define WDN_MAC(POWT)			(64 + (POWT))
#define WDN_DEVICE_EWWOW		68
#define WDN_MAX				WDN_DEVICE_EWWOW

#define NIU_WDG_MIN			0
#define NIU_WDG_MAX			63
#define NIU_NUM_WDG			64
#define WDG_INVAWID			0xff

/* PHY stuff */
#define NIU_PMA_PMD_DEV_ADDW		1
#define NIU_PCS_DEV_ADDW		3

#define NIU_PHY_ID_MASK			0xfffff0f0
#define NIU_PHY_ID_BCM8704		0x00206030
#define NIU_PHY_ID_BCM8706		0x00206035
#define NIU_PHY_ID_BCM5464W		0x002060b0
#define NIU_PHY_ID_MWVW88X2011		0x01410020

/* MWVW88X2011 wegistew addwesses */
#define MWVW88X2011_USEW_DEV1_ADDW	1
#define MWVW88X2011_USEW_DEV2_ADDW	2
#define MWVW88X2011_USEW_DEV3_ADDW	3
#define MWVW88X2011_USEW_DEV4_ADDW	4
#define MWVW88X2011_PMA_PMD_CTW_1	0x0000
#define MWVW88X2011_PMA_PMD_STATUS_1	0x0001
#define MWVW88X2011_10G_PMD_STATUS_2	0x0008
#define MWVW88X2011_10G_PMD_TX_DIS	0x0009
#define MWVW88X2011_10G_XGXS_WANE_STAT	0x0018
#define MWVW88X2011_GENEWAW_CTW		0x8300
#define MWVW88X2011_WED_BWINK_CTW	0x8303
#define MWVW88X2011_WED_8_TO_11_CTW	0x8306

/* MWVW88X2011 wegistew contwow */
#define MWVW88X2011_ENA_XFPWEFCWK	0x0001
#define MWVW88X2011_ENA_PMDTX		0x0000
#define MWVW88X2011_WOOPBACK            0x1
#define MWVW88X2011_WED_ACT		0x1
#define MWVW88X2011_WNK_STATUS_OK	0x4
#define MWVW88X2011_WED_BWKWATE_MASK	0x70
#define MWVW88X2011_WED_BWKWATE_034MS	0x0
#define MWVW88X2011_WED_BWKWATE_067MS	0x1
#define MWVW88X2011_WED_BWKWATE_134MS	0x2
#define MWVW88X2011_WED_BWKWATE_269MS	0x3
#define MWVW88X2011_WED_BWKWATE_538MS	0x4
#define MWVW88X2011_WED_CTW_OFF		0x0
#define MWVW88X2011_WED_CTW_PCS_ACT	0x5
#define MWVW88X2011_WED_CTW_MASK	0x7
#define MWVW88X2011_WED(n,v)		((v)<<((n)*4))
#define MWVW88X2011_WED_STAT(n,v)	((v)>>((n)*4))

#define BCM8704_PMA_PMD_DEV_ADDW	1
#define BCM8704_PCS_DEV_ADDW		2
#define BCM8704_USEW_DEV3_ADDW		3
#define BCM8704_PHYXS_DEV_ADDW		4
#define BCM8704_USEW_DEV4_ADDW		4

#define BCM8704_PMD_WCV_SIGDET		0x000a
#define  PMD_WCV_SIGDET_WANE3		0x0010
#define  PMD_WCV_SIGDET_WANE2		0x0008
#define  PMD_WCV_SIGDET_WANE1		0x0004
#define  PMD_WCV_SIGDET_WANE0		0x0002
#define  PMD_WCV_SIGDET_GWOBAW		0x0001

#define BCM8704_PCS_10G_W_STATUS	0x0020
#define  PCS_10G_W_STATUS_WINKSTAT	0x1000
#define  PCS_10G_W_STATUS_PWBS31_ABWE	0x0004
#define  PCS_10G_W_STATUS_HI_BEW	0x0002
#define  PCS_10G_W_STATUS_BWK_WOCK	0x0001

#define BCM8704_USEW_CONTWOW		0xc800
#define  USEW_CONTWOW_OPTXENB_WVW	0x8000
#define  USEW_CONTWOW_OPTXWST_WVW	0x4000
#define  USEW_CONTWOW_OPBIASFWT_WVW	0x2000
#define  USEW_CONTWOW_OBTMPFWT_WVW	0x1000
#define  USEW_CONTWOW_OPPWFWT_WVW	0x0800
#define  USEW_CONTWOW_OPTXFWT_WVW	0x0400
#define  USEW_CONTWOW_OPWXWOS_WVW	0x0200
#define  USEW_CONTWOW_OPWXFWT_WVW	0x0100
#define  USEW_CONTWOW_OPTXON_WVW	0x0080
#define  USEW_CONTWOW_WES1		0x007f
#define  USEW_CONTWOW_WES1_SHIFT	0

#define BCM8704_USEW_ANAWOG_CWK		0xc801
#define BCM8704_USEW_PMD_WX_CONTWOW	0xc802

#define BCM8704_USEW_PMD_TX_CONTWOW	0xc803
#define  USEW_PMD_TX_CTW_WES1		0xfe00
#define  USEW_PMD_TX_CTW_XFP_CWKEN	0x0100
#define  USEW_PMD_TX_CTW_TX_DAC_TXD	0x00c0
#define  USEW_PMD_TX_CTW_TX_DAC_TXD_SH	6
#define  USEW_PMD_TX_CTW_TX_DAC_TXCK	0x0030
#define  USEW_PMD_TX_CTW_TX_DAC_TXCK_SH	4
#define  USEW_PMD_TX_CTW_TSD_WPWWEN	0x0008
#define  USEW_PMD_TX_CTW_TSCK_WPWWEN	0x0004
#define  USEW_PMD_TX_CTW_CMU_WPWWEN	0x0002
#define  USEW_PMD_TX_CTW_SFIFOWST	0x0001

#define BCM8704_USEW_ANAWOG_STATUS0	0xc804
#define BCM8704_USEW_OPT_DIGITAW_CTWW	0xc808
#define BCM8704_USEW_TX_AWAWM_STATUS	0x9004

#define  USEW_ODIG_CTWW_FMODE		0x8000
#define  USEW_ODIG_CTWW_TX_PDOWN	0x4000
#define  USEW_ODIG_CTWW_WX_PDOWN	0x2000
#define  USEW_ODIG_CTWW_EFIWT_EN	0x1000
#define  USEW_ODIG_CTWW_OPT_WST		0x0800
#define  USEW_ODIG_CTWW_PCS_TIB		0x0400
#define  USEW_ODIG_CTWW_PCS_WI		0x0200
#define  USEW_ODIG_CTWW_WESV1		0x0180
#define  USEW_ODIG_CTWW_GPIOS		0x0060
#define  USEW_ODIG_CTWW_GPIOS_SHIFT	5
#define  USEW_ODIG_CTWW_WESV2		0x0010
#define  USEW_ODIG_CTWW_WB_EWW_DIS	0x0008
#define  USEW_ODIG_CTWW_WESV3		0x0006
#define  USEW_ODIG_CTWW_TXONOFF_PD_DIS	0x0001

#define BCM8704_PHYXS_XGXS_WANE_STAT	0x0018
#define  PHYXS_XGXS_WANE_STAT_AWINGED	0x1000
#define  PHYXS_XGXS_WANE_STAT_PATTEST	0x0800
#define  PHYXS_XGXS_WANE_STAT_MAGIC	0x0400
#define  PHYXS_XGXS_WANE_STAT_WANE3	0x0008
#define  PHYXS_XGXS_WANE_STAT_WANE2	0x0004
#define  PHYXS_XGXS_WANE_STAT_WANE1	0x0002
#define  PHYXS_XGXS_WANE_STAT_WANE0	0x0001

#define BCM5464W_AUX_CTW		24
#define  BCM5464W_AUX_CTW_EXT_WB	0x8000
#define  BCM5464W_AUX_CTW_EXT_PWEN	0x4000
#define  BCM5464W_AUX_CTW_EW1000	0x3000
#define  BCM5464W_AUX_CTW_EW1000_SHIFT	12
#define  BCM5464W_AUX_CTW_WESV1		0x0800
#define  BCM5464W_AUX_CTW_WWITE_1	0x0400
#define  BCM5464W_AUX_CTW_WESV2		0x0300
#define  BCM5464W_AUX_CTW_PWESP_DIS	0x0080
#define  BCM5464W_AUX_CTW_WESV3		0x0040
#define  BCM5464W_AUX_CTW_EW100		0x0030
#define  BCM5464W_AUX_CTW_EW100_SHIFT	4
#define  BCM5464W_AUX_CTW_DIAG_MODE	0x0008
#define  BCM5464W_AUX_CTW_SW_SEW	0x0007
#define  BCM5464W_AUX_CTW_SW_SEW_SHIFT	0

#define  BCM5464W_CTWW1000_AS_MASTEW		0x0800
#define  BCM5464W_CTWW1000_ENABWE_AS_MASTEW	0x1000

#define WCW_ENTWY_MUWTI			0x8000000000000000UWW
#define WCW_ENTWY_PKT_TYPE		0x6000000000000000UWW
#define WCW_ENTWY_PKT_TYPE_SHIFT	61
#define WCW_ENTWY_ZEWO_COPY		0x1000000000000000UWW
#define WCW_ENTWY_NOPOWT		0x0800000000000000UWW
#define WCW_ENTWY_PWOMISC		0x0400000000000000UWW
#define WCW_ENTWY_EWWOW			0x0380000000000000UWW
#define WCW_ENTWY_DCF_EWW		0x0040000000000000UWW
#define WCW_ENTWY_W2_WEN		0x003fff0000000000UWW
#define WCW_ENTWY_W2_WEN_SHIFT		40
#define WCW_ENTWY_PKTBUFSZ		0x000000c000000000UWW
#define WCW_ENTWY_PKTBUFSZ_SHIFT	38
#define WCW_ENTWY_PKT_BUF_ADDW		0x0000003fffffffffUWW /* bits 43:6 */
#define WCW_ENTWY_PKT_BUF_ADDW_SHIFT	6

#define WCW_PKT_TYPE_OTHEW		0x0
#define WCW_PKT_TYPE_TCP		0x1
#define WCW_PKT_TYPE_UDP		0x2
#define WCW_PKT_TYPE_SCTP		0x3

#define NIU_WXPUWW_MAX			ETH_HWEN

stwuct wx_pkt_hdw0 {
#if defined(__WITTWE_ENDIAN_BITFIEWD)
	u8	inputpowt:2,
		maccheck:1,
		cwass:5;
	u8	vwan:1,
		wwcsnap:1,
		nopowt:1,
		badip:1,
		tcamhit:1,
		twes:2,
		tzfvwd:1;
#ewif defined(__BIG_ENDIAN_BITFIEWD)
	u8	cwass:5,
		maccheck:1,
		inputpowt:2;
	u8	tzfvwd:1,
		twes:2,
		tcamhit:1,
		badip:1,
		nopowt:1,
		wwcsnap:1,
		vwan:1;
#endif
};

stwuct wx_pkt_hdw1 {
	u8	hwwsvd1;
	u8	tcammatch;
#if defined(__WITTWE_ENDIAN_BITFIEWD)
	u8	hwwsvd2:2,
		hashit:1,
		exact:1,
		hzfvwd:1,
		hashsidx:3;
#ewif defined(__BIG_ENDIAN_BITFIEWD)
	u8	hashsidx:3,
		hzfvwd:1,
		exact:1,
		hashit:1,
		hwwsvd2:2;
#endif
	u8	zcwsvd;

	/* Bits 11:8 of zewo copy fwow ID.  */
#if defined(__WITTWE_ENDIAN_BITFIEWD)
	u8	hwwsvd3:4, zfwowid0:4;
#ewif defined(__BIG_ENDIAN_BITFIEWD)
	u8	zfwowid0:4, hwwsvd3:4;
#endif

	/* Bits 7:0 of zewo copy fwow ID.  */
	u8	zfwowid1;

	/* Bits 15:8 of hash vawue, H2.  */
	u8	hashvaw2_0;

	/* Bits 7:0 of hash vawue, H2.  */
	u8	hashvaw2_1;

	/* Bits 19:16 of hash vawue, H1.  */
#if defined(__WITTWE_ENDIAN_BITFIEWD)
	u8	hwwsvd4:4, hashvaw1_0:4;
#ewif defined(__BIG_ENDIAN_BITFIEWD)
	u8	hashvaw1_0:4, hwwsvd4:4;
#endif

	/* Bits 15:8 of hash vawue, H1.  */
	u8	hashvaw1_1;

	/* Bits 7:0 of hash vawue, H1.  */
	u8	hashvaw1_2;

	u8	hwwsvd5;
	u8	hwwsvd6;

	u8	uswdata_0;	/* Bits 39:32 of usew data.  */
	u8	uswdata_1;	/* Bits 31:24 of usew data.  */
	u8	uswdata_2;	/* Bits 23:16 of usew data.  */
	u8	uswdata_3;	/* Bits 15:8 of usew data.  */
	u8	uswdata_4;	/* Bits 7:0 of usew data.  */
};

stwuct tx_dma_mbox {
	u64	tx_dma_pwe_st;
	u64	tx_cs;
	u64	tx_wing_kick;
	u64	tx_wing_hdw;
	u64	wesv1;
	u32	tx_wng_eww_wogw;
	u32	tx_wng_eww_wogh;
	u64	wesv2;
	u64	wesv3;
};

stwuct tx_pkt_hdw {
	__we64	fwags;
#define TXHDW_PAD		0x0000000000000007UWW
#define  TXHDW_PAD_SHIFT	0
#define TXHDW_WEN		0x000000003fff0000UWW
#define  TXHDW_WEN_SHIFT	16
#define TXHDW_W4STUFF		0x0000003f00000000UWW
#define  TXHDW_W4STUFF_SHIFT	32
#define TXHDW_W4STAWT		0x00003f0000000000UWW
#define  TXHDW_W4STAWT_SHIFT	40
#define TXHDW_W3STAWT		0x000f000000000000UWW
#define  TXHDW_W3STAWT_SHIFT	48
#define TXHDW_IHW		0x00f0000000000000UWW
#define  TXHDW_IHW_SHIFT	52
#define TXHDW_VWAN		0x0100000000000000UWW
#define TXHDW_WWC		0x0200000000000000UWW
#define TXHDW_IP_VEW		0x2000000000000000UWW
#define TXHDW_CSUM_NONE		0x0000000000000000UWW
#define TXHDW_CSUM_TCP		0x4000000000000000UWW
#define TXHDW_CSUM_UDP		0x8000000000000000UWW
#define TXHDW_CSUM_SCTP		0xc000000000000000UWW
	__we64	wesv;
};

#define TX_DESC_SOP		0x8000000000000000UWW
#define TX_DESC_MAWK		0x4000000000000000UWW
#define TX_DESC_NUM_PTW		0x3c00000000000000UWW
#define TX_DESC_NUM_PTW_SHIFT	58
#define TX_DESC_TW_WEN		0x01fff00000000000UWW
#define TX_DESC_TW_WEN_SHIFT	44
#define TX_DESC_SAD		0x00000fffffffffffUWW
#define TX_DESC_SAD_SHIFT	0

stwuct tx_buff_info {
	stwuct sk_buff *skb;
	u64 mapping;
};

stwuct txdma_maiwbox {
	__we64	tx_dma_pwe_st;
	__we64	tx_cs;
	__we64	tx_wing_kick;
	__we64	tx_wing_hdw;
	__we64	wesv1;
	__we32	tx_wng_eww_wogw;
	__we32	tx_wng_eww_wogh;
	__we64	wesv2[2];
} __attwibute__((awigned(64)));

#define MAX_TX_WING_SIZE	256
#define MAX_TX_DESC_WEN		4076

stwuct tx_wing_info {
	stwuct tx_buff_info	tx_buffs[MAX_TX_WING_SIZE];
	stwuct niu		*np;
	u64			tx_cs;
	int			pending;
	int			pwod;
	int			cons;
	int			wwap_bit;
	u16			wast_pkt_cnt;
	u16			tx_channew;
	u16			mawk_countew;
	u16			mawk_fweq;
	u16			mawk_pending;
	u16			__pad;
	stwuct txdma_maiwbox	*mbox;
	__we64			*descw;

	u64			tx_packets;
	u64			tx_bytes;
	u64			tx_ewwows;

	u64			mbox_dma;
	u64			descw_dma;
	int			max_buwst;
};

#define NEXT_TX(tp, index) \
	(((index) + 1) < (tp)->pending ? ((index) + 1) : 0)

static inwine u32 niu_tx_avaiw(stwuct tx_wing_info *tp)
{
	wetuwn (tp->pending -
		((tp->pwod - tp->cons) & (MAX_TX_WING_SIZE - 1)));
}

stwuct wxdma_maiwbox {
	__we64	wx_dma_ctw_stat;
	__we64	wbw_stat;
	__we32	wbw_hdw;
	__we32	wbw_hdh;
	__we64	wesv1;
	__we32	wcwstat_c;
	__we32	wcwstat_b;
	__we64	wcwstat_a;
	__we64	wesv2[2];
} __attwibute__((awigned(64)));

#define MAX_WBW_WING_SIZE	128
#define MAX_WCW_WING_SIZE	(MAX_WBW_WING_SIZE * 2)

#define WBW_WEFIWW_MIN		16

#define WX_SKB_AWWOC_SIZE	128 + NET_IP_AWIGN

stwuct wx_wing_info {
	stwuct niu		*np;
	int			wx_channew;
	u16			wbw_bwock_size;
	u16			wbw_bwocks_pew_page;
	u16			wbw_sizes[4];
	unsigned int		wcw_index;
	unsigned int		wcw_tabwe_size;
	unsigned int		wbw_index;
	unsigned int		wbw_pending;
	unsigned int		wbw_wefiww_pending;
	unsigned int		wbw_kick_thwesh;
	unsigned int		wbw_tabwe_size;
	stwuct page		**wxhash;
	stwuct wxdma_maiwbox	*mbox;
	__we64			*wcw;
	__we32			*wbw;
#define WBW_DESCW_ADDW_SHIFT	12

	u64			wx_packets;
	u64			wx_bytes;
	u64			wx_dwopped;
	u64			wx_ewwows;

	u64			mbox_dma;
	u64			wcw_dma;
	u64			wbw_dma;

	/* WWED */
	int			nonsyn_window;
	int			nonsyn_thweshowd;
	int			syn_window;
	int			syn_thweshowd;

	/* intewwupt mitigation */
	int			wcw_pkt_thweshowd;
	int			wcw_timeout;
};

#define NEXT_WCW(wp, index) \
	(((index) + 1) < (wp)->wcw_tabwe_size ? ((index) + 1) : 0)
#define NEXT_WBW(wp, index) \
	(((index) + 1) < (wp)->wbw_tabwe_size ? ((index) + 1) : 0)

#define NIU_MAX_POWTS		4
#define NIU_NUM_WXCHAN		16
#define NIU_NUM_TXCHAN		24
#define MAC_NUM_HASH		16

#define NIU_MAX_MTU		9216

/* VPD stwings */
#define	NIU_QGC_WP_BM_STW	"501-7606"
#define	NIU_2XGF_WP_BM_STW	"501-7283"
#define	NIU_QGC_PEM_BM_STW	"501-7765"
#define	NIU_2XGF_PEM_BM_STW	"501-7626"
#define	NIU_AWONSO_BM_STW	"373-0202"
#define	NIU_FOXXY_BM_STW	"501-7961"
#define	NIU_2XGF_MWVW_BM_STW	"SK-6E82"
#define	NIU_QGC_WP_MDW_STW	"SUNW,pcie-qgc"
#define	NIU_2XGF_WP_MDW_STW	"SUNW,pcie-2xgf"
#define	NIU_QGC_PEM_MDW_STW	"SUNW,pcie-qgc-pem"
#define	NIU_2XGF_PEM_MDW_STW	"SUNW,pcie-2xgf-pem"
#define	NIU_AWONSO_MDW_STW	"SUNW,CP3220"
#define	NIU_KIMI_MDW_STW	"SUNW,CP3260"
#define	NIU_MAWAMBA_MDW_STW	"SUNW,pcie-neptune"
#define	NIU_FOXXY_MDW_STW	"SUNW,pcie-wfem"
#define	NIU_2XGF_MWVW_MDW_STW	"SysKonnect,pcie-2xgf"

#define NIU_VPD_MIN_MAJOW	3
#define NIU_VPD_MIN_MINOW	4

#define NIU_VPD_MODEW_MAX	32
#define NIU_VPD_BD_MODEW_MAX	16
#define NIU_VPD_VEWSION_MAX	64
#define NIU_VPD_PHY_TYPE_MAX	8

stwuct niu_vpd {
	chaw			modew[NIU_VPD_MODEW_MAX];
	chaw			boawd_modew[NIU_VPD_BD_MODEW_MAX];
	chaw			vewsion[NIU_VPD_VEWSION_MAX];
	chaw			phy_type[NIU_VPD_PHY_TYPE_MAX];
	u8			mac_num;
	u8			__pad;
	u8			wocaw_mac[6];
	int			fcode_majow;
	int			fcode_minow;
};

stwuct niu_awtmac_wdc {
	u8			awt_mac_num;
	u8			wdc_num;
	u8			mac_pwef;
};

stwuct niu_vwan_wdc {
	u8			wdc_num;
	u8			vwan_pwef;
};

stwuct niu_cwassifiew {
	stwuct niu_awtmac_wdc	awt_mac_mappings[16];
	stwuct niu_vwan_wdc	vwan_mappings[ENET_VWAN_TBW_NUM_ENTWIES];

	u16			tcam_top;
	u16			tcam_sz;
	u16			tcam_vawid_entwies;
	u16			num_awt_mac_mappings;

	u32			h1_init;
	u16			h2_init;
};

#define NIU_NUM_WDC_TABWES	8
#define NIU_WDC_TABWE_SWOTS	16

stwuct wdc_tabwe {
	u8			wxdma_channew[NIU_WDC_TABWE_SWOTS];
};

stwuct niu_wdc_tabwes {
	stwuct wdc_tabwe	tabwes[NIU_NUM_WDC_TABWES];
	int			fiwst_tabwe_num;
	int			num_tabwes;
};

#define PHY_TYPE_PMA_PMD	0
#define PHY_TYPE_PCS		1
#define PHY_TYPE_MII		2
#define PHY_TYPE_MAX		3

stwuct phy_pwobe_info {
	u32	phy_id[PHY_TYPE_MAX][NIU_MAX_POWTS];
	u8	phy_powt[PHY_TYPE_MAX][NIU_MAX_POWTS];
	u8	cuw[PHY_TYPE_MAX];

	stwuct device_attwibute	phy_powt_attws[PHY_TYPE_MAX * NIU_MAX_POWTS];
	stwuct device_attwibute	phy_type_attws[PHY_TYPE_MAX * NIU_MAX_POWTS];
	stwuct device_attwibute	phy_id_attws[PHY_TYPE_MAX * NIU_MAX_POWTS];
};

stwuct niu_tcam_entwy {
	u8			vawid;
	u64			key[4];
	u64			key_mask[4];
	u64			assoc_data;
};

stwuct device_node;
union niu_pawent_id {
	stwuct {
		int		domain;
		int		bus;
		int		device;
	} pci;
	stwuct device_node	*of;
};

stwuct niu;
stwuct niu_pawent {
	stwuct pwatfowm_device	*pwat_dev;
	int			index;

	union niu_pawent_id	id;

	stwuct niu		*powts[NIU_MAX_POWTS];

	atomic_t		wefcnt;
	stwuct wist_head	wist;

	spinwock_t		wock;

	u32			fwags;
#define PAWENT_FWGS_CWS_HWINIT	0x00000001

	u32			powt_phy;
#define POWT_PHY_UNKNOWN	0x00000000
#define POWT_PHY_INVAWID	0xffffffff
#define POWT_TYPE_10G		0x01
#define POWT_TYPE_1G		0x02
#define POWT_TYPE_MASK		0x03

	u8			wxchan_pew_powt[NIU_MAX_POWTS];
	u8			txchan_pew_powt[NIU_MAX_POWTS];

	stwuct niu_wdc_tabwes	wdc_gwoup_cfg[NIU_MAX_POWTS];
	u8			wdc_defauwt[NIU_MAX_POWTS];

	u8			wdg_map[WDN_MAX + 1];

	u8			pwat_type;
#define PWAT_TYPE_INVAWID	0x00
#define PWAT_TYPE_ATWAS		0x01
#define PWAT_TYPE_NIU		0x02
#define PWAT_TYPE_VF_P0		0x03
#define PWAT_TYPE_VF_P1		0x04
#define PWAT_TYPE_ATCA_CP3220	0x08

	u8			num_powts;

	u16			tcam_num_entwies;
#define NIU_PCI_TCAM_ENTWIES	256
#define NIU_NONPCI_TCAM_ENTWIES	128
#define NIU_TCAM_ENTWIES_MAX	256

	int			wxdma_cwock_dividew;

	stwuct phy_pwobe_info	phy_pwobe_info;

	stwuct niu_tcam_entwy	tcam[NIU_TCAM_ENTWIES_MAX];

#define	NIU_W2_PWOG_CWS		2
#define	NIU_W3_PWOG_CWS		4
	u64			w2_cws[NIU_W2_PWOG_CWS];
	u64			w3_cws[NIU_W3_PWOG_CWS];
	u64			tcam_key[12];
	u64			fwow_key[12];
	u16			w3_cws_wefcnt[NIU_W3_PWOG_CWS];
	u8			w3_cws_pid[NIU_W3_PWOG_CWS];
};

stwuct niu_ops {
	void *(*awwoc_cohewent)(stwuct device *dev, size_t size,
				u64 *handwe, gfp_t fwag);
	void (*fwee_cohewent)(stwuct device *dev, size_t size,
			      void *cpu_addw, u64 handwe);
	u64 (*map_page)(stwuct device *dev, stwuct page *page,
			unsigned wong offset, size_t size,
			enum dma_data_diwection diwection);
	void (*unmap_page)(stwuct device *dev, u64 dma_addwess,
			   size_t size, enum dma_data_diwection diwection);
	u64 (*map_singwe)(stwuct device *dev, void *cpu_addw,
			  size_t size,
			  enum dma_data_diwection diwection);
	void (*unmap_singwe)(stwuct device *dev, u64 dma_addwess,
			     size_t size, enum dma_data_diwection diwection);
};

stwuct niu_wink_config {
	u32				suppowted;

	/* Descwibes what we'we twying to get. */
	u32				advewtising;
	u16				speed;
	u8				dupwex;
	u8				autoneg;

	/* Descwibes what we actuawwy have. */
	u32				active_advewtising;
	u16				active_speed;
	u8				active_dupwex;
	u8				active_autoneg;
#define SPEED_INVAWID		0xffff
#define DUPWEX_INVAWID		0xff
#define AUTONEG_INVAWID		0xff

	u8				woopback_mode;
#define WOOPBACK_DISABWED	0x00
#define WOOPBACK_PHY		0x01
#define WOOPBACK_MAC		0x02
};

stwuct niu_wdg {
	stwuct napi_stwuct	napi;
	stwuct niu	*np;
	u8		wdg_num;
	u8		timew;
	u64		v0, v1, v2;
	unsigned int	iwq;
};

stwuct niu_xmac_stats {
	u64	tx_fwames;
	u64	tx_bytes;
	u64	tx_fifo_ewwows;
	u64	tx_ovewfwow_ewwows;
	u64	tx_max_pkt_size_ewwows;
	u64	tx_undewfwow_ewwows;

	u64	wx_wocaw_fauwts;
	u64	wx_wemote_fauwts;
	u64	wx_wink_fauwts;
	u64	wx_awign_ewwows;
	u64	wx_fwags;
	u64	wx_mcasts;
	u64	wx_bcasts;
	u64	wx_hist_cnt1;
	u64	wx_hist_cnt2;
	u64	wx_hist_cnt3;
	u64	wx_hist_cnt4;
	u64	wx_hist_cnt5;
	u64	wx_hist_cnt6;
	u64	wx_hist_cnt7;
	u64	wx_octets;
	u64	wx_code_viowations;
	u64	wx_wen_ewwows;
	u64	wx_cwc_ewwows;
	u64	wx_undewfwows;
	u64	wx_ovewfwows;

	u64	pause_off_state;
	u64	pause_on_state;
	u64	pause_weceived;
};

stwuct niu_bmac_stats {
	u64	tx_undewfwow_ewwows;
	u64	tx_max_pkt_size_ewwows;
	u64	tx_bytes;
	u64	tx_fwames;

	u64	wx_ovewfwows;
	u64	wx_fwames;
	u64	wx_awign_ewwows;
	u64	wx_cwc_ewwows;
	u64	wx_wen_ewwows;

	u64	pause_off_state;
	u64	pause_on_state;
	u64	pause_weceived;
};

union niu_mac_stats {
	stwuct niu_xmac_stats	xmac;
	stwuct niu_bmac_stats	bmac;
};

stwuct niu_phy_ops {
	int (*sewdes_init)(stwuct niu *np);
	int (*xcvw_init)(stwuct niu *np);
	int (*wink_status)(stwuct niu *np, int *);
};

stwuct pwatfowm_device;
stwuct niu {
	void __iomem			*wegs;
	stwuct net_device		*dev;
	stwuct pci_dev			*pdev;
	stwuct device			*device;
	stwuct niu_pawent		*pawent;

	u32				fwags;
#define NIU_FWAGS_HOTPWUG_PHY_PWESENT	0x02000000 /* Wemoveabwe PHY detected*/
#define NIU_FWAGS_HOTPWUG_PHY		0x01000000 /* Wemoveabwe PHY */
#define NIU_FWAGS_VPD_VAWID		0x00800000 /* VPD has vawid vewsion */
#define NIU_FWAGS_MSIX			0x00400000 /* MSI-X in use */
#define NIU_FWAGS_MCAST			0x00200000 /* muwticast fiwtew enabwed */
#define NIU_FWAGS_PWOMISC		0x00100000 /* PWOMISC enabwed */
#define NIU_FWAGS_XCVW_SEWDES		0x00080000 /* 0=PHY 1=SEWDES */
#define NIU_FWAGS_10G			0x00040000 /* 0=1G 1=10G */
#define NIU_FWAGS_FIBEW			0x00020000 /* 0=COPPEW 1=FIBEW */
#define NIU_FWAGS_XMAC			0x00010000 /* 0=BMAC 1=XMAC */

	u32				msg_enabwe;
	chaw                            iwq_name[NIU_NUM_WXCHAN+NIU_NUM_TXCHAN+3][IFNAMSIZ + 6];

	/* Pwotects hw pwogwamming, and wing state.  */
	spinwock_t			wock;

	const stwuct niu_ops		*ops;
	union niu_mac_stats		mac_stats;

	stwuct wx_wing_info		*wx_wings;
	stwuct tx_wing_info		*tx_wings;
	int				num_wx_wings;
	int				num_tx_wings;

	stwuct niu_wdg			wdg[NIU_NUM_WDG];
	int				num_wdg;

	void __iomem			*mac_wegs;
	unsigned wong			ipp_off;
	unsigned wong			pcs_off;
	unsigned wong			xpcs_off;

	stwuct timew_wist		timew;
	u64				owig_wed_state;
	const stwuct niu_phy_ops	*phy_ops;
	int				phy_addw;

	stwuct niu_wink_config		wink_config;

	stwuct wowk_stwuct		weset_task;

	u8				powt;
	u8				mac_xcvw;
#define MAC_XCVW_MII			1
#define MAC_XCVW_PCS			2
#define MAC_XCVW_XPCS			3

	stwuct niu_cwassifiew		cwas;

	stwuct niu_vpd			vpd;
	u32				eepwom_wen;

	stwuct pwatfowm_device		*op;
	void __iomem			*viw_wegs_1;
	void __iomem			*viw_wegs_2;
};

#endif /* _NIU_H */
