

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'
================================================================
* Date:           Sat Jun  1 06:31:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409616|   409616|  4.096 ms|  4.096 ms|  409616|  409616|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5  |   409614|   409614|        19|          4|          1|  102400|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%s_126 = alloca i32 1" [Conv.cpp:146->CNN.cpp:42]   --->   Operation 22 'alloca' 's_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 24 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten83 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 26 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten98 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 28 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten122 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten122"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln143 = store i5 0, i5 %n" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 32 'store' 'store_ln143' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten98"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln145 = store i7 0, i7 %y" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 34 'store' 'store_ln145' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten83"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln148 = store i5 0, i5 %k" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 36 'store' 'store_ln148' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln150 = store i3 0, i3 %j" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 37 'store' 'store_ln150' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln146 = store i32 0, i32 %s_126" [Conv.cpp:146->CNN.cpp:42]   --->   Operation 38 'store' 'store_ln146' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i232"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.25>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten83_load = load i8 %indvar_flatten83" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 40 'load' 'indvar_flatten83_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten98_load = load i14 %indvar_flatten98" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 41 'load' 'indvar_flatten98_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten122_load = load i17 %indvar_flatten122" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 42 'load' 'indvar_flatten122_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.86ns)   --->   "%icmp_ln143 = icmp_eq  i17 %indvar_flatten122_load, i17 102400" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 43 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%add_ln143 = add i17 %indvar_flatten122_load, i17 1" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 44 'add' 'add_ln143' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc44.i247, void %VITIS_LOOP_55_1.i.preheader.exitStub" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 45 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Conv.cpp:146->CNN.cpp:42]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 47 'load' 'k_load' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%n_load = load i5 %n" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 48 'load' 'n_load' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.83ns)   --->   "%icmp_ln145 = icmp_eq  i14 %indvar_flatten98_load, i14 6400" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 49 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns)   --->   "%xor_ln143 = xor i1 %icmp_ln145, i1 1" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 50 'xor' 'xor_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%icmp_ln150 = icmp_eq  i3 %j_load, i3 5" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 51 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln143)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln148 = icmp_eq  i8 %indvar_flatten83_load, i8 80" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 52 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln143)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.28ns)   --->   "%and_ln143_1 = and i1 %icmp_ln148, i1 %xor_ln143" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 53 'and' 'and_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln143_1 = add i5 %n_load, i5 1" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 54 'add' 'add_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.41ns)   --->   "%select_ln143_1 = select i1 %icmp_ln145, i5 %add_ln143_1, i5 %n_load" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 55 'select' 'select_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.28ns)   --->   "%or_ln145 = or i1 %and_ln143_1, i1 %icmp_ln145" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 56 'or' 'or_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.41ns)   --->   "%select_ln145 = select i1 %or_ln145, i5 0, i5 %k_load" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 57 'select' 'select_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%xor_ln145 = xor i1 %icmp_ln148, i1 1" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 58 'xor' 'xor_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%or_ln145_1 = or i1 %icmp_ln145, i1 %xor_ln145" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 59 'or' 'or_ln145_1' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%and_ln143 = and i1 %xor_ln143, i1 %icmp_ln150" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 60 'and' 'and_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln145 = and i1 %and_ln143, i1 %or_ln145_1" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 61 'and' 'and_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln148 = add i5 %select_ln145, i5 1" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 62 'add' 'add_ln148' <Predicate = (!icmp_ln143)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln146)   --->   "%or_ln146 = or i1 %and_ln145, i1 %and_ln143_1" [Conv.cpp:146->CNN.cpp:42]   --->   Operation 63 'or' 'or_ln146' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln146)   --->   "%or_ln146_1 = or i1 %or_ln146, i1 %icmp_ln145" [Conv.cpp:146->CNN.cpp:42]   --->   Operation 64 'or' 'or_ln146_1' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln146 = select i1 %or_ln146_1, i3 0, i3 %j_load" [Conv.cpp:146->CNN.cpp:42]   --->   Operation 65 'select' 'select_ln146' <Predicate = (!icmp_ln143)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.41ns)   --->   "%select_ln148 = select i1 %and_ln145, i5 %add_ln148, i5 %select_ln145" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 66 'select' 'select_ln148' <Predicate = (!icmp_ln143)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln143_1" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 67 'trunc' 'empty' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 68 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl37_cast = zext i10 %p_shl" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 69 'zext' 'p_shl37_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 70 'bitconcatenate' 'p_shl22' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl38_cast = zext i8 %p_shl22" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 71 'zext' 'p_shl38_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%empty_151 = add i11 %p_shl37_cast, i11 %p_shl38_cast" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 72 'add' 'empty_151' <Predicate = (!icmp_ln143)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i5 %select_ln148" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 73 'zext' 'zext_ln148' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty_153 = trunc i5 %select_ln148" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 74 'trunc' 'empty_153' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl23 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_153, i2 0" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 75 'bitconcatenate' 'p_shl23' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl39_cast = zext i6 %p_shl23" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 76 'zext' 'p_shl39_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 77 [3/3] (0.99ns) (grouped into DSP with root node add_ln151_3)   --->   "%mul_ln150 = mul i11 %zext_ln148, i11 84" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 77 'mul' 'mul_ln150' <Predicate = (!icmp_ln143)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i3 %select_ln146" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 78 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln151 = add i11 %empty_151, i11 %zext_ln148" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 79 'add' 'add_ln151' <Predicate = (!icmp_ln143)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i11 %add_ln151" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 80 'zext' 'zext_ln151' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln151_2 = add i11 %zext_ln150_1, i11 1260" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 81 'add' 'add_ln151_2' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln151_4 = add i11 %add_ln151_2, i11 %p_shl39_cast" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 82 'add' 'add_ln151_4' <Predicate = (!icmp_ln143)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i11 %add_ln151_4" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 83 'zext' 'zext_ln151_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%add_ln151_1 = add i12 %zext_ln151_1, i12 %zext_ln151" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 84 'add' 'add_ln151_1' <Predicate = (!icmp_ln143)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i12 %add_ln151_1" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 85 'zext' 'zext_ln151_2' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%Weights_addr_90 = getelementptr i32 %Weights, i64 0, i64 %zext_ln151_2" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 86 'getelementptr' 'Weights_addr_90' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.23ns)   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 87 'load' 'Weights_load_90' <Predicate = (!icmp_ln143)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 88 [1/1] (0.67ns)   --->   "%add_ln150 = add i3 %select_ln146, i3 1" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 88 'add' 'add_ln150' <Predicate = (!icmp_ln143)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.67ns)   --->   "%icmp_ln150_1 = icmp_eq  i3 %add_ln150, i3 5" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 89 'icmp' 'icmp_ln150_1' <Predicate = (!icmp_ln143)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.78ns)   --->   "%icmp_ln148_1 = icmp_eq  i5 %select_ln148, i5 15" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 90 'icmp' 'icmp_ln148_1' <Predicate = (!icmp_ln143)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150_1, void %new.latch.for.inc.i232.split, void %last.iter.for.inc.i232.split" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 91 'br' 'br_ln150' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln148_1, void %new.latch.for.inc23.i235, void %last.iter.for.inc23.i235" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 92 'br' 'br_ln150' <Predicate = (!icmp_ln143 & icmp_ln150_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln150 = br void %new.latch.for.inc.i232.split" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 93 'br' 'br_ln150' <Predicate = (!icmp_ln143 & icmp_ln150_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln143 = store i17 %add_ln143, i17 %indvar_flatten122" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 94 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.42>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln143 = store i5 %select_ln143_1, i5 %n" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 95 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln148 = store i5 %select_ln148, i5 %k" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 96 'store' 'store_ln148' <Predicate = (!icmp_ln143)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln150 = store i3 %add_ln150, i3 %j" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 97 'store' 'store_ln150' <Predicate = (!icmp_ln143)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 98 [2/3] (0.99ns) (grouped into DSP with root node add_ln151_3)   --->   "%mul_ln150 = mul i11 %zext_ln148, i11 84" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 98 'mul' 'mul_ln150' <Predicate = (!icmp_ln143)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%Weights_load_90 = load i14 %Weights_addr_90" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 99 'load' 'Weights_load_90' <Predicate = (!icmp_ln143)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 100 'load' 'y_load' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.36ns)   --->   "%select_ln143 = select i1 %icmp_ln145, i7 0, i7 %y_load" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 101 'select' 'select_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.77ns)   --->   "%add_ln145 = add i7 %select_ln143, i7 1" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 102 'add' 'add_ln145' <Predicate = (!icmp_ln143 & and_ln143_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.36ns)   --->   "%select_ln145_2 = select i1 %and_ln143_1, i7 %add_ln145, i7 %select_ln143" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 103 'select' 'select_ln145_2' <Predicate = (!icmp_ln143)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i7 %select_ln145_2" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 104 'zext' 'zext_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln151_3)   --->   "%mul_ln150 = mul i11 %zext_ln148, i11 84" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 105 'mul' 'mul_ln150' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i3 %select_ln146" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 106 'zext' 'zext_ln150' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.77ns)   --->   "%add_ln151_5 = add i7 %select_ln145_2, i7 %zext_ln150" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 107 'add' 'add_ln151_5' <Predicate = (!icmp_ln143)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln151_3 = zext i7 %add_ln151_5" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 108 'zext' 'zext_ln151_3' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln151_3 = add i11 %zext_ln151_3, i11 %mul_ln150" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 109 'add' 'add_ln151_3' <Predicate = (!icmp_ln143)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (0.79ns)   --->   "%add_ln153 = add i11 %zext_ln145, i11 %empty_151" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 110 'add' 'add_ln153' <Predicate = (!icmp_ln143)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln145 = store i7 %select_ln145_2, i7 %y" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 111 'store' 'store_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln151_3 = add i11 %zext_ln151_3, i11 %mul_ln150" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 112 'add' 'add_ln151_3' <Predicate = (!icmp_ln143)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln151_4 = zext i11 %add_ln151_3" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 113 'zext' 'zext_ln151_4' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%OutPadConv5_addr = getelementptr i32 %OutPadConv5, i64 0, i64 %zext_ln151_4" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 114 'getelementptr' 'OutPadConv5_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (1.23ns)   --->   "%OutPadConv5_load = load i11 %OutPadConv5_addr" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 115 'load' 'OutPadConv5_load' <Predicate = (!icmp_ln143)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1344> <RAM>
ST_5 : Operation 116 [1/1] (0.76ns)   --->   "%add_ln148_1 = add i8 %indvar_flatten83_load, i8 1" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 116 'add' 'add_ln148_1' <Predicate = (!icmp_ln143 & !or_ln145)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.39ns)   --->   "%select_ln148_1 = select i1 %or_ln145, i8 1, i8 %add_ln148_1" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 117 'select' 'select_ln148_1' <Predicate = (!icmp_ln143)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.83ns)   --->   "%add_ln145_1 = add i14 %indvar_flatten98_load, i14 1" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 118 'add' 'add_ln145_1' <Predicate = (!icmp_ln143 & !icmp_ln145)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.23ns)   --->   "%select_ln145_3 = select i1 %icmp_ln145, i14 1, i14 %add_ln145_1" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 119 'select' 'select_ln145_3' <Predicate = (!icmp_ln143)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln145 = store i14 %select_ln145_3, i14 %indvar_flatten98" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 120 'store' 'store_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.42>
ST_5 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln148 = store i8 %select_ln148_1, i8 %indvar_flatten83" [Conv.cpp:148->CNN.cpp:42]   --->   Operation 121 'store' 'store_ln148' <Predicate = (!icmp_ln143)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 122 [1/2] (1.23ns)   --->   "%OutPadConv5_load = load i11 %OutPadConv5_addr" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 122 'load' 'OutPadConv5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1344> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln151 = bitcast i32 %Weights_load_90" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 123 'bitcast' 'bitcast_ln151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [3/3] (7.01ns)   --->   "%mul21_i5 = fmul i32 %bitcast_ln151, i32 %OutPadConv5_load" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 124 'fmul' 'mul21_i5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 125 [2/3] (7.01ns)   --->   "%mul21_i5 = fmul i32 %bitcast_ln151, i32 %OutPadConv5_load" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 125 'fmul' 'mul21_i5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 126 [1/3] (7.01ns)   --->   "%mul21_i5 = fmul i32 %bitcast_ln151, i32 %OutPadConv5_load" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 126 'fmul' 'mul21_i5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%s_126_load = load i32 %s_126" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 127 'load' 's_126_load' <Predicate = (!or_ln145)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.44ns)   --->   "%select_ln145_1 = select i1 %or_ln145, i32 0, i32 %s_126_load" [Conv.cpp:145->CNN.cpp:42]   --->   Operation 128 'select' 'select_ln145_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i5 %select_ln143_1" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 129 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.80ns)   --->   "%arrayidx37_sum = add i12 %zext_ln143, i12 2540" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 130 'add' 'arrayidx37_sum' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%arrayidx37_sum_cast = zext i12 %arrayidx37_sum" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 131 'zext' 'arrayidx37_sum_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i32 %Weights, i64 0, i64 %arrayidx37_sum_cast" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 132 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 133 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 134 [4/4] (6.43ns)   --->   "%s = fadd i32 %select_ln145_1, i32 %mul21_i5" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 134 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 135 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 135 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 136 [3/4] (6.43ns)   --->   "%s = fadd i32 %select_ln145_1, i32 %mul21_i5" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 136 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 137 [2/4] (6.43ns)   --->   "%s = fadd i32 %select_ln145_1, i32 %mul21_i5" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 137 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 138 [1/4] (6.43ns)   --->   "%s = fadd i32 %select_ln145_1, i32 %mul21_i5" [Conv.cpp:151->CNN.cpp:42]   --->   Operation 138 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln146 = store i32 %s, i32 %s_126" [Conv.cpp:146->CNN.cpp:42]   --->   Operation 139 'store' 'store_ln146' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc.i232" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 140 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%empty_152 = bitcast i32 %Weights_load" [Conv.cpp:143->CNN.cpp:42]   --->   Operation 141 'bitcast' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [4/4] (6.43ns)   --->   "%add28_i5 = fadd i32 %s, i32 %empty_152" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 142 'fadd' 'add28_i5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 143 [3/4] (6.43ns)   --->   "%add28_i5 = fadd i32 %s, i32 %empty_152" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 143 'fadd' 'add28_i5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 163 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 144 [2/4] (6.43ns)   --->   "%add28_i5 = fadd i32 %s, i32 %empty_152" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 144 'fadd' 'add28_i5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 145 [1/4] (6.43ns)   --->   "%add28_i5 = fadd i32 %s, i32 %empty_152" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 145 'fadd' 'add28_i5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.78>
ST_19 : Operation 146 [2/2] (2.78ns)   --->   "%tmp_22 = fcmp_olt  i32 %add28_i5, i32 0" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 146 'fcmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.46>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_143_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_str"   --->   Operation 147 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:146->CNN.cpp:42]   --->   Operation 149 'specpipeline' 'specpipeline_ln146' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln153 = bitcast i32 %add28_i5" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 150 'bitcast' 'bitcast_ln153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln153, i32 23, i32 30" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 151 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i32 %bitcast_ln153" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 152 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.76ns)   --->   "%icmp_ln153 = icmp_ne  i8 %tmp_s, i8 255" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 153 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [1/1] (0.92ns)   --->   "%icmp_ln153_1 = icmp_eq  i23 %trunc_ln153, i23 0" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 154 'icmp' 'icmp_ln153_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln153)   --->   "%or_ln153 = or i1 %icmp_ln153_1, i1 %icmp_ln153" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 155 'or' 'or_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/2] (2.78ns)   --->   "%tmp_22 = fcmp_olt  i32 %add28_i5, i32 0" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 156 'fcmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln153)   --->   "%and_ln153 = and i1 %or_ln153, i1 %tmp_22" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 157 'and' 'and_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i11 %add_ln153" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 158 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%OutConv5_addr = getelementptr i32 %OutConv5, i64 0, i64 %zext_ln153" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 159 'getelementptr' 'OutConv5_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln153 = select i1 %and_ln153, i32 0, i32 %add28_i5" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 160 'select' 'select_ln153' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln153 = store i32 %select_ln153, i11 %OutConv5_addr" [Conv.cpp:153->CNN.cpp:42]   --->   Operation 161 'store' 'store_ln153' <Predicate = (icmp_ln150_1 & icmp_ln148_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln150 = br void %new.latch.for.inc23.i235" [Conv.cpp:150->CNN.cpp:42]   --->   Operation 162 'br' 'br_ln150' <Predicate = (icmp_ln150_1 & icmp_ln148_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten122') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten122' [13]  (0.427 ns)

 <State 2>: 6.259ns
The critical path consists of the following:
	'load' operation 14 bit ('indvar_flatten98_load', Conv.cpp:145->CNN.cpp:42) on local variable 'indvar_flatten98' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln145', Conv.cpp:145->CNN.cpp:42) [37]  (0.831 ns)
	'xor' operation 1 bit ('xor_ln143', Conv.cpp:143->CNN.cpp:42) [39]  (0.287 ns)
	'and' operation 1 bit ('and_ln143_1', Conv.cpp:143->CNN.cpp:42) [42]  (0.287 ns)
	'or' operation 1 bit ('or_ln145', Conv.cpp:145->CNN.cpp:42) [46]  (0.287 ns)
	'select' operation 5 bit ('select_ln145', Conv.cpp:145->CNN.cpp:42) [47]  (0.414 ns)
	'add' operation 5 bit ('add_ln148', Conv.cpp:148->CNN.cpp:42) [54]  (0.789 ns)
	'select' operation 5 bit ('select_ln148', Conv.cpp:148->CNN.cpp:42) [58]  (0.414 ns)
	'add' operation 11 bit ('add_ln151_4', Conv.cpp:151->CNN.cpp:42) [83]  (0.914 ns)
	'add' operation 12 bit ('add_ln151_1', Conv.cpp:151->CNN.cpp:42) [85]  (0.798 ns)
	'getelementptr' operation 14 bit ('Weights_addr_90', Conv.cpp:151->CNN.cpp:42) [87]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_90', Conv.cpp:151->CNN.cpp:42) on array 'Weights' [88]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('Weights_load_90', Conv.cpp:151->CNN.cpp:42) on array 'Weights' [88]  (1.237 ns)

 <State 4>: 2.911ns
The critical path consists of the following:
	'load' operation 7 bit ('y_load', Conv.cpp:143->CNN.cpp:42) on local variable 'y', Conv.cpp:145->CNN.cpp:42 [33]  (0.000 ns)
	'select' operation 7 bit ('select_ln143', Conv.cpp:143->CNN.cpp:42) [38]  (0.360 ns)
	'add' operation 7 bit ('add_ln145', Conv.cpp:145->CNN.cpp:42) [45]  (0.773 ns)
	'select' operation 7 bit ('select_ln145_2', Conv.cpp:145->CNN.cpp:42) [53]  (0.360 ns)
	'add' operation 7 bit ('add_ln151_5', Conv.cpp:151->CNN.cpp:42) [90]  (0.773 ns)
	'add' operation 11 bit of DSP[92] ('add_ln151_3', Conv.cpp:151->CNN.cpp:42) [92]  (0.645 ns)

 <State 5>: 1.882ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[92] ('add_ln151_3', Conv.cpp:151->CNN.cpp:42) [92]  (0.645 ns)
	'getelementptr' operation 11 bit ('OutPadConv5_addr', Conv.cpp:151->CNN.cpp:42) [94]  (0.000 ns)
	'load' operation 32 bit ('OutPadConv5_load', Conv.cpp:151->CNN.cpp:42) on array 'OutPadConv5' [95]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutPadConv5_load', Conv.cpp:151->CNN.cpp:42) on array 'OutPadConv5' [95]  (1.237 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i5', Conv.cpp:151->CNN.cpp:42) [96]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i5', Conv.cpp:151->CNN.cpp:42) [96]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i5', Conv.cpp:151->CNN.cpp:42) [96]  (7.016 ns)

 <State 10>: 6.886ns
The critical path consists of the following:
	'load' operation 32 bit ('s_126_load', Conv.cpp:145->CNN.cpp:42) on local variable 's', Conv.cpp:146->CNN.cpp:42 [30]  (0.000 ns)
	'select' operation 32 bit ('select_ln145_1', Conv.cpp:145->CNN.cpp:42) [48]  (0.449 ns)
	'fadd' operation 32 bit ('s', Conv.cpp:151->CNN.cpp:42) [97]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:151->CNN.cpp:42) [97]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:151->CNN.cpp:42) [97]  (6.437 ns)

 <State 13>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:151->CNN.cpp:42) [97]  (6.437 ns)
	'store' operation 0 bit ('store_ln146', Conv.cpp:146->CNN.cpp:42) of variable 's', Conv.cpp:151->CNN.cpp:42 on local variable 's', Conv.cpp:146->CNN.cpp:42 [134]  (0.427 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i5', Conv.cpp:153->CNN.cpp:42) [101]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i5', Conv.cpp:153->CNN.cpp:42) [101]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i5', Conv.cpp:153->CNN.cpp:42) [101]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i5', Conv.cpp:153->CNN.cpp:42) [101]  (6.437 ns)

 <State 19>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_22', Conv.cpp:153->CNN.cpp:42) [108]  (2.782 ns)

 <State 20>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_22', Conv.cpp:153->CNN.cpp:42) [108]  (2.782 ns)
	'and' operation 1 bit ('and_ln153', Conv.cpp:153->CNN.cpp:42) [109]  (0.000 ns)
	'select' operation 32 bit ('select_ln153', Conv.cpp:153->CNN.cpp:42) [113]  (0.449 ns)
	'store' operation 0 bit ('store_ln153', Conv.cpp:153->CNN.cpp:42) of variable 'select_ln153', Conv.cpp:153->CNN.cpp:42 on array 'OutConv5' [118]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
