{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 11:59:14 2024 " "Info: Processing started: Mon Feb 26 11:59:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "course_work EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design course_work" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a10 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a11 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a12 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a14 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a13 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a9 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a8 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a6 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a5 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a4 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a3 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a2 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a1 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a0 " "Info: Atom \"memory:inst\|lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "87 87 " "Critical Warning: No exact pin location assignment(s) for 87 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[14\] " "Info: Pin memory_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[13\] " "Info: Pin memory_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[12\] " "Info: Pin memory_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[11\] " "Info: Pin memory_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[10\] " "Info: Pin memory_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[9\] " "Info: Pin memory_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[8\] " "Info: Pin memory_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[7\] " "Info: Pin memory_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[6\] " "Info: Pin memory_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[5\] " "Info: Pin memory_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[4\] " "Info: Pin memory_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[3\] " "Info: Pin memory_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[2\] " "Info: Pin memory_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[1\] " "Info: Pin memory_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 359 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_in\[0\] " "Info: Pin memory_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_in[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 256 168 350 272 "memory_in\[14..0\]" "" } { 120 1616 1720 136 "memory_in\[14..0\]" "" } { 448 1336 1448 464 "memory_in\[14..0\]" "" } { 560 1336 1448 576 "memory_in\[14..0\]" "" } { 1008 1480 1608 1024 "memory_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 360 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[11\] " "Info: Pin memory_address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[10\] " "Info: Pin memory_address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 362 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[9\] " "Info: Pin memory_address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[8\] " "Info: Pin memory_address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 364 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[7\] " "Info: Pin memory_address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[6\] " "Info: Pin memory_address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 366 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[5\] " "Info: Pin memory_address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 367 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[4\] " "Info: Pin memory_address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[3\] " "Info: Pin memory_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[2\] " "Info: Pin memory_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[1\] " "Info: Pin memory_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_address\[0\] " "Info: Pin memory_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_address[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { -48 1280 1493 -32 "memory_address\[11..0\]" "" } { 168 1256 1398 184 "memory_address\[11..0\]" "" } { 912 1688 1824 928 "memory_address\[11..0\]" "" } { -56 1144 1286 -40 "memory_address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[14\] " "Info: Pin registers_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[13\] " "Info: Pin registers_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[12\] " "Info: Pin registers_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[11\] " "Info: Pin registers_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[10\] " "Info: Pin registers_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[9\] " "Info: Pin registers_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[8\] " "Info: Pin registers_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 406 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[7\] " "Info: Pin registers_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[6\] " "Info: Pin registers_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[5\] " "Info: Pin registers_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 409 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[4\] " "Info: Pin registers_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 410 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[3\] " "Info: Pin registers_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[2\] " "Info: Pin registers_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 412 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[1\] " "Info: Pin registers_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_out\[0\] " "Info: Pin registers_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_out[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 414 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ready " "Info: Pin ready not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ready } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 280 168 344 296 "ready" "" } { 136 1616 1696 152 "ready" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 415 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_read " "Info: Pin memory_read not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_read } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 328 168 344 344 "memory_read" "" } { 768 1048 1125 784 "memory_read" "" } { 136 1312 1396 152 "memory_read" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 417 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[14\] " "Info: Pin word_1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[13\] " "Info: Pin word_1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[12\] " "Info: Pin word_1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[11\] " "Info: Pin word_1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[10\] " "Info: Pin word_1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[9\] " "Info: Pin word_1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[8\] " "Info: Pin word_1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[7\] " "Info: Pin word_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[6\] " "Info: Pin word_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[5\] " "Info: Pin word_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[4\] " "Info: Pin word_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[3\] " "Info: Pin word_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[2\] " "Info: Pin word_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[1\] " "Info: Pin word_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_1\[0\] " "Info: Pin word_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_1[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 480 1672 1848 496 "word_1\[14..0\]" "" } { 472 1592 1673 488 "word_1\[14..0\]" "" } { 1104 1480 1608 1120 "word_1\[9..6\]" "" } { 608 592 676 624 "word_1\[14..10\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[14\] " "Info: Pin word_2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[13\] " "Info: Pin word_2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[12\] " "Info: Pin word_2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[11\] " "Info: Pin word_2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 376 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[10\] " "Info: Pin word_2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[9\] " "Info: Pin word_2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[8\] " "Info: Pin word_2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 379 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[7\] " "Info: Pin word_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[6\] " "Info: Pin word_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[5\] " "Info: Pin word_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[4\] " "Info: Pin word_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[3\] " "Info: Pin word_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[2\] " "Info: Pin word_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[1\] " "Info: Pin word_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "word_2\[0\] " "Info: Pin word_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { word_2[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 1672 1848 608 "word_2\[14..0\]" "" } { 584 1592 1674 600 "word_2\[14..0\]" "" } { 912 1480 1608 928 "word_2\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { word_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[11\] " "Info: Pin address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[10\] " "Info: Pin address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[9\] " "Info: Pin address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[8\] " "Info: Pin address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 304 168 344 320 "address\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 120 1336 1392 136 "clk" "" } { -56 672 728 -40 "clk" "" } { 120 384 440 136 "clk" "" } { 216 432 472 232 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 120 1336 1392 136 "clk" "" } { -56 672 728 -40 "clk" "" } { 120 384 440 136 "clk" "" } { 216 432 472 232 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:inst\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\|cmpr_qij:auto_generated\|op_1~0  " "Info: Automatically promoted node memory:inst\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\|cmpr_qij:auto_generated\|op_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_qij:auto_generated|op_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 737 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "86 unused 3.3V 0 86 0 " "Info: Number of I/O pins in group: 86 (unused VREF, 3.3V VCCIO, 0 input, 86 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.961 ns register register " "Info: Estimated most critical path is register to register delay of 3.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG LAB_X18_Y17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y17; Fanout = 2; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.378 ns) 0.777 ns lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\] 2 COMB LAB_X18_Y18 29 " "Info: 2: + IC(0.399 ns) + CELL(0.378 ns) = 0.777 ns; Loc. = LAB_X18_Y18; Fanout = 29; COMB Node = 'lpm_decode4:inst14\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3] } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/decode_d9f.tdf" 56 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.272 ns) 1.882 ns inst20~1 3 COMB LAB_X18_Y16 15 " "Info: 3: + IC(0.833 ns) + CELL(0.272 ns) = 1.882 ns; Loc. = LAB_X18_Y16; Fanout = 15; COMB Node = 'inst20~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3] inst20~1 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1080 1272 1336 1128 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 2.656 ns lpm_bustri1:inst21\|lpm_bustri:lpm_bustri_component\|dout\[10\]~4 4 COMB LAB_X18_Y17 14 " "Info: 4: + IC(0.620 ns) + CELL(0.154 ns) = 2.656 ns; Loc. = LAB_X18_Y17; Fanout = 14; COMB Node = 'lpm_bustri1:inst21\|lpm_bustri:lpm_bustri_component\|dout\[10\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { inst20~1 lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[10]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.155 ns) 3.961 ns registers:inst15\|lpm_dff0:register_10\|lpm_ff:lpm_ff_component\|dffs\[10\] 5 REG LAB_X11_Y18 1 " "Info: 5: + IC(1.150 ns) + CELL(0.155 ns) = 3.961 ns; Loc. = LAB_X11_Y18; Fanout = 1; REG Node = 'registers:inst15\|lpm_dff0:register_10\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[10]~4 registers:inst15|lpm_dff0:register_10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.959 ns ( 24.21 % ) " "Info: Total cell delay = 0.959 ns ( 24.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.002 ns ( 75.79 % ) " "Info: Total interconnect delay = 3.002 ns ( 75.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.961 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] lpm_decode4:inst14|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3] inst20~1 lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[10]~4 registers:inst15|lpm_dff0:register_10|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "86 " "Warning: Found 86 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[14\] 0 " "Info: Pin \"memory_in\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[13\] 0 " "Info: Pin \"memory_in\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[12\] 0 " "Info: Pin \"memory_in\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[11\] 0 " "Info: Pin \"memory_in\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[10\] 0 " "Info: Pin \"memory_in\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[9\] 0 " "Info: Pin \"memory_in\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[8\] 0 " "Info: Pin \"memory_in\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[7\] 0 " "Info: Pin \"memory_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[6\] 0 " "Info: Pin \"memory_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[5\] 0 " "Info: Pin \"memory_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[4\] 0 " "Info: Pin \"memory_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[3\] 0 " "Info: Pin \"memory_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[2\] 0 " "Info: Pin \"memory_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[1\] 0 " "Info: Pin \"memory_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_in\[0\] 0 " "Info: Pin \"memory_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[11\] 0 " "Info: Pin \"memory_address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[10\] 0 " "Info: Pin \"memory_address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[9\] 0 " "Info: Pin \"memory_address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[8\] 0 " "Info: Pin \"memory_address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[7\] 0 " "Info: Pin \"memory_address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[6\] 0 " "Info: Pin \"memory_address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[5\] 0 " "Info: Pin \"memory_address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[4\] 0 " "Info: Pin \"memory_address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[3\] 0 " "Info: Pin \"memory_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[2\] 0 " "Info: Pin \"memory_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[1\] 0 " "Info: Pin \"memory_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_address\[0\] 0 " "Info: Pin \"memory_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[14\] 0 " "Info: Pin \"registers_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[13\] 0 " "Info: Pin \"registers_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[12\] 0 " "Info: Pin \"registers_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[11\] 0 " "Info: Pin \"registers_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[10\] 0 " "Info: Pin \"registers_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[9\] 0 " "Info: Pin \"registers_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[8\] 0 " "Info: Pin \"registers_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[7\] 0 " "Info: Pin \"registers_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[6\] 0 " "Info: Pin \"registers_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[5\] 0 " "Info: Pin \"registers_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[4\] 0 " "Info: Pin \"registers_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[3\] 0 " "Info: Pin \"registers_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[2\] 0 " "Info: Pin \"registers_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[1\] 0 " "Info: Pin \"registers_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_out\[0\] 0 " "Info: Pin \"registers_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ready 0 " "Info: Pin \"ready\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_read 0 " "Info: Pin \"memory_read\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[14\] 0 " "Info: Pin \"word_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[13\] 0 " "Info: Pin \"word_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[12\] 0 " "Info: Pin \"word_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[11\] 0 " "Info: Pin \"word_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[10\] 0 " "Info: Pin \"word_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[9\] 0 " "Info: Pin \"word_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[8\] 0 " "Info: Pin \"word_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[7\] 0 " "Info: Pin \"word_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[6\] 0 " "Info: Pin \"word_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[5\] 0 " "Info: Pin \"word_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[4\] 0 " "Info: Pin \"word_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[3\] 0 " "Info: Pin \"word_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[2\] 0 " "Info: Pin \"word_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[1\] 0 " "Info: Pin \"word_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_1\[0\] 0 " "Info: Pin \"word_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[14\] 0 " "Info: Pin \"word_2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[13\] 0 " "Info: Pin \"word_2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[12\] 0 " "Info: Pin \"word_2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[11\] 0 " "Info: Pin \"word_2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[10\] 0 " "Info: Pin \"word_2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[9\] 0 " "Info: Pin \"word_2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[8\] 0 " "Info: Pin \"word_2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[7\] 0 " "Info: Pin \"word_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[6\] 0 " "Info: Pin \"word_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[5\] 0 " "Info: Pin \"word_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[4\] 0 " "Info: Pin \"word_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[3\] 0 " "Info: Pin \"word_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[2\] 0 " "Info: Pin \"word_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[1\] 0 " "Info: Pin \"word_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "word_2\[0\] 0 " "Info: Pin \"word_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[11\] 0 " "Info: Pin \"address\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[10\] 0 " "Info: Pin \"address\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[9\] 0 " "Info: Pin \"address\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[8\] 0 " "Info: Pin \"address\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[7\] 0 " "Info: Pin \"address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[6\] 0 " "Info: Pin \"address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[5\] 0 " "Info: Pin \"address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[4\] 0 " "Info: Pin \"address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[3\] 0 " "Info: Pin \"address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[2\] 0 " "Info: Pin \"address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Info: Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Info: Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 11:59:18 2024 " "Info: Processing ended: Mon Feb 26 11:59:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
