# âž– Full Subtractor (Verilog HDL)

This repository contains the Verilog HDL implementation and testbench for a **Full Subtractor** â€” a combinational logic circuit used to subtract three binary inputs: two bits and a borrow input.

## ðŸ“˜ Description

A **Full Subtractor** performs binary subtraction with three inputs:
- **A** â€“ Minuend
- **B** â€“ Subtrahend
- **Cin** â€“ Borrow-in (from previous stage)

It produces:
- **Difference (D)** = A âŠ• B âŠ• Cin
- **Borrow-out (Br)** = (~A & (B âŠ• Cin)) | (B & Cin)

### ðŸ’¡ Truth Table

| A | B | Bin | Difference (D) | Borrow (Br) |
|---|---|-----|----------------|-------------|
| 0 | 0 |  0  |       0        |      0      |
| 0 | 0 |  1  |       1        |      1      |
| 0 | 1 |  0  |       1        |      1      |
| 0 | 1 |  1  |       0        |      1      |
| 1 | 0 |  0  |       1        |      0      |
| 1 | 0 |  1  |       0        |      0      |
| 1 | 1 |  0  |       0        |      0      |
| 1 | 1 |  1  |       1        |      1      |