# Week-1: Verilog Simulation & Yosys Exploration 🖥️

This week focuses on writing, simulating, and synthesizing Verilog designs.  

---

<details>
<summary>📅 Day 1</summary>

- Simulated a **Verilog file** using **Icarus Verilog (iverilog)**.  
- Analyzed the simulation outputs as waveforms in **GTKWave**.  
- Learned to edit and view code efficiently in **Vim text editor**.  

<p align="center">
  <img width="809" height="425" alt="day1" src="https://github.com/user-attachments/assets/db3816f1-2f04-45c6-88c7-03dd31227d02" />
</p>

<p align="center">
  <img width="1201" height="764" alt="gtkwaveandVim" src="https://github.com/user-attachments/assets/6ec811d0-256a-41c4-b9f6-a5b8475e80f4" />
</p>

---

### 🔧 Yosys Work

- Successfully created a **netlist** using Yosys.  
- Exported the netlist as a **PDF** instead of the default `.dot` format for easier viewing.  

<p align="center">
  <img width="1228" height="482" alt="yosys-pdf" src="https://github.com/user-attachments/assets/9ceb9645-0774-4c49-834a-ce3ba09adaec" />
</p>

<p align="center">
  <img width="1220" height="146" alt="yosys-terminal" src="https://github.com/user-attachments/assets/d444a6a7-7411-43b6-a452-20f2da1085e6" />
</p>

</details>

---

📂 More days (Day 2, Day 3, …) will be added here as progress continues.
