

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'
================================================================
* Date:           Fri Jun  7 16:44:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.620 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102409|   102409|  0.512 ms|  0.512 ms|  102409|  102409|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6  |   102407|   102407|         9|          1|          1|  102400|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 12 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 14 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten143 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 16 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten158 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 18 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten182 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten182"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln171 = store i6 0, i6 %n" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 22 'store' 'store_ln171' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten158"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln173 = store i6 0, i6 %y" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 24 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten143"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 0, i5 %k" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 26 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln178 = store i3 0, i3 %j" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln174 = store i16 0, i16 %s" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 28 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i403"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten143_load = load i8 %indvar_flatten143" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 30 'load' 'indvar_flatten143_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten158_load = load i13 %indvar_flatten158" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 31 'load' 'indvar_flatten158_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten182_load = load i17 %indvar_flatten182" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 32 'load' 'indvar_flatten182_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln171 = icmp_eq  i17 %indvar_flatten182_load, i17 102400" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 33 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%add_ln171 = add i17 %indvar_flatten182_load, i17 1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 34 'add' 'add_ln171' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc45.i427, void %for.body4.i433.preheader.exitStub" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 35 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.82ns)   --->   "%icmp_ln173 = icmp_eq  i13 %indvar_flatten158_load, i13 3200" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 36 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln171)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.28ns)   --->   "%xor_ln171 = xor i1 %icmp_ln173, i1 1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 37 'xor' 'xor_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%icmp_ln176 = icmp_eq  i8 %indvar_flatten143_load, i8 80" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 38 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln171)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.28ns)   --->   "%and_ln171_1 = and i1 %icmp_ln176, i1 %xor_ln171" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 39 'and' 'and_ln171_1' <Predicate = (!icmp_ln171)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.28ns)   --->   "%or_ln173 = or i1 %and_ln171_1, i1 %icmp_ln173" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 40 'or' 'or_ln173' <Predicate = (!icmp_ln171)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%add_ln176_1 = add i8 %indvar_flatten143_load, i8 1" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 41 'add' 'add_ln176_1' <Predicate = (!icmp_ln171)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln176_1 = select i1 %or_ln173, i8 1, i8 %add_ln176_1" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 42 'select' 'select_ln176_1' <Predicate = (!icmp_ln171)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.82ns)   --->   "%add_ln173_1 = add i13 %indvar_flatten158_load, i13 1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 43 'add' 'add_ln173_1' <Predicate = (!icmp_ln171)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.30ns)   --->   "%select_ln173_3 = select i1 %icmp_ln173, i13 1, i13 %add_ln173_1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 44 'select' 'select_ln173_3' <Predicate = (!icmp_ln171)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln171 = store i17 %add_ln171, i17 %indvar_flatten182" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 45 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln173 = store i13 %select_ln173_3, i13 %indvar_flatten158" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 46 'store' 'store_ln173' <Predicate = (!icmp_ln171)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln176 = store i8 %select_ln176_1, i8 %indvar_flatten143" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 47 'store' 'store_ln176' <Predicate = (!icmp_ln171)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 48 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 49 'load' 'k_load' <Predicate = (!or_ln173)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%icmp_ln178 = icmp_eq  i3 %j_load, i3 5" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 50 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.41ns)   --->   "%select_ln173 = select i1 %or_ln173, i5 0, i5 %k_load" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 51 'select' 'select_ln173' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%xor_ln173 = xor i1 %icmp_ln176, i1 1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 52 'xor' 'xor_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%or_ln173_1 = or i1 %icmp_ln173, i1 %xor_ln173" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 53 'or' 'or_ln173_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%and_ln171 = and i1 %xor_ln171, i1 %icmp_ln178" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 54 'and' 'and_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln173 = and i1 %and_ln171, i1 %or_ln173_1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 55 'and' 'and_ln173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln176 = add i5 %select_ln173, i5 1" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 56 'add' 'add_ln176' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln174 = or i1 %and_ln173, i1 %and_ln171_1" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 57 'or' 'or_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln174_1 = or i1 %or_ln174, i1 %icmp_ln173" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 58 'or' 'or_ln174_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %or_ln174_1, i3 0, i3 %j_load" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 59 'select' 'select_ln174' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.41ns)   --->   "%select_ln176 = select i1 %and_ln173, i5 %add_ln176, i5 %select_ln173" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 60 'select' 'select_ln176' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i5 %select_ln176" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 61 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_158 = trunc i5 %select_ln176" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 62 'trunc' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 63 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.67ns)   --->   "%add_ln178 = add i3 %select_ln174, i3 1" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 64 'add' 'add_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.67ns)   --->   "%icmp_ln178_1 = icmp_eq  i3 %add_ln178, i3 5" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 65 'icmp' 'icmp_ln178_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%icmp_ln176_1 = icmp_eq  i5 %select_ln176, i5 15" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 66 'icmp' 'icmp_ln176_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178_1, void %new.latch.for.body12.i403.split, void %last.iter.for.body12.i403.split" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 67 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln176_1, void %new.latch.for.inc23.i406, void %last.iter.for.inc23.i406" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 68 'br' 'br_ln178' <Predicate = (icmp_ln178_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln178 = br void %new.latch.for.body12.i403.split" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 69 'br' 'br_ln178' <Predicate = (icmp_ln178_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 %select_ln176, i5 %k" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 70 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln178 = store i3 %add_ln178, i3 %j" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 71 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 72 [2/3] (0.99ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 72 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.97>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 73 'load' 'y_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%n_load = load i6 %n" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 74 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.38ns)   --->   "%select_ln171 = select i1 %icmp_ln173, i6 0, i6 %y_load" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 75 'select' 'select_ln171' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln171_1 = add i6 %n_load, i6 1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 76 'add' 'add_ln171_1' <Predicate = (icmp_ln173)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.38ns)   --->   "%select_ln171_1 = select i1 %icmp_ln173, i6 %add_ln171_1, i6 %n_load" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 77 'select' 'select_ln171_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln173 = add i6 %select_ln171, i6 1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 78 'add' 'add_ln173' <Predicate = (and_ln171_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.38ns)   --->   "%select_ln173_1 = select i1 %and_ln171_1, i6 %add_ln173, i6 %select_ln171" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 79 'select' 'select_ln173_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln171_1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 80 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 81 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i3 %select_ln174" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 82 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.78ns)   --->   "%add_ln179 = add i6 %select_ln173_1, i6 %zext_ln178_2" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 83 'add' 'add_ln179' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %add_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 84 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 85 'add' 'add_ln179_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln171 = store i6 %select_ln171_1, i6 %n" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 86 'store' 'store_ln171' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln173 = store i6 %select_ln173_1, i6 %y" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 87 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %empty, i6 0" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 88 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl48_cast = zext i11 %p_shl" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 89 'zext' 'p_shl48_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 90 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i5 %select_ln176" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 91 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_158, i2 0" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 92 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl50_cast = zext i6 %p_shl20" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 93 'zext' 'p_shl50_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i3 %select_ln174" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 94 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 95 'add' 'add_ln179_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i10 %add_ln179_1" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 96 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.77ns)   --->   "%add_ln179_2 = add i9 %p_shl17, i9 %zext_ln176" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 97 'add' 'add_ln179_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i9 %add_ln179_2" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 98 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.79ns)   --->   "%add_ln179_5 = add i12 %zext_ln179_2, i12 %p_shl48_cast" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 99 'add' 'add_ln179_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i12 %add_ln179_5" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 100 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln179_6 = add i12 %zext_ln178_1, i12 2556" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 101 'add' 'add_ln179_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln179_7 = add i12 %add_ln179_6, i12 %p_shl50_cast" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 102 'add' 'add_ln179_7' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i12 %add_ln179_7" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 103 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.80ns)   --->   "%add_ln179_3 = add i13 %zext_ln179_4, i13 %zext_ln179_3" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 104 'add' 'add_ln179_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln179_5 = zext i13 %add_ln179_3" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 105 'zext' 'zext_ln179_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%Weights_addr_89 = getelementptr i16 %Weights, i64 0, i64 %zext_ln179_5" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 106 'getelementptr' 'Weights_addr_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 107 'load' 'Weights_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%OutPadConv6_addr = getelementptr i16 %OutPadConv6, i64 0, i64 %zext_ln179_1" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 108 'getelementptr' 'OutPadConv6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (1.23ns)   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 109 'load' 'OutPadConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>

State 7 <SV = 6> <Delay = 2.23>
ST_7 : Operation 110 [1/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 110 'load' 'Weights_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i16 %Weights_load_89" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 111 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (1.23ns)   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 112 'load' 'OutPadConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln179_1 = sext i16 %OutPadConv6_load" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 113 'sext' 'sext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [3/3] (0.99ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 114 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.05>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %select_ln171_1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 115 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.82ns)   --->   "%arrayidx45_sum = add i13 %zext_ln171, i13 5116" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 116 'add' 'arrayidx45_sum' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%arrayidx45_sum_cast = zext i13 %arrayidx45_sum" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 117 'zext' 'arrayidx45_sum_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx45_sum_cast" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 118 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 119 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 120 'bitconcatenate' 'p_shl18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl46_cast = zext i10 %p_shl18" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 121 'zext' 'p_shl46_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 122 'bitconcatenate' 'p_shl19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %p_shl19" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 123 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i6 %select_ln173_1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 124 'zext' 'zext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [2/3] (0.99ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 125 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 126 [1/1] (0.76ns)   --->   "%add_ln181_3 = add i9 %zext_ln173, i9 %zext_ln173_1" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 126 'add' 'add_ln181_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %add_ln181_3" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 127 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln181_1 = add i11 %zext_ln181, i11 %p_shl46_cast" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 128 'add' 'add_ln181_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%s_load = load i16 %s" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 129 'load' 's_load' <Predicate = (!or_ln173)> <Delay = 0.00>
ST_9 : Operation 130 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 130 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 131 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 132 [1/1] (0.35ns)   --->   "%select_ln173_2 = select i1 %or_ln173, i16 0, i16 %s_load" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 132 'select' 'select_ln173_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln173_2, i8 0" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 133 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 134 'add' 'add_ln179_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.09>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_str"   --->   Operation 135 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%conv_i_i13_i93_i382 = sext i16 %Weights_load" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 137 'sext' 'conv_i_i13_i93_i382' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 138 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 139 'add' 'add_ln179_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%s_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln179_4, i32 8, i32 23" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 140 'partselect' 's_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i16 %s_2" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 141 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.85ns)   --->   "%add_ln181 = add i17 %sext_ln181, i17 %conv_i_i13_i93_i382" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 142 'add' 'add_ln181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln181, i32 16" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 143 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i11 %add_ln181_1" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 144 'zext' 'zext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%OutConv6_addr = getelementptr i16 %OutConv6, i64 0, i64 %zext_ln181_1" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 145 'getelementptr' 'OutConv6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.85ns)   --->   "%add_ln181_2 = add i16 %Weights_load, i16 %s_2" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 146 'add' 'add_ln181_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.35ns)   --->   "%select_ln181 = select i1 %tmp, i16 0, i16 %add_ln181_2" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 147 'select' 'select_ln181' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln181 = store i16 %select_ln181, i11 %OutConv6_addr" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 148 'store' 'store_ln181' <Predicate = (icmp_ln178_1 & icmp_ln176_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln178 = br void %new.latch.for.inc23.i406" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 149 'br' 'br_ln178' <Predicate = (icmp_ln178_1 & icmp_ln176_1)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln174 = store i16 %s_2, i16 %s" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 150 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.body12.i403" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 151 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten182') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten182' [13]  (0.427 ns)

 <State 2>: 2.501ns
The critical path consists of the following:
	'load' operation 13 bit ('indvar_flatten158_load', Conv.cpp:173->CNN.cpp:47) on local variable 'indvar_flatten158' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln173', Conv.cpp:173->CNN.cpp:47) [37]  (0.820 ns)
	'xor' operation 1 bit ('xor_ln171', Conv.cpp:171->CNN.cpp:47) [39]  (0.287 ns)
	'and' operation 1 bit ('and_ln171_1', Conv.cpp:171->CNN.cpp:47) [42]  (0.287 ns)
	'or' operation 1 bit ('or_ln173', Conv.cpp:173->CNN.cpp:47) [46]  (0.287 ns)
	'select' operation 8 bit ('select_ln176_1', Conv.cpp:176->CNN.cpp:47) [129]  (0.393 ns)
	'store' operation 0 bit ('store_ln176', Conv.cpp:176->CNN.cpp:47) of variable 'select_ln176_1', Conv.cpp:176->CNN.cpp:47 on local variable 'indvar_flatten143' [136]  (0.427 ns)

 <State 3>: 2.613ns
The critical path consists of the following:
	'load' operation 5 bit ('k_load', Conv.cpp:173->CNN.cpp:47) on local variable 'k', Conv.cpp:176->CNN.cpp:47 [32]  (0.000 ns)
	'select' operation 5 bit ('select_ln173', Conv.cpp:173->CNN.cpp:47) [47]  (0.414 ns)
	'add' operation 5 bit ('add_ln176', Conv.cpp:176->CNN.cpp:47) [53]  (0.789 ns)
	'select' operation 5 bit ('select_ln176', Conv.cpp:176->CNN.cpp:47) [57]  (0.414 ns)
	'mul' operation 10 bit of DSP[84] ('mul_ln178', Conv.cpp:178->CNN.cpp:47) [78]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[84] ('mul_ln178', Conv.cpp:178->CNN.cpp:47) [78]  (0.996 ns)

 <State 5>: 2.975ns
The critical path consists of the following:
	'load' operation 6 bit ('y_load', Conv.cpp:171->CNN.cpp:47) on local variable 'y', Conv.cpp:173->CNN.cpp:47 [33]  (0.000 ns)
	'select' operation 6 bit ('select_ln171', Conv.cpp:171->CNN.cpp:47) [38]  (0.384 ns)
	'add' operation 6 bit ('add_ln173', Conv.cpp:173->CNN.cpp:47) [45]  (0.781 ns)
	'select' operation 6 bit ('select_ln173_1', Conv.cpp:173->CNN.cpp:47) [52]  (0.384 ns)
	'add' operation 6 bit ('add_ln179', Conv.cpp:179->CNN.cpp:47) [82]  (0.781 ns)
	'add' operation 10 bit of DSP[84] ('add_ln179_1', Conv.cpp:179->CNN.cpp:47) [84]  (0.645 ns)

 <State 6>: 3.620ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln179_2', Conv.cpp:179->CNN.cpp:47) [86]  (0.776 ns)
	'add' operation 12 bit ('add_ln179_5', Conv.cpp:179->CNN.cpp:47) [88]  (0.798 ns)
	'add' operation 13 bit ('add_ln179_3', Conv.cpp:179->CNN.cpp:47) [93]  (0.809 ns)
	'getelementptr' operation 14 bit ('Weights_addr_89', Conv.cpp:179->CNN.cpp:47) [95]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_89', Conv.cpp:179->CNN.cpp:47) on array 'Weights' [96]  (1.237 ns)

 <State 7>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_89', Conv.cpp:179->CNN.cpp:47) on array 'Weights' [96]  (1.237 ns)
	'mul' operation 24 bit of DSP[104] ('mul_ln179', Conv.cpp:179->CNN.cpp:47) [101]  (0.996 ns)

 <State 8>: 2.057ns
The critical path consists of the following:
	'add' operation 13 bit ('arrayidx45_sum', Conv.cpp:171->CNN.cpp:47) [63]  (0.820 ns)
	'getelementptr' operation 14 bit ('Weights_addr', Conv.cpp:171->CNN.cpp:47) [65]  (0.000 ns)
	'load' operation 16 bit ('Weights_load', Conv.cpp:171->CNN.cpp:47) on array 'Weights' [66]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load', Conv.cpp:171->CNN.cpp:47) on array 'Weights' [66]  (1.237 ns)

 <State 10>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[104] ('add_ln179_4', Conv.cpp:179->CNN.cpp:47) [104]  (0.645 ns)
	'add' operation 16 bit ('add_ln181_2', Conv.cpp:181->CNN.cpp:47) [117]  (0.853 ns)
	'select' operation 16 bit ('select_ln181', Conv.cpp:181->CNN.cpp:47) [118]  (0.357 ns)
	'store' operation 0 bit ('store_ln181', Conv.cpp:181->CNN.cpp:47) of variable 'select_ln181', Conv.cpp:181->CNN.cpp:47 on array 'OutConv6' [123]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
