Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Oct 28 13:22:51 2024
| Host         : atlap running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_fifo_bigfir_timing_summary_routed.rpt -pb main_fifo_bigfir_timing_summary_routed.pb -rpx main_fifo_bigfir_timing_summary_routed.rpx -warn_on_violation
| Design       : main_fifo_bigfir
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           1           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (190)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (190)
--------------------------------
 There are 190 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.256       -0.570                      4               114931        0.051        0.000                      0               114899        4.450        0.000                       0                 74878  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 16.500}       33.000          30.303          
  clk_out1_clk_wiz_0  {0.000 4.950}        9.900           101.010         
  clkfbout_clk_wiz_0  {0.000 16.500}       33.000          30.303          
ft_clk                {0.000 7.576}        15.152          65.998          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    11.500        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.063        0.000                      0               113546        0.051        0.000                      0               113546        4.450        0.000                       0                 74704  
  clkfbout_clk_wiz_0                                                                                                                                                   31.408        0.000                       0                     3  
ft_clk                     -0.256       -0.570                      4                 1353        0.118        0.000                      0                 1353        7.076        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ft_clk              clk_out1_clk_wiz_0       13.931        0.000                      0                   16                                                                        
clk_out1_clk_wiz_0  ft_clk                    8.109        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              ft_clk              clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  ft_clk              


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              ft_clk                                  
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         33.000      31.751     MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       33.000      67.000     MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.500      11.500     MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         16.500      11.500     MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.500      11.500     MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         16.500      11.500     MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 genblk3[355].summer/cos_coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[10].summer/next_cos_coeff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 1.524ns (15.547%)  route 8.279ns (84.453%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.003 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.560    genblk3[355].summer/clk_out1
    SLICE_X8Y53          FDRE                                         r  genblk3[355].summer/cos_coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398    -0.162 r  genblk3[355].summer/cos_coeff_reg[14]/Q
                         net (fo=380, routed)         8.279     8.117    genblk2[0].accumulator/cos_coeff__0[14]
    SLICE_X65Y168        LUT2 (Prop_lut2_I1_O)        0.235     8.352 r  genblk2[0].accumulator/next_cos_coeff[15]_i_3__30/O
                         net (fo=1, routed)           0.000     8.352    genblk2[0].accumulator/next_cos_coeff[15]_i_3__30_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.684 r  genblk2[0].accumulator/next_cos_coeff_reg[15]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     8.684    genblk2[0].accumulator/next_cos_coeff_reg[15]_i_1__29_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.782 r  genblk2[0].accumulator/next_cos_coeff_reg[19]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     8.782    genblk2[0].accumulator/next_cos_coeff_reg[19]_i_1__29_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.880 r  genblk2[0].accumulator/next_cos_coeff_reg[23]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     8.880    genblk2[0].accumulator/next_cos_coeff_reg[23]_i_1__29_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.978 r  genblk2[0].accumulator/next_cos_coeff_reg[27]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     8.978    genblk2[0].accumulator/next_cos_coeff_reg[27]_i_1__29_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.243 r  genblk2[0].accumulator/next_cos_coeff_reg[31]_i_1__29/O[1]
                         net (fo=1, routed)           0.000     9.243    genblk3[10].summer/next_cos_coeff_reg[31]_0[1]
    SLICE_X65Y172        FDRE                                         r  genblk3[10].summer/next_cos_coeff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391     9.003    genblk3[10].summer/clk_out1
    SLICE_X65Y172        FDRE                                         r  genblk3[10].summer/next_cos_coeff_reg[29]/C
                         clock pessimism              0.337     9.340    
                         clock uncertainty           -0.093     9.247    
    SLICE_X65Y172        FDRE (Setup_fdre_C_D)        0.059     9.306    genblk3[10].summer/next_cos_coeff_reg[29]
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 genblk3[355].summer/cos_coeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[124].summer/next_cos_coeff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.856ns  (logic 1.836ns (18.627%)  route 8.020ns (81.373%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 9.015 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.560    genblk3[355].summer/clk_out1
    SLICE_X8Y53          FDRE                                         r  genblk3[355].summer/cos_coeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398    -0.162 r  genblk3[355].summer/cos_coeff_reg[5]/Q
                         net (fo=380, routed)         8.020     7.859    genblk2[6].accumulator/cos_coeff__0[5]
    SLICE_X66Y193        LUT2 (Prop_lut2_I1_O)        0.232     8.091 r  genblk2[6].accumulator/next_cos_coeff[7]_i_4__310/O
                         net (fo=1, routed)           0.000     8.091    genblk2[6].accumulator/next_cos_coeff[7]_i_4__310_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.535 r  genblk2[6].accumulator/next_cos_coeff_reg[7]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.535    genblk2[6].accumulator/next_cos_coeff_reg[7]_i_1__308_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.635 r  genblk2[6].accumulator/next_cos_coeff_reg[11]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.635    genblk2[6].accumulator/next_cos_coeff_reg[11]_i_1__308_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.735 r  genblk2[6].accumulator/next_cos_coeff_reg[15]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.735    genblk2[6].accumulator/next_cos_coeff_reg[15]_i_1__308_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.835 r  genblk2[6].accumulator/next_cos_coeff_reg[19]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.835    genblk2[6].accumulator/next_cos_coeff_reg[19]_i_1__308_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.935 r  genblk2[6].accumulator/next_cos_coeff_reg[23]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.935    genblk2[6].accumulator/next_cos_coeff_reg[23]_i_1__308_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.035 r  genblk2[6].accumulator/next_cos_coeff_reg[27]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     9.035    genblk2[6].accumulator/next_cos_coeff_reg[27]_i_1__308_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.297 r  genblk2[6].accumulator/next_cos_coeff_reg[31]_i_1__308/O[3]
                         net (fo=1, routed)           0.000     9.297    genblk3[124].summer/next_cos_coeff_reg[31]_0[3]
    SLICE_X66Y199        FDRE                                         r  genblk3[124].summer/next_cos_coeff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.403     9.015    genblk3[124].summer/clk_out1
    SLICE_X66Y199        FDRE                                         r  genblk3[124].summer/next_cos_coeff_reg[31]/C
                         clock pessimism              0.337     9.352    
                         clock uncertainty           -0.093     9.259    
    SLICE_X66Y199        FDRE (Setup_fdre_C_D)        0.101     9.360    genblk3[124].summer/next_cos_coeff_reg[31]
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 genblk3[355].summer/cos_coeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[47].summer/next_cos_coeff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 1.842ns (18.901%)  route 7.904ns (81.099%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 8.948 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.560    genblk3[355].summer/clk_out1
    SLICE_X8Y53          FDRE                                         r  genblk3[355].summer/cos_coeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398    -0.162 r  genblk3[355].summer/cos_coeff_reg[5]/Q
                         net (fo=380, routed)         7.904     7.742    genblk2[2].accumulator/cos_coeff__0[5]
    SLICE_X87Y142        LUT2 (Prop_lut2_I1_O)        0.232     7.974 r  genblk2[2].accumulator/next_cos_coeff[7]_i_4__53/O
                         net (fo=1, routed)           0.000     7.974    genblk2[2].accumulator/next_cos_coeff[7]_i_4__53_n_0
    SLICE_X87Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.431 r  genblk2[2].accumulator/next_cos_coeff_reg[7]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.431    genblk2[2].accumulator/next_cos_coeff_reg[7]_i_1__58_n_0
    SLICE_X87Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  genblk2[2].accumulator/next_cos_coeff_reg[11]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.529    genblk2[2].accumulator/next_cos_coeff_reg[11]_i_1__58_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  genblk2[2].accumulator/next_cos_coeff_reg[15]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.627    genblk2[2].accumulator/next_cos_coeff_reg[15]_i_1__58_n_0
    SLICE_X87Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.725 r  genblk2[2].accumulator/next_cos_coeff_reg[19]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.725    genblk2[2].accumulator/next_cos_coeff_reg[19]_i_1__58_n_0
    SLICE_X87Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.823 r  genblk2[2].accumulator/next_cos_coeff_reg[23]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.823    genblk2[2].accumulator/next_cos_coeff_reg[23]_i_1__58_n_0
    SLICE_X87Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.921 r  genblk2[2].accumulator/next_cos_coeff_reg[27]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.921    genblk2[2].accumulator/next_cos_coeff_reg[27]_i_1__58_n_0
    SLICE_X87Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.186 r  genblk2[2].accumulator/next_cos_coeff_reg[31]_i_1__58/O[1]
                         net (fo=1, routed)           0.000     9.186    genblk3[47].summer/next_cos_coeff_reg[31]_0[1]
    SLICE_X87Y148        FDRE                                         r  genblk3[47].summer/next_cos_coeff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.336     8.948    genblk3[47].summer/clk_out1
    SLICE_X87Y148        FDRE                                         r  genblk3[47].summer/next_cos_coeff_reg[29]/C
                         clock pessimism              0.337     9.286    
                         clock uncertainty           -0.093     9.193    
    SLICE_X87Y148        FDRE (Setup_fdre_C_D)        0.059     9.252    genblk3[47].summer/next_cos_coeff_reg[29]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 genblk3[355].summer/cos_coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[3].summer/next_cos_coeff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 1.524ns (15.546%)  route 8.279ns (84.454%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 9.008 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.560    genblk3[355].summer/clk_out1
    SLICE_X8Y53          FDRE                                         r  genblk3[355].summer/cos_coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398    -0.162 r  genblk3[355].summer/cos_coeff_reg[14]/Q
                         net (fo=380, routed)         8.279     8.117    genblk2[0].accumulator/cos_coeff__0[14]
    SLICE_X63Y163        LUT2 (Prop_lut2_I1_O)        0.235     8.352 r  genblk2[0].accumulator/next_cos_coeff[15]_i_3__33/O
                         net (fo=1, routed)           0.000     8.352    genblk2[0].accumulator/next_cos_coeff[15]_i_3__33_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.684 r  genblk2[0].accumulator/next_cos_coeff_reg[15]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000     8.684    genblk2[0].accumulator/next_cos_coeff_reg[15]_i_1__32_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.782 r  genblk2[0].accumulator/next_cos_coeff_reg[19]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000     8.782    genblk2[0].accumulator/next_cos_coeff_reg[19]_i_1__32_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.880 r  genblk2[0].accumulator/next_cos_coeff_reg[23]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000     8.880    genblk2[0].accumulator/next_cos_coeff_reg[23]_i_1__32_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.978 r  genblk2[0].accumulator/next_cos_coeff_reg[27]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000     8.978    genblk2[0].accumulator/next_cos_coeff_reg[27]_i_1__32_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.243 r  genblk2[0].accumulator/next_cos_coeff_reg[31]_i_1__32/O[1]
                         net (fo=1, routed)           0.000     9.243    genblk3[3].summer/next_cos_coeff_reg[31]_0[1]
    SLICE_X63Y167        FDRE                                         r  genblk3[3].summer/next_cos_coeff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.396     9.008    genblk3[3].summer/clk_out1
    SLICE_X63Y167        FDRE                                         r  genblk3[3].summer/next_cos_coeff_reg[29]/C
                         clock pessimism              0.337     9.345    
                         clock uncertainty           -0.093     9.252    
    SLICE_X63Y167        FDRE (Setup_fdre_C_D)        0.059     9.311    genblk3[3].summer/next_cos_coeff_reg[29]
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 genblk3[355].summer/cos_coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[10].summer/next_cos_coeff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 1.519ns (15.504%)  route 8.279ns (84.496%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.003 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.560    genblk3[355].summer/clk_out1
    SLICE_X8Y53          FDRE                                         r  genblk3[355].summer/cos_coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398    -0.162 r  genblk3[355].summer/cos_coeff_reg[14]/Q
                         net (fo=380, routed)         8.279     8.117    genblk2[0].accumulator/cos_coeff__0[14]
    SLICE_X65Y168        LUT2 (Prop_lut2_I1_O)        0.235     8.352 r  genblk2[0].accumulator/next_cos_coeff[15]_i_3__30/O
                         net (fo=1, routed)           0.000     8.352    genblk2[0].accumulator/next_cos_coeff[15]_i_3__30_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.684 r  genblk2[0].accumulator/next_cos_coeff_reg[15]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     8.684    genblk2[0].accumulator/next_cos_coeff_reg[15]_i_1__29_n_0
    SLICE_X65Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.782 r  genblk2[0].accumulator/next_cos_coeff_reg[19]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     8.782    genblk2[0].accumulator/next_cos_coeff_reg[19]_i_1__29_n_0
    SLICE_X65Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.880 r  genblk2[0].accumulator/next_cos_coeff_reg[23]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     8.880    genblk2[0].accumulator/next_cos_coeff_reg[23]_i_1__29_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.978 r  genblk2[0].accumulator/next_cos_coeff_reg[27]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     8.978    genblk2[0].accumulator/next_cos_coeff_reg[27]_i_1__29_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.238 r  genblk2[0].accumulator/next_cos_coeff_reg[31]_i_1__29/O[3]
                         net (fo=1, routed)           0.000     9.238    genblk3[10].summer/next_cos_coeff_reg[31]_0[3]
    SLICE_X65Y172        FDRE                                         r  genblk3[10].summer/next_cos_coeff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391     9.003    genblk3[10].summer/clk_out1
    SLICE_X65Y172        FDRE                                         r  genblk3[10].summer/next_cos_coeff_reg[31]/C
                         clock pessimism              0.337     9.340    
                         clock uncertainty           -0.093     9.247    
    SLICE_X65Y172        FDRE (Setup_fdre_C_D)        0.059     9.306    genblk3[10].summer/next_cos_coeff_reg[31]
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 genblk3[355].summer/cos_coeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[124].summer/next_cos_coeff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 1.831ns (18.586%)  route 8.020ns (81.414%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 9.015 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.560    genblk3[355].summer/clk_out1
    SLICE_X8Y53          FDRE                                         r  genblk3[355].summer/cos_coeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398    -0.162 r  genblk3[355].summer/cos_coeff_reg[5]/Q
                         net (fo=380, routed)         8.020     7.859    genblk2[6].accumulator/cos_coeff__0[5]
    SLICE_X66Y193        LUT2 (Prop_lut2_I1_O)        0.232     8.091 r  genblk2[6].accumulator/next_cos_coeff[7]_i_4__310/O
                         net (fo=1, routed)           0.000     8.091    genblk2[6].accumulator/next_cos_coeff[7]_i_4__310_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.535 r  genblk2[6].accumulator/next_cos_coeff_reg[7]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.535    genblk2[6].accumulator/next_cos_coeff_reg[7]_i_1__308_n_0
    SLICE_X66Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.635 r  genblk2[6].accumulator/next_cos_coeff_reg[11]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.635    genblk2[6].accumulator/next_cos_coeff_reg[11]_i_1__308_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.735 r  genblk2[6].accumulator/next_cos_coeff_reg[15]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.735    genblk2[6].accumulator/next_cos_coeff_reg[15]_i_1__308_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.835 r  genblk2[6].accumulator/next_cos_coeff_reg[19]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.835    genblk2[6].accumulator/next_cos_coeff_reg[19]_i_1__308_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.935 r  genblk2[6].accumulator/next_cos_coeff_reg[23]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     8.935    genblk2[6].accumulator/next_cos_coeff_reg[23]_i_1__308_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.035 r  genblk2[6].accumulator/next_cos_coeff_reg[27]_i_1__308/CO[3]
                         net (fo=1, routed)           0.000     9.035    genblk2[6].accumulator/next_cos_coeff_reg[27]_i_1__308_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.292 r  genblk2[6].accumulator/next_cos_coeff_reg[31]_i_1__308/O[1]
                         net (fo=1, routed)           0.000     9.292    genblk3[124].summer/next_cos_coeff_reg[31]_0[1]
    SLICE_X66Y199        FDRE                                         r  genblk3[124].summer/next_cos_coeff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.403     9.015    genblk3[124].summer/clk_out1
    SLICE_X66Y199        FDRE                                         r  genblk3[124].summer/next_cos_coeff_reg[29]/C
                         clock pessimism              0.337     9.352    
                         clock uncertainty           -0.093     9.259    
    SLICE_X66Y199        FDRE (Setup_fdre_C_D)        0.101     9.360    genblk3[124].summer/next_cos_coeff_reg[29]
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 genblk3[366].summer/sin_coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[312].summer/next_sin_coeff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 1.523ns (15.591%)  route 8.246ns (84.409%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 8.945 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.367    -0.584    genblk3[366].summer/clk_out1
    SLICE_X38Y72         FDRE                                         r  genblk3[366].summer/sin_coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.398    -0.186 r  genblk3[366].summer/sin_coeff_reg[14]/Q
                         net (fo=380, routed)         8.238     8.052    genblk2[17].accumulator/sin_coeff__0[14]
    SLICE_X81Y72         LUT2 (Prop_lut2_I1_O)        0.234     8.286 r  genblk2[17].accumulator/next_sin_coeff[15]_i_3__4/O
                         net (fo=1, routed)           0.000     8.286    genblk2[17].accumulator/next_sin_coeff[15]_i_3__4_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.618 r  genblk2[17].accumulator/next_sin_coeff_reg[15]_i_1__17/CO[3]
                         net (fo=1, routed)           0.000     8.618    genblk2[17].accumulator/next_sin_coeff_reg[15]_i_1__17_n_0
    SLICE_X81Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.716 r  genblk2[17].accumulator/next_sin_coeff_reg[19]_i_1__17/CO[3]
                         net (fo=1, routed)           0.000     8.716    genblk2[17].accumulator/next_sin_coeff_reg[19]_i_1__17_n_0
    SLICE_X81Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.814 r  genblk2[17].accumulator/next_sin_coeff_reg[23]_i_1__17/CO[3]
                         net (fo=1, routed)           0.008     8.822    genblk2[17].accumulator/next_sin_coeff_reg[23]_i_1__17_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.920 r  genblk2[17].accumulator/next_sin_coeff_reg[27]_i_1__17/CO[3]
                         net (fo=1, routed)           0.000     8.920    genblk2[17].accumulator/next_sin_coeff_reg[27]_i_1__17_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.185 r  genblk2[17].accumulator/next_sin_coeff_reg[31]_i_1__17/O[1]
                         net (fo=1, routed)           0.000     9.185    genblk3[312].summer/next_sin_coeff_reg[31]_0[1]
    SLICE_X81Y76         FDRE                                         r  genblk3[312].summer/next_sin_coeff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.333     8.945    genblk3[312].summer/clk_out1
    SLICE_X81Y76         FDRE                                         r  genblk3[312].summer/next_sin_coeff_reg[29]/C
                         clock pessimism              0.344     9.289    
                         clock uncertainty           -0.093     9.196    
    SLICE_X81Y76         FDRE (Setup_fdre_C_D)        0.059     9.255    genblk3[312].summer/next_sin_coeff_reg[29]
  -------------------------------------------------------------------
                         required time                          9.255    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 genblk3[355].summer/cos_coeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[47].summer/next_cos_coeff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 1.837ns (18.859%)  route 7.904ns (81.141%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 8.948 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.560    genblk3[355].summer/clk_out1
    SLICE_X8Y53          FDRE                                         r  genblk3[355].summer/cos_coeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398    -0.162 r  genblk3[355].summer/cos_coeff_reg[5]/Q
                         net (fo=380, routed)         7.904     7.742    genblk2[2].accumulator/cos_coeff__0[5]
    SLICE_X87Y142        LUT2 (Prop_lut2_I1_O)        0.232     7.974 r  genblk2[2].accumulator/next_cos_coeff[7]_i_4__53/O
                         net (fo=1, routed)           0.000     7.974    genblk2[2].accumulator/next_cos_coeff[7]_i_4__53_n_0
    SLICE_X87Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.431 r  genblk2[2].accumulator/next_cos_coeff_reg[7]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.431    genblk2[2].accumulator/next_cos_coeff_reg[7]_i_1__58_n_0
    SLICE_X87Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.529 r  genblk2[2].accumulator/next_cos_coeff_reg[11]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.529    genblk2[2].accumulator/next_cos_coeff_reg[11]_i_1__58_n_0
    SLICE_X87Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.627 r  genblk2[2].accumulator/next_cos_coeff_reg[15]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.627    genblk2[2].accumulator/next_cos_coeff_reg[15]_i_1__58_n_0
    SLICE_X87Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.725 r  genblk2[2].accumulator/next_cos_coeff_reg[19]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.725    genblk2[2].accumulator/next_cos_coeff_reg[19]_i_1__58_n_0
    SLICE_X87Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.823 r  genblk2[2].accumulator/next_cos_coeff_reg[23]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.823    genblk2[2].accumulator/next_cos_coeff_reg[23]_i_1__58_n_0
    SLICE_X87Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.921 r  genblk2[2].accumulator/next_cos_coeff_reg[27]_i_1__58/CO[3]
                         net (fo=1, routed)           0.000     8.921    genblk2[2].accumulator/next_cos_coeff_reg[27]_i_1__58_n_0
    SLICE_X87Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.181 r  genblk2[2].accumulator/next_cos_coeff_reg[31]_i_1__58/O[3]
                         net (fo=1, routed)           0.000     9.181    genblk3[47].summer/next_cos_coeff_reg[31]_0[3]
    SLICE_X87Y148        FDRE                                         r  genblk3[47].summer/next_cos_coeff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.336     8.948    genblk3[47].summer/clk_out1
    SLICE_X87Y148        FDRE                                         r  genblk3[47].summer/next_cos_coeff_reg[31]/C
                         clock pessimism              0.337     9.286    
                         clock uncertainty           -0.093     9.193    
    SLICE_X87Y148        FDRE (Setup_fdre_C_D)        0.059     9.252    genblk3[47].summer/next_cos_coeff_reg[31]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 genblk3[355].summer/cos_coeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[75].summer/next_cos_coeff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 1.836ns (18.562%)  route 8.055ns (81.438%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 9.059 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.560    genblk3[355].summer/clk_out1
    SLICE_X8Y53          FDRE                                         r  genblk3[355].summer/cos_coeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398    -0.162 r  genblk3[355].summer/cos_coeff_reg[5]/Q
                         net (fo=380, routed)         8.055     7.894    genblk2[4].accumulator/cos_coeff__0[5]
    SLICE_X78Y183        LUT2 (Prop_lut2_I1_O)        0.232     8.126 r  genblk2[4].accumulator/next_cos_coeff[7]_i_4__3/O
                         net (fo=1, routed)           0.000     8.126    genblk2[4].accumulator/next_cos_coeff[7]_i_4__3_n_0
    SLICE_X78Y183        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.570 r  genblk2[4].accumulator/next_cos_coeff_reg[7]_i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.570    genblk2[4].accumulator/next_cos_coeff_reg[7]_i_1__19_n_0
    SLICE_X78Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.670 r  genblk2[4].accumulator/next_cos_coeff_reg[11]_i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.670    genblk2[4].accumulator/next_cos_coeff_reg[11]_i_1__19_n_0
    SLICE_X78Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.770 r  genblk2[4].accumulator/next_cos_coeff_reg[15]_i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.770    genblk2[4].accumulator/next_cos_coeff_reg[15]_i_1__19_n_0
    SLICE_X78Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.870 r  genblk2[4].accumulator/next_cos_coeff_reg[19]_i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.870    genblk2[4].accumulator/next_cos_coeff_reg[19]_i_1__19_n_0
    SLICE_X78Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.970 r  genblk2[4].accumulator/next_cos_coeff_reg[23]_i_1__19/CO[3]
                         net (fo=1, routed)           0.000     8.970    genblk2[4].accumulator/next_cos_coeff_reg[23]_i_1__19_n_0
    SLICE_X78Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.070 r  genblk2[4].accumulator/next_cos_coeff_reg[27]_i_1__19/CO[3]
                         net (fo=1, routed)           0.000     9.070    genblk2[4].accumulator/next_cos_coeff_reg[27]_i_1__19_n_0
    SLICE_X78Y189        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.332 r  genblk2[4].accumulator/next_cos_coeff_reg[31]_i_1__19/O[3]
                         net (fo=1, routed)           0.000     9.332    genblk3[75].summer/next_cos_coeff_reg[31]_0[3]
    SLICE_X78Y189        FDRE                                         r  genblk3[75].summer/next_cos_coeff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.447     9.059    genblk3[75].summer/clk_out1
    SLICE_X78Y189        FDRE                                         r  genblk3[75].summer/next_cos_coeff_reg[31]/C
                         clock pessimism              0.337     9.396    
                         clock uncertainty           -0.093     9.303    
    SLICE_X78Y189        FDRE (Setup_fdre_C_D)        0.101     9.404    genblk3[75].summer/next_cos_coeff_reg[31]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 genblk3[355].summer/cos_coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[3].summer/next_cos_coeff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (clk_out1_clk_wiz_0 rise@9.900ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 1.519ns (15.503%)  route 8.279ns (84.497%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 9.008 - 9.900 ) 
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.560    genblk3[355].summer/clk_out1
    SLICE_X8Y53          FDRE                                         r  genblk3[355].summer/cos_coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.398    -0.162 r  genblk3[355].summer/cos_coeff_reg[14]/Q
                         net (fo=380, routed)         8.279     8.117    genblk2[0].accumulator/cos_coeff__0[14]
    SLICE_X63Y163        LUT2 (Prop_lut2_I1_O)        0.235     8.352 r  genblk2[0].accumulator/next_cos_coeff[15]_i_3__33/O
                         net (fo=1, routed)           0.000     8.352    genblk2[0].accumulator/next_cos_coeff[15]_i_3__33_n_0
    SLICE_X63Y163        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.684 r  genblk2[0].accumulator/next_cos_coeff_reg[15]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000     8.684    genblk2[0].accumulator/next_cos_coeff_reg[15]_i_1__32_n_0
    SLICE_X63Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.782 r  genblk2[0].accumulator/next_cos_coeff_reg[19]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000     8.782    genblk2[0].accumulator/next_cos_coeff_reg[19]_i_1__32_n_0
    SLICE_X63Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.880 r  genblk2[0].accumulator/next_cos_coeff_reg[23]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000     8.880    genblk2[0].accumulator/next_cos_coeff_reg[23]_i_1__32_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.978 r  genblk2[0].accumulator/next_cos_coeff_reg[27]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000     8.978    genblk2[0].accumulator/next_cos_coeff_reg[27]_i_1__32_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.238 r  genblk2[0].accumulator/next_cos_coeff_reg[31]_i_1__32/O[3]
                         net (fo=1, routed)           0.000     9.238    genblk3[3].summer/next_cos_coeff_reg[31]_0[3]
    SLICE_X63Y167        FDRE                                         r  genblk3[3].summer/next_cos_coeff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.900     9.900 r  
    C18                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363    11.263 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.267    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365     5.902 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.535    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.612 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.396     9.008    genblk3[3].summer/clk_out1
    SLICE_X63Y167        FDRE                                         r  genblk3[3].summer/next_cos_coeff_reg[31]/C
                         clock pessimism              0.337     9.345    
                         clock uncertainty           -0.093     9.252    
    SLICE_X63Y167        FDRE (Setup_fdre_C_D)        0.059     9.311    genblk3[3].summer/next_cos_coeff_reg[31]
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  0.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 genblk3[81].summer/next_sin_coeff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[81].summer/sin_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.415ns (81.563%)  route 0.094ns (18.437%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.561    -0.585    genblk3[81].summer/clk_out1
    SLICE_X46Y149        FDRE                                         r  genblk3[81].summer/next_sin_coeff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  genblk3[81].summer/next_sin_coeff_reg[16]/Q
                         net (fo=2, routed)           0.093    -0.328    genblk3[81].summer/next_sin_coeff_reg_n_0_[16]
    SLICE_X47Y149        LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  genblk3[81].summer/sin_acc[15]_i_5__75/O
                         net (fo=1, routed)           0.000    -0.283    genblk3[81].summer/sin_acc[15]_i_5__75_n_0
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.131 r  genblk3[81].summer/sin_acc_reg[15]_i_1__75/CO[3]
                         net (fo=1, routed)           0.001    -0.130    genblk3[81].summer/sin_acc_reg[15]_i_1__75_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.076 r  genblk3[81].summer/sin_acc_reg[11]_i_1__75/O[0]
                         net (fo=1, routed)           0.000    -0.076    genblk3[81].summer/sin_acc_reg[11]_i_1__75_n_7
    SLICE_X47Y150        FDRE                                         r  genblk3[81].summer/sin_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.918    -0.737    genblk3[81].summer/clk_out1
    SLICE_X47Y150        FDRE                                         r  genblk3[81].summer/sin_acc_reg[11]/C
                         clock pessimism              0.504    -0.233    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105    -0.128    genblk3[81].summer/sin_acc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 genblk3[113].summer/next_sin_coeff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[113].summer/sin_acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.308ns (73.004%)  route 0.114ns (26.996%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.567    -0.579    genblk3[113].summer/clk_out1
    SLICE_X49Y99         FDRE                                         r  genblk3[113].summer/next_sin_coeff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  genblk3[113].summer/next_sin_coeff_reg[3]/Q
                         net (fo=2, routed)           0.113    -0.325    genblk3[113].summer/next_sin_coeff_reg_n_0_[3]
    SLICE_X47Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.212 r  genblk3[113].summer/sin_acc_reg[31]_i_1__320/CO[3]
                         net (fo=1, routed)           0.001    -0.211    genblk3[113].summer/sin_acc_reg[31]_i_1__320_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.157 r  genblk3[113].summer/sin_acc_reg[27]_i_1__320/O[0]
                         net (fo=1, routed)           0.000    -0.157    genblk3[113].summer/sin_acc_reg[27]_i_1__320_n_7
    SLICE_X47Y100        FDRE                                         r  genblk3[113].summer/sin_acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.832    -0.823    genblk3[113].summer/clk_out1
    SLICE_X47Y100        FDRE                                         r  genblk3[113].summer/sin_acc_reg[27]/C
                         clock pessimism              0.509    -0.314    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.105    -0.209    genblk3[113].summer/sin_acc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 genblk3[7].summer/next_cos_coeff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[7].summer/cos_acc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.415ns (81.577%)  route 0.094ns (18.423%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.560    -0.586    genblk3[7].summer/clk_out1
    SLICE_X56Y149        FDRE                                         r  genblk3[7].summer/next_cos_coeff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  genblk3[7].summer/next_cos_coeff_reg[4]/Q
                         net (fo=2, routed)           0.093    -0.329    genblk3[7].summer/next_cos_coeff__0[4]
    SLICE_X57Y149        LUT2 (Prop_lut2_I0_O)        0.045    -0.284 r  genblk3[7].summer/cos_acc[27]_i_5__27/O
                         net (fo=1, routed)           0.000    -0.284    genblk3[7].summer/cos_acc[27]_i_5__27_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.132 r  genblk3[7].summer/cos_acc_reg[27]_i_1__27/CO[3]
                         net (fo=1, routed)           0.001    -0.131    genblk3[7].summer/cos_acc_reg[27]_i_1__27_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.077 r  genblk3[7].summer/cos_acc_reg[23]_i_1__27/O[0]
                         net (fo=1, routed)           0.000    -0.077    genblk3[7].summer/cos_acc_reg[23]_i_1__27_n_7
    SLICE_X57Y150        FDRE                                         r  genblk3[7].summer/cos_acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.916    -0.739    genblk3[7].summer/clk_out1
    SLICE_X57Y150        FDRE                                         r  genblk3[7].summer/cos_acc_reg[23]/C
                         clock pessimism              0.504    -0.235    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.105    -0.130    genblk3[7].summer/cos_acc_reg[23]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 genblk3[112].summer/o_accumulator_sin_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            mic_data_imag_reg[112][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.437%)  route 0.197ns (60.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.557    -0.589    genblk3[112].summer/clk_out1
    SLICE_X55Y108        FDRE                                         r  genblk3[112].summer/o_accumulator_sin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  genblk3[112].summer/o_accumulator_sin_reg[8]/Q
                         net (fo=1, routed)           0.197    -0.265    genblk3[112].summer_n_8
    SLICE_X50Y108        FDRE                                         r  mic_data_imag_reg[112][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.828    -0.827    clk_100
    SLICE_X50Y108        FDRE                                         r  mic_data_imag_reg[112][8]/C
                         clock pessimism              0.504    -0.323    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.006    -0.317    mic_data_imag_reg[112][8]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 genblk3[214].summer/next_cos_coeff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[214].summer/cos_acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.410%)  route 0.186ns (42.590%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.567    -0.579    genblk3[214].summer/clk_out1
    SLICE_X28Y101        FDRE                                         r  genblk3[214].summer/next_cos_coeff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  genblk3[214].summer/next_cos_coeff_reg[21]/Q
                         net (fo=2, routed)           0.186    -0.252    genblk3[214].summer/next_cos_coeff_reg_n_0_[21]
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.207 r  genblk3[214].summer/cos_acc[11]_i_4__169/O
                         net (fo=1, routed)           0.000    -0.207    genblk3[214].summer/cos_acc[11]_i_4__169_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.142 r  genblk3[214].summer/cos_acc_reg[11]_i_1__169/O[1]
                         net (fo=1, routed)           0.000    -0.142    genblk3[214].summer/cos_acc_reg[11]_i_1__169_n_6
    SLICE_X32Y99         FDRE                                         r  genblk3[214].summer/cos_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.843    -0.812    genblk3[214].summer/clk_out1
    SLICE_X32Y99         FDRE                                         r  genblk3[214].summer/cos_acc_reg[10]/C
                         clock pessimism              0.509    -0.303    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.105    -0.198    genblk3[214].summer/cos_acc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 genblk3[127].summer/o_accumulator_sin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            mic_data_imag_reg[127][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.277%)  route 0.206ns (61.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.557    -0.589    genblk3[127].summer/clk_out1
    SLICE_X53Y109        FDRE                                         r  genblk3[127].summer/o_accumulator_sin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  genblk3[127].summer/o_accumulator_sin_reg[4]/Q
                         net (fo=1, routed)           0.206    -0.255    genblk3[127].summer_n_20
    SLICE_X50Y107        FDRE                                         r  mic_data_imag_reg[127][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.828    -0.827    clk_100
    SLICE_X50Y107        FDRE                                         r  mic_data_imag_reg[127][4]/C
                         clock pessimism              0.504    -0.323    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.011    -0.312    mic_data_imag_reg[127][4]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 genblk3[140].summer/next_sin_coeff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[140].summer/sin_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.290ns (61.871%)  route 0.179ns (38.129%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.561    -0.585    genblk3[140].summer/clk_out1
    SLICE_X59Y100        FDRE                                         r  genblk3[140].summer/next_sin_coeff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  genblk3[140].summer/next_sin_coeff_reg[17]/Q
                         net (fo=2, routed)           0.179    -0.265    genblk3[140].summer/next_sin_coeff_reg_n_0_[17]
    SLICE_X58Y99         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.116 r  genblk3[140].summer/sin_acc_reg[15]_i_1__310/O[2]
                         net (fo=1, routed)           0.000    -0.116    genblk3[140].summer/sin_acc_reg[15]_i_1__310_n_5
    SLICE_X58Y99         FDRE                                         r  genblk3[140].summer/sin_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.838    -0.817    genblk3[140].summer/clk_out1
    SLICE_X58Y99         FDRE                                         r  genblk3[140].summer/sin_acc_reg[13]/C
                         clock pessimism              0.509    -0.308    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.134    -0.174    genblk3[140].summer/sin_acc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 genblk3[182].summer/sin_acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[182].summer/sin_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.429%)  route 0.122ns (23.571%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.563    -0.583    genblk3[182].summer/clk_out1
    SLICE_X43Y148        FDRE                                         r  genblk3[182].summer/sin_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  genblk3[182].summer/sin_acc_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.321    genblk3[182].summer/sin_acc_reg[22]
    SLICE_X43Y148        LUT2 (Prop_lut2_I1_O)        0.045    -0.276 r  genblk3[182].summer/sin_acc[11]_i_3__303/O
                         net (fo=1, routed)           0.000    -0.276    genblk3[182].summer/sin_acc[11]_i_3__303_n_0
    SLICE_X43Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.161 r  genblk3[182].summer/sin_acc_reg[11]_i_1__303/CO[3]
                         net (fo=1, routed)           0.000    -0.161    genblk3[182].summer/sin_acc_reg[11]_i_1__303_n_0
    SLICE_X43Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.122 r  genblk3[182].summer/sin_acc_reg[7]_i_1__303/CO[3]
                         net (fo=1, routed)           0.001    -0.122    genblk3[182].summer/sin_acc_reg[7]_i_1__303_n_0
    SLICE_X43Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  genblk3[182].summer/sin_acc_reg[3]_i_1__303/O[0]
                         net (fo=1, routed)           0.000    -0.068    genblk3[182].summer/sin_acc_reg[3]_i_1__303_n_7
    SLICE_X43Y150        FDRE                                         r  genblk3[182].summer/sin_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.920    -0.735    genblk3[182].summer/clk_out1
    SLICE_X43Y150        FDRE                                         r  genblk3[182].summer/sin_acc_reg[3]/C
                         clock pessimism              0.504    -0.231    
    SLICE_X43Y150        FDRE (Hold_fdre_C_D)         0.105    -0.126    genblk3[182].summer/sin_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 genblk3[178].summer/cos_acc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            genblk3[178].summer/cos_acc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.355ns (68.817%)  route 0.161ns (31.183%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.566    -0.580    genblk3[178].summer/clk_out1
    SLICE_X32Y149        FDRE                                         r  genblk3[178].summer/cos_acc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  genblk3[178].summer/cos_acc_reg[24]/Q
                         net (fo=1, routed)           0.160    -0.279    genblk3[178].summer/cos_acc_reg_n_0_[24]
    SLICE_X32Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.234 r  genblk3[178].summer/cos_acc[27]_i_2__116/O
                         net (fo=1, routed)           0.000    -0.234    genblk3[178].summer/cos_acc[27]_i_2__116_n_0
    SLICE_X32Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.119 r  genblk3[178].summer/cos_acc_reg[27]_i_1__116/CO[3]
                         net (fo=1, routed)           0.001    -0.118    genblk3[178].summer/cos_acc_reg[27]_i_1__116_n_0
    SLICE_X32Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.064 r  genblk3[178].summer/cos_acc_reg[23]_i_1__116/O[0]
                         net (fo=1, routed)           0.000    -0.064    genblk3[178].summer/cos_acc_reg[23]_i_1__116_n_7
    SLICE_X32Y150        FDRE                                         r  genblk3[178].summer/cos_acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.923    -0.732    genblk3[178].summer/clk_out1
    SLICE_X32Y150        FDRE                                         r  genblk3[178].summer/cos_acc_reg[23]/C
                         clock pessimism              0.504    -0.228    
    SLICE_X32Y150        FDRE (Hold_fdre_C_D)         0.105    -0.123    genblk3[178].summer/cos_acc_reg[23]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 genblk3[21].summer/o_accumulator_cos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            mic_data_real_reg[21][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.580%)  route 0.200ns (57.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.627    -0.519    genblk3[21].summer/clk_out1
    SLICE_X54Y175        FDRE                                         r  genblk3[21].summer/o_accumulator_cos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y175        FDRE (Prop_fdre_C_Q)         0.148    -0.371 r  genblk3[21].summer/o_accumulator_cos_reg[14]/Q
                         net (fo=1, routed)           0.200    -0.171    genblk3[21].summer_n_30
    SLICE_X51Y176        FDRE                                         r  mic_data_real_reg[21][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.900    -0.755    clk_100
    SLICE_X51Y176        FDRE                                         r  mic_data_real_reg[21][14]/C
                         clock pessimism              0.500    -0.255    
    SLICE_X51Y176        FDRE (Hold_fdre_C_D)         0.025    -0.230    mic_data_real_reg[21][14]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.950 }
Period(ns):         9.900
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         9.900       7.428      RAMB36_X0Y1      coeff_table/xpm_memory_sdpram_cos/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         9.900       7.428      RAMB36_X0Y4      coeff_table/xpm_memory_sdpram_cos/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         9.900       7.428      RAMB36_X0Y3      coeff_table/xpm_memory_sdpram_sin/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         9.900       7.428      RAMB36_X0Y0      coeff_table/xpm_memory_sdpram_sin/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         9.900       7.511      RAMB36_X1Y33     write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         9.900       7.511      RAMB36_X3Y22     write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         9.900       7.511      RAMB36_X2Y25     write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         9.900       7.511      RAMB36_X1Y25     write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         9.900       7.511      RAMB36_X1Y23     write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         9.900       7.511      RAMB36_X1Y21     write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.900       203.460    MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X74Y56     cic_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X74Y56     cic_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X58Y38     cic_in_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X58Y38     cic_in_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X60Y39     cic_in_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X60Y39     cic_in_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X60Y39     cic_in_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X60Y39     cic_in_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X58Y36     cic_in_reg[103]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X58Y36     cic_in_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X74Y56     cic_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X74Y56     cic_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X58Y38     cic_in_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X58Y38     cic_in_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X60Y39     cic_in_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X60Y39     cic_in_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X60Y39     cic_in_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X60Y39     cic_in_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X58Y36     cic_in_reg[103]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.950       4.450      SLICE_X58Y36     cic_in_reg[103]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         33.000      31.408     BUFGCTRL_X0Y18   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.000      31.751     MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.000      31.751     MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.000      67.000     MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.000      180.360    MMCME2_ADV_X0Y3  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ft_clk
  To Clock:  ft_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.256ns,  Total Violation       -0.570ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_27/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[4]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 6.392ns (68.750%)  route 2.905ns (31.250%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.563     4.775    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_27/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.279 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_27/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.344    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_27_n_1
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.720 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_27/DOBDO[0]
                         net (fo=1, routed)           2.840    10.560    ft_data_OBUF[4]
    Y2                   OBUF (Prop_obuf_I_O)         3.512    14.072 r  ft_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.072    ft_data[4]
    Y2                                                                r  ft_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[31]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 6.379ns (68.837%)  route 2.888ns (31.163%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.553     4.765    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y33         RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.269 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.334    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0_n_1
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.710 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.823    10.533    ft_data_OBUF[31]
    A1                   OBUF (Prop_obuf_I_O)         3.499    14.032 r  ft_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.032    ft_data[31]
    A1                                                                r  ft_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[27]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 6.373ns (69.970%)  route 2.735ns (30.030%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.561     4.773    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.277 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.342    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_4_n_1
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.718 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.670    10.388    ft_data_OBUF[27]
    D2                   OBUF (Prop_obuf_I_O)         3.493    13.881 r  ft_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    13.881    ft_data[27]
    D2                                                                r  ft_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -13.881    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_30/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[1]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 6.423ns (70.195%)  route 2.727ns (29.805%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.488     4.701    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_30/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.205 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_30/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.270    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_30_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.646 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_30/DOBDO[0]
                         net (fo=1, routed)           2.662    10.308    ft_data_OBUF[1]
    AB2                  OBUF (Prop_obuf_I_O)         3.543    13.852 r  ft_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.852    ft_data[1]
    AB2                                                               r  ft_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_19/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[12]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 6.380ns (70.504%)  route 2.669ns (29.496%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.479     4.692    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_19/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.196 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_19/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.261    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_19_n_1
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.637 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_19/DOBDO[0]
                         net (fo=1, routed)           2.604    10.241    ft_data_OBUF[12]
    R2                   OBUF (Prop_obuf_I_O)         3.500    13.741 r  ft_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.741    ft_data[12]
    R2                                                                r  ft_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[26]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 6.364ns (70.393%)  route 2.677ns (29.607%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.460     4.672    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.176 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.242    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_5_n_1
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.618 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_5/DOBDO[0]
                         net (fo=1, routed)           2.611    10.229    ft_data_OBUF[26]
    D1                   OBUF (Prop_obuf_I_O)         3.484    13.712 r  ft_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    13.712    ft_data[26]
    D1                                                                r  ft_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -13.712    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[0]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 6.426ns (70.884%)  route 2.639ns (29.116%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.417     4.630    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.134 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.199    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_n_1
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.575 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_31/DOBDO[0]
                         net (fo=1, routed)           2.574    10.149    ft_data_OBUF[0]
    AB1                  OBUF (Prop_obuf_I_O)         3.546    13.695 r  ft_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.695    ft_data[0]
    AB1                                                               r  ft_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_24/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[7]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 6.382ns (70.624%)  route 2.655ns (29.376%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.409     4.622    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_24/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.126 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_24/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.191    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_24_n_1
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.567 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_24/DOBDO[0]
                         net (fo=1, routed)           2.589    10.156    ft_data_OBUF[7]
    V2                   OBUF (Prop_obuf_I_O)         3.502    13.658 r  ft_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.658    ft_data[7]
    V2                                                                r  ft_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[24]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 6.365ns (71.033%)  route 2.595ns (28.967%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.477     4.689    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.193 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.259    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_7_n_1
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.635 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           2.530    10.165    ft_data_OBUF[24]
    E1                   OBUF (Prop_obuf_I_O)         3.485    13.649 r  ft_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000    13.649    ft_data[24]
    E1                                                                r  ft_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_28/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_data[3]
                            (output port clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.152ns  (ft_clk rise@15.152ns - ft_clk rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 6.403ns (71.054%)  route 2.608ns (28.946%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)
  Output Delay:           1.300ns
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.152 - 15.152 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.400     4.613    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_28/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     7.117 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_28/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.182    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_28_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     7.558 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_28/DOBDO[0]
                         net (fo=1, routed)           2.543    10.101    ft_data_OBUF[3]
    Y1                   OBUF (Prop_obuf_I_O)         3.523    13.624 r  ft_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.624    ft_data[3]
    Y1                                                                r  ft_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    15.152    15.152 r  
                         clock pessimism              0.000    15.152    
                         clock uncertainty           -0.035    15.117    
                         output delay                -1.300    13.817    
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                  0.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.650     1.572    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y16         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.768    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.924     2.091    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.519     1.572    
    SLICE_X81Y16         FDRE (Hold_fdre_C_D)         0.078     1.650    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.651     1.573    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y13         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.769    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.926     2.093    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.520     1.573    
    SLICE_X79Y13         FDRE (Hold_fdre_C_D)         0.076     1.649    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.651     1.573    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y15         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/Q
                         net (fo=1, routed)           0.055     1.769    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][15]
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.925     2.092    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/C
                         clock pessimism             -0.519     1.573    
    SLICE_X81Y15         FDRE (Hold_fdre_C_D)         0.076     1.649    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.648     1.570    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.055     1.766    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.922     2.089    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.519     1.570    
    SLICE_X81Y18         FDRE (Hold_fdre_C_D)         0.076     1.646    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.650     1.572    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y16         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.768    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.924     2.091    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.519     1.572    
    SLICE_X81Y16         FDRE (Hold_fdre_C_D)         0.076     1.648    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.651     1.573    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y13         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.769    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.926     2.093    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.520     1.573    
    SLICE_X79Y13         FDRE (Hold_fdre_C_D)         0.075     1.648    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.651     1.573    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y15         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     1.769    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.925     2.092    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.519     1.573    
    SLICE_X81Y15         FDRE (Hold_fdre_C_D)         0.075     1.648    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.648     1.570    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.766    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.922     2.089    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.519     1.570    
    SLICE_X81Y18         FDRE (Hold_fdre_C_D)         0.075     1.645    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.650     1.572    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y16         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/Q
                         net (fo=1, routed)           0.055     1.768    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][13]
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.924     2.091    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
                         clock pessimism             -0.519     1.572    
    SLICE_X81Y16         FDRE (Hold_fdre_C_D)         0.075     1.647    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.651     1.573    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y13         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.769    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.926     2.093    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.520     1.573    
    SLICE_X79Y13         FDRE (Hold_fdre_C_D)         0.071     1.644    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ft_clk
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { ft_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X1Y33  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X3Y22  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X2Y25  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X1Y25  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X1Y23  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X1Y21  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X2Y21  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X2Y27  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X1Y19  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_16/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         15.152      12.763     RAMB36_X3Y16  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_17/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X80Y11  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X80Y11  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X80Y11  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X80Y11  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X77Y10  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  ft_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.931ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.931ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        1.009ns  (logic 0.348ns (34.477%)  route 0.661ns (65.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.661     1.009    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X73Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X73Y3          FDRE (Setup_fdre_C_D)       -0.212    14.940    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 13.931    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        1.000ns  (logic 0.348ns (34.792%)  route 0.652ns (65.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.652     1.000    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X75Y5          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X75Y5          FDRE (Setup_fdre_C_D)       -0.209    14.943    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        0.990ns  (logic 0.398ns (40.195%)  route 0.592ns (59.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4                                       0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.592     0.990    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[15]
    SLICE_X81Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X81Y4          FDRE (Setup_fdre_C_D)       -0.205    14.947    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 13.957    

Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        1.008ns  (logic 0.348ns (34.524%)  route 0.660ns (65.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.660     1.008    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[13]
    SLICE_X74Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X74Y3          FDRE (Setup_fdre_C_D)       -0.164    14.988    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 13.980    

Slack (MET) :             14.031ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        0.911ns  (logic 0.348ns (38.220%)  route 0.563ns (61.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y9                                       0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X77Y9          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.563     0.911    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X75Y4          FDRE (Setup_fdre_C_D)       -0.210    14.942    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 14.031    

Slack (MET) :             14.034ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        1.045ns  (logic 0.379ns (36.258%)  route 0.666ns (63.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.666     1.045    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X73Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X73Y3          FDRE (Setup_fdre_C_D)       -0.073    15.079    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 14.034    

Slack (MET) :             14.055ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        0.887ns  (logic 0.348ns (39.238%)  route 0.539ns (60.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.539     0.887    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X75Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X75Y3          FDRE (Setup_fdre_C_D)       -0.210    14.942    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                 14.055    

Slack (MET) :             14.076ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        0.910ns  (logic 0.348ns (38.246%)  route 0.562ns (61.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y9                                       0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X77Y9          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.562     0.910    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X74Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X74Y3          FDRE (Setup_fdre_C_D)       -0.166    14.986    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 14.076    

Slack (MET) :             14.117ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        0.962ns  (logic 0.379ns (39.407%)  route 0.583ns (60.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y9                                       0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X77Y9          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.583     0.962    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X75Y4          FDRE (Setup_fdre_C_D)       -0.073    15.079    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 14.117    

Slack (MET) :             14.182ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (MaxDelay Path 15.152ns)
  Data Path Delay:        0.897ns  (logic 0.379ns (42.254%)  route 0.518ns (57.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.152ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y9                                       0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X77Y9          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.518     0.897    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X75Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.152    15.152    
    SLICE_X75Y3          FDRE (Setup_fdre_C_D)       -0.073    15.079    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 14.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  ft_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.109ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.635ns  (logic 0.398ns (24.339%)  route 1.237ns (75.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.237     1.635    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X78Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X78Y13         FDRE (Setup_fdre_C_D)       -0.156     9.744    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.568ns  (logic 0.398ns (25.390%)  route 1.170ns (74.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           1.170     1.568    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X81Y16         FDRE (Setup_fdre_C_D)       -0.199     9.701    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.661ns  (logic 0.433ns (26.074%)  route 1.228ns (73.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           1.228     1.661    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X79Y13         FDRE (Setup_fdre_C_D)       -0.073     9.827    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.660ns  (logic 0.433ns (26.084%)  route 1.227ns (73.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           1.227     1.660    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X79Y13         FDRE (Setup_fdre_C_D)       -0.073     9.827    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.170ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.525ns  (logic 0.398ns (26.092%)  route 1.127ns (73.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.127     1.525    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X79Y13         FDRE (Setup_fdre_C_D)       -0.205     9.695    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.211ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.479ns  (logic 0.348ns (23.528%)  route 1.131ns (76.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.131     1.479    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X81Y16         FDRE (Setup_fdre_C_D)       -0.210     9.690    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.690    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  8.211    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.642ns  (logic 0.433ns (26.375%)  route 1.209ns (73.625%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.209     1.642    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X78Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X78Y13         FDRE (Setup_fdre_C_D)       -0.033     9.867    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.867    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.475ns  (logic 0.398ns (26.982%)  route 1.077ns (73.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           1.077     1.475    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X78Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X78Y13         FDRE (Setup_fdre_C_D)       -0.160     9.740    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.740    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.274ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.417ns  (logic 0.348ns (24.558%)  route 1.069ns (75.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           1.069     1.417    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[13]
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X81Y16         FDRE (Setup_fdre_C_D)       -0.209     9.691    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                  8.274    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (MaxDelay Path 9.900ns)
  Data Path Delay:        1.550ns  (logic 0.379ns (24.444%)  route 1.171ns (75.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43                                      0.000     0.000 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.171     1.550    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.900     9.900    
    SLICE_X81Y18         FDRE (Setup_fdre_C_D)       -0.075     9.825    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  8.275    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ft_clk
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.398ns (50.185%)  route 0.395ns (49.815%))
  Logic Levels:           0  
  Clock Path Skew:        -5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.568     4.780    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X80Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.398     5.178 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=150, routed)         0.395     5.573    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.448    -0.840    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.300%)  route 0.182ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        -2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.654     1.576    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X77Y9          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y9          FDRE (Prop_fdre_C_Q)         0.128     1.704 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.182     1.886    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X75Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.930    -0.725    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.578%)  route 0.183ns (56.422%))
  Logic Levels:           0  
  Clock Path Skew:        -2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.653     1.575    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X77Y10         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.183     1.898    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X74Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.930    -0.725    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.183%)  route 0.193ns (57.817%))
  Logic Levels:           0  
  Clock Path Skew:        -2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.653     1.575    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X77Y10         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.193     1.909    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[12]
    SLICE_X75Y5          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.930    -0.725    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y5          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.643%)  route 0.198ns (58.357%))
  Logic Levels:           0  
  Clock Path Skew:        -2.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.654     1.576    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X77Y9          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y9          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.198     1.914    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X76Y9          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.929    -0.726    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y9          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.800%)  route 0.206ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        -2.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.655     1.577    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X80Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y4          FDRE (Prop_fdre_C_Q)         0.148     1.725 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=150, routed)         0.206     1.931    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.930    -0.725    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.805%)  route 0.232ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        -2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.654     1.576    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X77Y9          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y9          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.232     1.949    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X75Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.930    -0.725    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.875%)  route 0.231ns (62.125%))
  Logic Levels:           0  
  Clock Path Skew:        -2.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.655     1.577    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X75Y6          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y6          FDRE (Prop_fdre_C_Q)         0.141     1.718 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.231     1.949    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[14]
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.930    -0.725    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.782%)  route 0.251ns (66.218%))
  Logic Levels:           0  
  Clock Path Skew:        -2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.653     1.575    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X77Y10         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.128     1.703 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.251     1.954    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X75Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.930    -0.725    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y3          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.550%)  route 0.254ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        -2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.654     1.576    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X77Y9          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y9          FDRE (Prop_fdre_C_Q)         0.128     1.704 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.254     1.957    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.930    -0.725    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        -2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.653     1.575    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X77Y10         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y10         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.248     1.964    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X71Y10         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.908    -0.747    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X71Y10         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  ft_clk

Max Delay             1 Endpoint
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.124ns  (logic 0.379ns (33.720%)  route 0.745ns (66.280%))
  Logic Levels:           0  
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.567    -0.384    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X77Y0          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y0          FDRE (Prop_fdre_C_Q)         0.379    -0.005 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.745     0.740    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X80Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.977    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.054 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.449     4.503    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X80Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.693ns  (logic 0.304ns (43.874%)  route 0.389ns (56.126%))
  Logic Levels:           0  
  Clock Path Skew:        5.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.440    -0.848    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X81Y19         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y19         FDRE (Prop_fdre_C_Q)         0.304    -0.544 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.389    -0.155    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[15]
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.560     4.772    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.751%)  route 0.243ns (63.249%))
  Logic Levels:           0  
  Clock Path Skew:        2.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.645    -0.501    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X81Y21         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.243    -0.117    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[14]
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.925     2.092    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y15         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.876%)  route 0.331ns (70.124%))
  Logic Levels:           0  
  Clock Path Skew:        2.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.656    -0.490    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X77Y0          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.331    -0.018    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X80Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.931     2.098    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X80Y4          FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.128ns (22.030%)  route 0.453ns (77.970%))
  Logic Levels:           0  
  Clock Path Skew:        2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.654    -0.492    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X81Y40         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.453     0.089    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.922     2.089    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.940%)  route 0.448ns (76.060%))
  Logic Levels:           0  
  Clock Path Skew:        2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.654    -0.492    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X81Y40         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.448     0.097    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[12]
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.922     2.089    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y18         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.128ns (19.421%)  route 0.531ns (80.579%))
  Logic Levels:           0  
  Clock Path Skew:        2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.654    -0.492    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X81Y40         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.531     0.167    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[13]
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.924     2.091    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.164ns (24.124%)  route 0.516ns (75.876%))
  Logic Levels:           0  
  Clock Path Skew:        2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.654    -0.492    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X78Y41         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.516     0.188    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.924     2.091    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.510%)  route 0.540ns (78.490%))
  Logic Levels:           0  
  Clock Path Skew:        2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.654    -0.492    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X78Y41         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.344 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.540     0.196    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X78Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.926     2.093    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X78Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.148ns (21.470%)  route 0.541ns (78.530%))
  Logic Levels:           0  
  Clock Path Skew:        2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.654    -0.492    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X78Y41         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.344 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.541     0.198    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.926     2.093    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y13         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.128ns (18.548%)  route 0.562ns (81.452%))
  Logic Levels:           0  
  Clock Path Skew:        2.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.655    -0.491    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X81Y43         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.562     0.200    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.138    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.167 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.924     2.091    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 period_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            emitter_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.767ns  (logic 8.490ns (40.883%)  route 12.277ns (59.117%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.366    -0.585    clk_100
    SLICE_X42Y72         FDRE                                         r  period_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.152 f  period_counter_reg[14]/Q
                         net (fo=14, routed)          1.053     0.902    period_counter_reg[14]
    SLICE_X45Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.007 r  emitter_p_OBUF_inst_i_125/O
                         net (fo=1, routed)           0.000     1.007    emitter_p_OBUF_inst_i_125_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.464 r  emitter_p_OBUF_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000     1.464    emitter_p_OBUF_inst_i_117_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.562 r  emitter_p_OBUF_inst_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.562    emitter_p_OBUF_inst_i_118_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.827 r  emitter_p_OBUF_inst_i_109/O[1]
                         net (fo=3, routed)           0.643     2.469    emitter_p_OBUF_inst_i_109_n_6
    SLICE_X47Y70         LUT3 (Prop_lut3_I2_O)        0.271     2.740 r  emitter_p_OBUF_inst_i_101/O
                         net (fo=1, routed)           0.494     3.234    emitter_p_OBUF_inst_i_101_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489     3.723 r  emitter_p_OBUF_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000     3.723    emitter_p_OBUF_inst_i_87_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.823 r  emitter_p_OBUF_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000     3.823    emitter_p_OBUF_inst_i_61_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.022 r  emitter_p_OBUF_inst_i_39/O[2]
                         net (fo=16, routed)          1.331     5.353    emitter_p_OBUF_inst_i_39_n_5
    SLICE_X48Y59         LUT2 (Prop_lut2_I1_O)        0.257     5.610 r  emitter_p_OBUF_inst_i_53/O
                         net (fo=6, routed)           0.241     5.851    emitter_p_OBUF_inst_i_53_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.268     6.119 r  emitter_p_OBUF_inst_i_60/O
                         net (fo=1, routed)           0.000     6.119    emitter_p_OBUF_inst_i_60_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.326 r  emitter_p_OBUF_inst_i_33/O[0]
                         net (fo=2, routed)           0.974     7.300    emitter_p_OBUF_inst_i_33_n_7
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.249     7.549 r  emitter_p_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.549    emitter_p_OBUF_inst_i_36_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.029 r  emitter_p_OBUF_inst_i_23/O[2]
                         net (fo=1, routed)           0.785     8.813    emitter_p_OBUF_inst_i_23_n_5
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.244     9.057 r  emitter_p_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     9.057    emitter_p_OBUF_inst_i_13_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.501 r  emitter_p_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.501    emitter_p_OBUF_inst_i_6_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.679 r  emitter_p_OBUF_inst_i_7/O[0]
                         net (fo=3, routed)           0.901    10.580    emitter_p_OBUF_inst_i_7_n_7
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.238    10.818 r  emitter_p_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.309    12.127    emitter_p_OBUF_inst_i_5_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I0_O)        0.105    12.232 r  emitter_p_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.360    13.592    emitter_p_OBUF_inst_i_2_n_0
    SLICE_X70Y25         LUT6 (Prop_lut6_I0_O)        0.105    13.697 r  emitter_p_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.188    16.884    emitter_p_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.298    20.183 r  emitter_p_OBUF_inst/O
                         net (fo=0)                   0.000    20.183    emitter_p
    U5                                                                r  emitter_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 period_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            emitter_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.148ns  (logic 8.487ns (42.122%)  route 11.662ns (57.878%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.366    -0.585    clk_100
    SLICE_X42Y72         FDRE                                         r  period_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.152 f  period_counter_reg[14]/Q
                         net (fo=14, routed)          1.053     0.902    period_counter_reg[14]
    SLICE_X45Y67         LUT1 (Prop_lut1_I0_O)        0.105     1.007 r  emitter_p_OBUF_inst_i_125/O
                         net (fo=1, routed)           0.000     1.007    emitter_p_OBUF_inst_i_125_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.464 r  emitter_p_OBUF_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000     1.464    emitter_p_OBUF_inst_i_117_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.562 r  emitter_p_OBUF_inst_i_118/CO[3]
                         net (fo=1, routed)           0.000     1.562    emitter_p_OBUF_inst_i_118_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.827 r  emitter_p_OBUF_inst_i_109/O[1]
                         net (fo=3, routed)           0.643     2.469    emitter_p_OBUF_inst_i_109_n_6
    SLICE_X47Y70         LUT3 (Prop_lut3_I2_O)        0.271     2.740 r  emitter_p_OBUF_inst_i_101/O
                         net (fo=1, routed)           0.494     3.234    emitter_p_OBUF_inst_i_101_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489     3.723 r  emitter_p_OBUF_inst_i_87/CO[3]
                         net (fo=1, routed)           0.000     3.723    emitter_p_OBUF_inst_i_87_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.823 r  emitter_p_OBUF_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000     3.823    emitter_p_OBUF_inst_i_61_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     4.022 r  emitter_p_OBUF_inst_i_39/O[2]
                         net (fo=16, routed)          1.331     5.353    emitter_p_OBUF_inst_i_39_n_5
    SLICE_X48Y59         LUT2 (Prop_lut2_I1_O)        0.257     5.610 r  emitter_p_OBUF_inst_i_53/O
                         net (fo=6, routed)           0.241     5.851    emitter_p_OBUF_inst_i_53_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.268     6.119 r  emitter_p_OBUF_inst_i_60/O
                         net (fo=1, routed)           0.000     6.119    emitter_p_OBUF_inst_i_60_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.326 r  emitter_p_OBUF_inst_i_33/O[0]
                         net (fo=2, routed)           0.974     7.300    emitter_p_OBUF_inst_i_33_n_7
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.249     7.549 r  emitter_p_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.549    emitter_p_OBUF_inst_i_36_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     8.029 r  emitter_p_OBUF_inst_i_23/O[2]
                         net (fo=1, routed)           0.785     8.813    emitter_p_OBUF_inst_i_23_n_5
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.244     9.057 r  emitter_p_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     9.057    emitter_p_OBUF_inst_i_13_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.501 r  emitter_p_OBUF_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.501    emitter_p_OBUF_inst_i_6_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.679 r  emitter_p_OBUF_inst_i_7/O[0]
                         net (fo=3, routed)           0.901    10.580    emitter_p_OBUF_inst_i_7_n_7
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.238    10.818 r  emitter_p_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.309    12.127    emitter_p_OBUF_inst_i_5_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I0_O)        0.105    12.232 r  emitter_p_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.030    13.262    emitter_p_OBUF_inst_i_2_n_0
    SLICE_X70Y25         LUT6 (Prop_lut6_I2_O)        0.105    13.367 r  emitter_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.902    16.269    emitter_n_OBUF
    R6                   OBUF (Prop_obuf_I_O)         3.295    19.564 r  emitter_n_OBUF_inst/O
                         net (fo=0)                   0.000    19.564    emitter_n
    R6                                                                r  emitter_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            mic_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.312ns  (logic 3.681ns (69.286%)  route 1.632ns (30.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.495    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.745 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -2.032    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.951 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.592    -0.359    clk_100
    SLICE_X4Y30          FDRE                                         r  mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.379     0.020 r  mic_clk_reg/Q
                         net (fo=2, routed)           1.632     1.652    mic_clk_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.302     4.954 r  mic_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.954    mic_clk
    T14                                                               r  mic_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            mic_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.398ns (74.413%)  route 0.481ns (25.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.661    -0.485    clk_100
    SLICE_X4Y30          FDRE                                         r  mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  mic_clk_reg/Q
                         net (fo=2, routed)           0.481     0.137    mic_clk_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.257     1.394 r  mic_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.394    mic_clk
    T14                                                               r  mic_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            emitter_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.459ns (51.342%)  route 1.383ns (48.658%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.621    -0.525    clk_100
    SLICE_X70Y25         FDRE                                         r  sample_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  sample_counter_reg[7]/Q
                         net (fo=6, routed)           0.197    -0.163    sample_counter_reg_n_0_[7]
    SLICE_X70Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.118 r  emitter_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.185     1.067    emitter_n_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.250     2.317 r  emitter_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.317    emitter_n
    R6                                                                r  emitter_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            emitter_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.462ns (48.306%)  route 1.565ns (51.694%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.834 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.172    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.146 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.621    -0.525    clk_100
    SLICE_X70Y25         FDRE                                         r  sample_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.361 f  sample_counter_reg[7]/Q
                         net (fo=6, routed)           0.248    -0.112    sample_counter_reg_n_0_[7]
    SLICE_X70Y25         LUT6 (Prop_lut6_I4_O)        0.045    -0.067 r  emitter_p_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.317     1.249    emitter_p_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.253     2.503 r  emitter_p_OBUF_inst/O
                         net (fo=0)                   0.000     2.503    emitter_p
    U5                                                                r  emitter_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.346ns  (logic 0.081ns (2.421%)  route 3.265ns (97.579%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     16.500    16.500 f  
    C18                                               0.000    16.500 f  clk (IN)
                         net (fo=0)                   0.000    16.500    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.429    17.929 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    18.995    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.240    12.755 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.714    14.468    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    14.549 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.551    16.101    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.151ns  (logic 0.077ns (2.444%)  route 3.074ns (97.556%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.441    -0.847    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ft_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_wr_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 3.911ns (44.074%)  route 4.963ns (55.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.131    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.212 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.564     4.776    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X80Y11         FDSE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y11         FDSE (Prop_fdse_C_Q)         0.433     5.209 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=5, routed)           4.963    10.173    ft_wr_n_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.478    13.651 r  ft_wr_n_OBUF_inst/O
                         net (fo=0)                   0.000    13.651    ft_wr_n
    L1                                                                r  ft_wr_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ft_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ft_wr_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.946ns  (logic 2.744ns (55.492%)  route 2.201ns (44.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.895    ft_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.921 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.653     1.575    write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X80Y11         FDSE                                         r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y11         FDSE (Prop_fdse_C_Q)         0.164     1.739 r  write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=5, routed)           2.201     3.940    ft_wr_n_OBUF
    L1                   OBUF (Prop_obuf_I_O)         2.580     6.520 r  ft_wr_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.520    ft_wr_n
    L1                                                                r  ft_wr_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           379 Endpoints
Min Delay           379 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_wire[46]
                            (input port)
  Destination:            cic_in_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.207ns  (logic 1.409ns (17.165%)  route 6.798ns (82.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  mic_wire[46] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[46]
    E17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mic_wire_IBUF[46]_inst/O
                         net (fo=2, routed)           6.798     8.207    mic_wire_IBUF[46]
    SLICE_X58Y36         FDRE                                         r  cic_in_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.396    -0.892    clk_100
    SLICE_X58Y36         FDRE                                         r  cic_in_reg[93]/C

Slack:                    inf
  Source:                 mic_wire[46]
                            (input port)
  Destination:            cic_in_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.968ns  (logic 1.409ns (17.680%)  route 6.559ns (82.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  mic_wire[46] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[46]
    E17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  mic_wire_IBUF[46]_inst/O
                         net (fo=2, routed)           6.559     7.968    mic_wire_IBUF[46]
    SLICE_X60Y39         FDRE                                         r  cic_in_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.398    -0.890    clk_100
    SLICE_X60Y39         FDRE                                         r  cic_in_reg[92]/C

Slack:                    inf
  Source:                 mic_wire[132]
                            (input port)
  Destination:            cic_in_reg[265]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.697ns  (logic 1.428ns (18.558%)  route 6.268ns (81.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  mic_wire[132] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[132]
    H22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  mic_wire_IBUF[132]_inst/O
                         net (fo=2, routed)           6.268     7.697    mic_wire_IBUF[132]
    SLICE_X72Y4          FDRE                                         r  cic_in_reg[265]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.448    -0.840    clk_100
    SLICE_X72Y4          FDRE                                         r  cic_in_reg[265]/C

Slack:                    inf
  Source:                 mic_wire[52]
                            (input port)
  Destination:            cic_in_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.365ns (17.901%)  route 6.259ns (82.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  mic_wire[52] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[52]
    F15                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  mic_wire_IBUF[52]_inst/O
                         net (fo=2, routed)           6.259     7.623    mic_wire_IBUF[52]
    SLICE_X62Y36         FDRE                                         r  cic_in_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.399    -0.889    clk_100
    SLICE_X62Y36         FDRE                                         r  cic_in_reg[104]/C

Slack:                    inf
  Source:                 mic_wire[52]
                            (input port)
  Destination:            cic_in_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.590ns  (logic 1.365ns (17.980%)  route 6.225ns (82.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  mic_wire[52] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[52]
    F15                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  mic_wire_IBUF[52]_inst/O
                         net (fo=2, routed)           6.225     7.590    mic_wire_IBUF[52]
    SLICE_X63Y34         FDRE                                         r  cic_in_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.397    -0.891    clk_100
    SLICE_X63Y34         FDRE                                         r  cic_in_reg[105]/C

Slack:                    inf
  Source:                 mic_wire[140]
                            (input port)
  Destination:            cic_in_reg[281]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.565ns  (logic 1.444ns (19.088%)  route 6.121ns (80.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D22                                               0.000     0.000 r  mic_wire[140] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[140]
    D22                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  mic_wire_IBUF[140]_inst/O
                         net (fo=2, routed)           6.121     7.565    mic_wire_IBUF[140]
    SLICE_X66Y16         FDRE                                         r  cic_in_reg[281]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.397    -0.891    clk_100
    SLICE_X66Y16         FDRE                                         r  cic_in_reg[281]/C

Slack:                    inf
  Source:                 mic_wire[74]
                            (input port)
  Destination:            cic_in_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.526ns  (logic 1.442ns (19.158%)  route 6.084ns (80.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  mic_wire[74] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[74]
    B18                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  mic_wire_IBUF[74]_inst/O
                         net (fo=2, routed)           6.084     7.526    mic_wire_IBUF[74]
    SLICE_X63Y22         FDRE                                         r  cic_in_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.391    -0.897    clk_100
    SLICE_X63Y22         FDRE                                         r  cic_in_reg[148]/C

Slack:                    inf
  Source:                 mic_wire[26]
                            (input port)
  Destination:            cic_in_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.516ns  (logic 1.442ns (19.185%)  route 6.074ns (80.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  mic_wire[26] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[26]
    C13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  mic_wire_IBUF[26]_inst/O
                         net (fo=2, routed)           6.074     7.516    mic_wire_IBUF[26]
    SLICE_X73Y61         FDRE                                         r  cic_in_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.335    -0.953    clk_100
    SLICE_X73Y61         FDRE                                         r  cic_in_reg[53]/C

Slack:                    inf
  Source:                 mic_wire[26]
                            (input port)
  Destination:            cic_in_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.508ns  (logic 1.442ns (19.204%)  route 6.066ns (80.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  mic_wire[26] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[26]
    C13                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  mic_wire_IBUF[26]_inst/O
                         net (fo=2, routed)           6.066     7.508    mic_wire_IBUF[26]
    SLICE_X72Y62         FDRE                                         r  cic_in_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.335    -0.953    clk_100
    SLICE_X72Y62         FDRE                                         r  cic_in_reg[52]/C

Slack:                    inf
  Source:                 mic_wire[132]
                            (input port)
  Destination:            cic_in_reg[264]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 1.428ns (19.098%)  route 6.051ns (80.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  mic_wire[132] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[132]
    H22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  mic_wire_IBUF[132]_inst/O
                         net (fo=2, routed)           6.051     7.479    mic_wire_IBUF[132]
    SLICE_X73Y2          FDRE                                         r  cic_in_reg[264]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.367    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.998 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.365    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.288 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       1.448    -0.840    clk_100
    SLICE_X73Y2          FDRE                                         r  cic_in_reg[264]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_wire[117]
                            (input port)
  Destination:            cic_in_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.263ns (36.925%)  route 0.450ns (63.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  mic_wire[117] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[117]
    W16                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  mic_wire_IBUF[117]_inst/O
                         net (fo=2, routed)           0.450     0.713    mic_wire_IBUF[117]
    SLICE_X6Y11          FDRE                                         r  cic_in_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.944    -0.711    clk_100
    SLICE_X6Y11          FDRE                                         r  cic_in_reg[234]/C

Slack:                    inf
  Source:                 mic_wire[117]
                            (input port)
  Destination:            cic_in_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.263ns (36.925%)  route 0.450ns (63.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  mic_wire[117] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[117]
    W16                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  mic_wire_IBUF[117]_inst/O
                         net (fo=2, routed)           0.450     0.713    mic_wire_IBUF[117]
    SLICE_X7Y11          FDRE                                         r  cic_in_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.944    -0.711    clk_100
    SLICE_X7Y11          FDRE                                         r  cic_in_reg[235]/C

Slack:                    inf
  Source:                 mic_wire[19]
                            (input port)
  Destination:            cic_in_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.271ns (31.272%)  route 0.597ns (68.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  mic_wire[19] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[19]
    Y7                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  mic_wire_IBUF[19]_inst/O
                         net (fo=2, routed)           0.597     0.868    mic_wire_IBUF[19]
    SLICE_X74Y49         FDRE                                         r  cic_in_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.931    -0.724    clk_100
    SLICE_X74Y49         FDRE                                         r  cic_in_reg[39]/C

Slack:                    inf
  Source:                 mic_wire[8]
                            (input port)
  Destination:            cic_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.273ns (30.324%)  route 0.628ns (69.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  mic_wire[8] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[8]
    V9                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  mic_wire_IBUF[8]_inst/O
                         net (fo=2, routed)           0.628     0.901    mic_wire_IBUF[8]
    SLICE_X74Y56         FDRE                                         r  cic_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.870    -0.785    clk_100
    SLICE_X74Y56         FDRE                                         r  cic_in_reg[16]/C

Slack:                    inf
  Source:                 mic_wire[18]
                            (input port)
  Destination:            cic_in_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.286ns (30.853%)  route 0.641ns (69.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  mic_wire[18] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[18]
    AB6                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  mic_wire_IBUF[18]_inst/O
                         net (fo=2, routed)           0.641     0.927    mic_wire_IBUF[18]
    SLICE_X73Y61         FDRE                                         r  cic_in_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.865    -0.790    clk_100
    SLICE_X73Y61         FDRE                                         r  cic_in_reg[36]/C

Slack:                    inf
  Source:                 mic_wire[23]
                            (input port)
  Destination:            cic_in_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.273ns (29.379%)  route 0.655ns (70.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  mic_wire[23] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[23]
    V8                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  mic_wire_IBUF[23]_inst/O
                         net (fo=2, routed)           0.655     0.928    mic_wire_IBUF[23]
    SLICE_X73Y61         FDRE                                         r  cic_in_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.865    -0.790    clk_100
    SLICE_X73Y61         FDRE                                         r  cic_in_reg[46]/C

Slack:                    inf
  Source:                 mic_wire[23]
                            (input port)
  Destination:            cic_in_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.273ns (29.222%)  route 0.660ns (70.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  mic_wire[23] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[23]
    V8                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  mic_wire_IBUF[23]_inst/O
                         net (fo=2, routed)           0.660     0.933    mic_wire_IBUF[23]
    SLICE_X72Y62         FDRE                                         r  cic_in_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.863    -0.792    clk_100
    SLICE_X72Y62         FDRE                                         r  cic_in_reg[47]/C

Slack:                    inf
  Source:                 mic_wire[7]
                            (input port)
  Destination:            cic_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.270ns (28.426%)  route 0.680ns (71.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  mic_wire[7] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[7]
    Y9                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  mic_wire_IBUF[7]_inst/O
                         net (fo=2, routed)           0.680     0.951    mic_wire_IBUF[7]
    SLICE_X74Y49         FDRE                                         r  cic_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.931    -0.724    clk_100
    SLICE_X74Y49         FDRE                                         r  cic_in_reg[15]/C

Slack:                    inf
  Source:                 mic_wire[7]
                            (input port)
  Destination:            cic_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.270ns (28.282%)  route 0.685ns (71.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  mic_wire[7] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[7]
    Y9                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  mic_wire_IBUF[7]_inst/O
                         net (fo=2, routed)           0.685     0.955    mic_wire_IBUF[7]
    SLICE_X72Y47         FDRE                                         r  cic_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.931    -0.724    clk_100
    SLICE_X72Y47         FDRE                                         r  cic_in_reg[14]/C

Slack:                    inf
  Source:                 mic_wire[18]
                            (input port)
  Destination:            cic_in_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.286ns (29.036%)  route 0.699ns (70.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB6                                               0.000     0.000 r  mic_wire[18] (IN)
                         net (fo=0)                   0.000     0.000    mic_wire[18]
    AB6                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  mic_wire_IBUF[18]_inst/O
                         net (fo=2, routed)           0.699     0.985    mic_wire_IBUF[18]
    SLICE_X72Y62         FDRE                                         r  cic_in_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    C18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.400 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.684    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  inst/inst/clkout1_buf/O
                         net (fo=74702, routed)       0.863    -0.792    clk_100
    SLICE_X72Y62         FDRE                                         r  cic_in_reg[37]/C





