
2.3_10_light_server.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08005c00  08005c00  00005c00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053f8  08005d0c  08005d0c  00005d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  0800b104  0800b104  0000b104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1e4  0800b1e4  00010074  2**0
                  CONTENTS
  4 .ARM          00000000  0800b1e4  0800b1e4  00010074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b1e4  0800b1e4  00010074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1e4  0800b1e4  0000b1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b1e8  0800b1e8  0000b1e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b1ec  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  20000078  0800b260  00010078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200001f0  0800b260  000101f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010582  00000000  00000000  0001009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a48  00000000  00000000  0002061f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  00023068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000eb0  00000000  00000000  00024020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019941  00000000  00000000  00024ed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b05  00000000  00000000  0003e811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091b4e  00000000  00000000  0004f316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e0e64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048dc  00000000  00000000  000e0eb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08005d0c <__do_global_dtors_aux>:
 8005d0c:	b510      	push	{r4, lr}
 8005d0e:	4c05      	ldr	r4, [pc, #20]	; (8005d24 <__do_global_dtors_aux+0x18>)
 8005d10:	7823      	ldrb	r3, [r4, #0]
 8005d12:	b933      	cbnz	r3, 8005d22 <__do_global_dtors_aux+0x16>
 8005d14:	4b04      	ldr	r3, [pc, #16]	; (8005d28 <__do_global_dtors_aux+0x1c>)
 8005d16:	b113      	cbz	r3, 8005d1e <__do_global_dtors_aux+0x12>
 8005d18:	4804      	ldr	r0, [pc, #16]	; (8005d2c <__do_global_dtors_aux+0x20>)
 8005d1a:	f3af 8000 	nop.w
 8005d1e:	2301      	movs	r3, #1
 8005d20:	7023      	strb	r3, [r4, #0]
 8005d22:	bd10      	pop	{r4, pc}
 8005d24:	20000078 	.word	0x20000078
 8005d28:	00000000 	.word	0x00000000
 8005d2c:	0800b0ec 	.word	0x0800b0ec

08005d30 <frame_dummy>:
 8005d30:	b508      	push	{r3, lr}
 8005d32:	4b03      	ldr	r3, [pc, #12]	; (8005d40 <frame_dummy+0x10>)
 8005d34:	b11b      	cbz	r3, 8005d3e <frame_dummy+0xe>
 8005d36:	4903      	ldr	r1, [pc, #12]	; (8005d44 <frame_dummy+0x14>)
 8005d38:	4803      	ldr	r0, [pc, #12]	; (8005d48 <frame_dummy+0x18>)
 8005d3a:	f3af 8000 	nop.w
 8005d3e:	bd08      	pop	{r3, pc}
 8005d40:	00000000 	.word	0x00000000
 8005d44:	2000007c 	.word	0x2000007c
 8005d48:	0800b0ec 	.word	0x0800b0ec

08005d4c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005d54:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d58:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8005d5c:	f003 0301 	and.w	r3, r3, #1
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d013      	beq.n	8005d8c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8005d64:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d68:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8005d6c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d00b      	beq.n	8005d8c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8005d74:	e000      	b.n	8005d78 <ITM_SendChar+0x2c>
    {
      __NOP();
 8005d76:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8005d78:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d0f9      	beq.n	8005d76 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8005d82:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	b2d2      	uxtb	r2, r2
 8005d8a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8005d8c:	687b      	ldr	r3, [r7, #4]
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	370c      	adds	r7, #12
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bc80      	pop	{r7}
 8005d96:	4770      	bx	lr

08005d98 <dataCreate>:
#define CURR_LIGHT_LEVEL 0x11
#define ON_LIGHT_LEVEL 0x12
#define OFF_LIGHT_LEVEL 0x13
#define CURR_LED_STATE 0x14

uint8_t dataCreate(char* buf, uint8_t dataType, uint8_t data2send) {
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	460b      	mov	r3, r1
 8005da2:	70fb      	strb	r3, [r7, #3]
 8005da4:	4613      	mov	r3, r2
 8005da6:	70bb      	strb	r3, [r7, #2]
  *(buf+1) = dataType;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	3301      	adds	r3, #1
 8005dac:	78fa      	ldrb	r2, [r7, #3]
 8005dae:	701a      	strb	r2, [r3, #0]
  if (dataType >> 4) {
 8005db0:	78fb      	ldrb	r3, [r7, #3]
 8005db2:	091b      	lsrs	r3, r3, #4
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d011      	beq.n	8005dde <dataCreate+0x46>
    *(buf) = 2;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2202      	movs	r2, #2
 8005dbe:	701a      	strb	r2, [r3, #0]
    *(buf+2) = data2send;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	3302      	adds	r3, #2
 8005dc4:	78ba      	ldrb	r2, [r7, #2]
 8005dc6:	701a      	strb	r2, [r3, #0]
    *(buf+3) = (2 + dataType + data2send);
 8005dc8:	78fa      	ldrb	r2, [r7, #3]
 8005dca:	78bb      	ldrb	r3, [r7, #2]
 8005dcc:	4413      	add	r3, r2
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	3303      	adds	r3, #3
 8005dd4:	3202      	adds	r2, #2
 8005dd6:	b2d2      	uxtb	r2, r2
 8005dd8:	701a      	strb	r2, [r3, #0]
    return 4;
 8005dda:	2304      	movs	r3, #4
 8005ddc:	e009      	b.n	8005df2 <dataCreate+0x5a>
  } else {
    *(buf) = 1;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2201      	movs	r2, #1
 8005de2:	701a      	strb	r2, [r3, #0]
    *(buf+2) = (1 + dataType);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	3302      	adds	r3, #2
 8005de8:	78fa      	ldrb	r2, [r7, #3]
 8005dea:	3201      	adds	r2, #1
 8005dec:	b2d2      	uxtb	r2, r2
 8005dee:	701a      	strb	r2, [r3, #0]
    return 3;
 8005df0:	2303      	movs	r3, #3
  }
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	370c      	adds	r7, #12
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bc80      	pop	{r7}
 8005dfa:	4770      	bx	lr

08005dfc <dataDecrypt>:

uint8_t dataDecrypt(char* buf) {
 8005dfc:	b480      	push	{r7}
 8005dfe:	b085      	sub	sp, #20
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint16_t dataSum = 0;
 8005e04:	2300      	movs	r3, #0
 8005e06:	81fb      	strh	r3, [r7, #14]
  uint8_t i;
  for (i = 0; i <= buf[0]; i++) {
 8005e08:	2300      	movs	r3, #0
 8005e0a:	737b      	strb	r3, [r7, #13]
 8005e0c:	e00a      	b.n	8005e24 <dataDecrypt+0x28>
    dataSum += buf[i];
 8005e0e:	7b7b      	ldrb	r3, [r7, #13]
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	4413      	add	r3, r2
 8005e14:	781b      	ldrb	r3, [r3, #0]
 8005e16:	b29a      	uxth	r2, r3
 8005e18:	89fb      	ldrh	r3, [r7, #14]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	81fb      	strh	r3, [r7, #14]
  for (i = 0; i <= buf[0]; i++) {
 8005e1e:	7b7b      	ldrb	r3, [r7, #13]
 8005e20:	3301      	adds	r3, #1
 8005e22:	737b      	strb	r3, [r7, #13]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	7b7a      	ldrb	r2, [r7, #13]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d9ef      	bls.n	8005e0e <dataDecrypt+0x12>
  }
  if (dataSum == buf[i]) {
 8005e2e:	7b7b      	ldrb	r3, [r7, #13]
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	4413      	add	r3, r2
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	89fa      	ldrh	r2, [r7, #14]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d103      	bne.n	8005e46 <dataDecrypt+0x4a>
    return buf[1];
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	3301      	adds	r3, #1
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	e000      	b.n	8005e48 <dataDecrypt+0x4c>
  } else return DATA_ERROR;
 8005e46:	2300      	movs	r3, #0
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3714      	adds	r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bc80      	pop	{r7}
 8005e50:	4770      	bx	lr
	...

08005e54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005e58:	b672      	cpsid	i
}
 8005e5a:	bf00      	nop
  /* USER CODE BEGIN 1 */
	__disable_irq();
	SCB->VTOR = FIRMWARE_START_ADDRESS;
 8005e5c:	4b14      	ldr	r3, [pc, #80]	; (8005eb0 <main+0x5c>)
 8005e5e:	4a15      	ldr	r2, [pc, #84]	; (8005eb4 <main+0x60>)
 8005e60:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8005e62:	b662      	cpsie	i
}
 8005e64:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005e66:	f000 fdc3 	bl	80069f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005e6a:	f000 f831 	bl	8005ed0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005e6e:	f000 f9b5 	bl	80061dc <MX_GPIO_Init>
  MX_ADC1_Init();
 8005e72:	f000 f883 	bl	8005f7c <MX_ADC1_Init>
  MX_TIM1_Init();
 8005e76:	f000 f8bf 	bl	8005ff8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8005e7a:	f000 f95b 	bl	8006134 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005e7e:	f000 f983 	bl	8006188 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("rcc->csr = %lu\n", RCC->CSR);
 8005e82:	4b0d      	ldr	r3, [pc, #52]	; (8005eb8 <main+0x64>)
 8005e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e86:	4619      	mov	r1, r3
 8005e88:	480c      	ldr	r0, [pc, #48]	; (8005ebc <main+0x68>)
 8005e8a:	f004 f9cf 	bl	800a22c <iprintf>
  HAL_ADCEx_Calibration_Start(&hadc1);
 8005e8e:	480c      	ldr	r0, [pc, #48]	; (8005ec0 <main+0x6c>)
 8005e90:	f001 fa28 	bl	80072e4 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_IT(&hadc1);
 8005e94:	480a      	ldr	r0, [pc, #40]	; (8005ec0 <main+0x6c>)
 8005e96:	f000 ff03 	bl	8006ca0 <HAL_ADC_Start_IT>
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	4809      	ldr	r0, [pc, #36]	; (8005ec4 <main+0x70>)
 8005e9e:	f002 fea9 	bl	8008bf4 <HAL_TIM_OC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart1, value, 1);
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	4908      	ldr	r1, [pc, #32]	; (8005ec8 <main+0x74>)
 8005ea6:	4809      	ldr	r0, [pc, #36]	; (8005ecc <main+0x78>)
 8005ea8:	f003 fd36 	bl	8009918 <HAL_UART_Receive_IT>
  while (1)
 8005eac:	e7fe      	b.n	8005eac <main+0x58>
 8005eae:	bf00      	nop
 8005eb0:	e000ed00 	.word	0xe000ed00
 8005eb4:	08005c00 	.word	0x08005c00
 8005eb8:	40021000 	.word	0x40021000
 8005ebc:	0800b104 	.word	0x0800b104
 8005ec0:	200000a8 	.word	0x200000a8
 8005ec4:	20000120 	.word	0x20000120
 8005ec8:	200001b0 	.word	0x200001b0
 8005ecc:	200000d8 	.word	0x200000d8

08005ed0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b094      	sub	sp, #80	; 0x50
 8005ed4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005ed6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005eda:	2228      	movs	r2, #40	; 0x28
 8005edc:	2100      	movs	r1, #0
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f004 f99c 	bl	800a21c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005ee4:	f107 0314 	add.w	r3, r7, #20
 8005ee8:	2200      	movs	r2, #0
 8005eea:	601a      	str	r2, [r3, #0]
 8005eec:	605a      	str	r2, [r3, #4]
 8005eee:	609a      	str	r2, [r3, #8]
 8005ef0:	60da      	str	r2, [r3, #12]
 8005ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ef4:	1d3b      	adds	r3, r7, #4
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	601a      	str	r2, [r3, #0]
 8005efa:	605a      	str	r2, [r3, #4]
 8005efc:	609a      	str	r2, [r3, #8]
 8005efe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005f00:	2302      	movs	r3, #2
 8005f02:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005f04:	2301      	movs	r3, #1
 8005f06:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005f08:	2310      	movs	r3, #16
 8005f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8005f10:	2300      	movs	r3, #0
 8005f12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8005f14:	2300      	movs	r3, #0
 8005f16:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005f18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f002 f82d 	bl	8007f7c <HAL_RCC_OscConfig>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d001      	beq.n	8005f2c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8005f28:	f000 fb54 	bl	80065d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005f2c:	230f      	movs	r3, #15
 8005f2e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005f30:	2302      	movs	r3, #2
 8005f32:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005f34:	2300      	movs	r3, #0
 8005f36:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005f38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f3c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005f42:	f107 0314 	add.w	r3, r7, #20
 8005f46:	2100      	movs	r1, #0
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f002 fa97 	bl	800847c <HAL_RCC_ClockConfig>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d001      	beq.n	8005f58 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8005f54:	f000 fb3e 	bl	80065d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005f58:	2302      	movs	r3, #2
 8005f5a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f60:	1d3b      	adds	r3, r7, #4
 8005f62:	4618      	mov	r0, r3
 8005f64:	f002 fc24 	bl	80087b0 <HAL_RCCEx_PeriphCLKConfig>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d001      	beq.n	8005f72 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8005f6e:	f000 fb31 	bl	80065d4 <Error_Handler>
  }
}
 8005f72:	bf00      	nop
 8005f74:	3750      	adds	r7, #80	; 0x50
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
	...

08005f7c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005f82:	1d3b      	adds	r3, r7, #4
 8005f84:	2200      	movs	r2, #0
 8005f86:	601a      	str	r2, [r3, #0]
 8005f88:	605a      	str	r2, [r3, #4]
 8005f8a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8005f8c:	4b18      	ldr	r3, [pc, #96]	; (8005ff0 <MX_ADC1_Init+0x74>)
 8005f8e:	4a19      	ldr	r2, [pc, #100]	; (8005ff4 <MX_ADC1_Init+0x78>)
 8005f90:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005f92:	4b17      	ldr	r3, [pc, #92]	; (8005ff0 <MX_ADC1_Init+0x74>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005f98:	4b15      	ldr	r3, [pc, #84]	; (8005ff0 <MX_ADC1_Init+0x74>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005f9e:	4b14      	ldr	r3, [pc, #80]	; (8005ff0 <MX_ADC1_Init+0x74>)
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
 8005fa4:	4b12      	ldr	r3, [pc, #72]	; (8005ff0 <MX_ADC1_Init+0x74>)
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005faa:	4b11      	ldr	r3, [pc, #68]	; (8005ff0 <MX_ADC1_Init+0x74>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	; (8005ff0 <MX_ADC1_Init+0x74>)
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005fb6:	480e      	ldr	r0, [pc, #56]	; (8005ff0 <MX_ADC1_Init+0x74>)
 8005fb8:	f000 fd9a 	bl	8006af0 <HAL_ADC_Init>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d001      	beq.n	8005fc6 <MX_ADC1_Init+0x4a>
  {
    Error_Handler();
 8005fc2:	f000 fb07 	bl	80065d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005fd2:	1d3b      	adds	r3, r7, #4
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	4806      	ldr	r0, [pc, #24]	; (8005ff0 <MX_ADC1_Init+0x74>)
 8005fd8:	f000 fff0 	bl	8006fbc <HAL_ADC_ConfigChannel>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d001      	beq.n	8005fe6 <MX_ADC1_Init+0x6a>
  {
    Error_Handler();
 8005fe2:	f000 faf7 	bl	80065d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005fe6:	bf00      	nop
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	200000a8 	.word	0x200000a8
 8005ff4:	40012400 	.word	0x40012400

08005ff8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b096      	sub	sp, #88	; 0x58
 8005ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ffe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006002:	2200      	movs	r2, #0
 8006004:	601a      	str	r2, [r3, #0]
 8006006:	605a      	str	r2, [r3, #4]
 8006008:	609a      	str	r2, [r3, #8]
 800600a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800600c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006010:	2200      	movs	r2, #0
 8006012:	601a      	str	r2, [r3, #0]
 8006014:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006016:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800601a:	2200      	movs	r2, #0
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	605a      	str	r2, [r3, #4]
 8006020:	609a      	str	r2, [r3, #8]
 8006022:	60da      	str	r2, [r3, #12]
 8006024:	611a      	str	r2, [r3, #16]
 8006026:	615a      	str	r2, [r3, #20]
 8006028:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800602a:	1d3b      	adds	r3, r7, #4
 800602c:	2220      	movs	r2, #32
 800602e:	2100      	movs	r1, #0
 8006030:	4618      	mov	r0, r3
 8006032:	f004 f8f3 	bl	800a21c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006036:	4b3d      	ldr	r3, [pc, #244]	; (800612c <MX_TIM1_Init+0x134>)
 8006038:	4a3d      	ldr	r2, [pc, #244]	; (8006130 <MX_TIM1_Init+0x138>)
 800603a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 800603c:	4b3b      	ldr	r3, [pc, #236]	; (800612c <MX_TIM1_Init+0x134>)
 800603e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8006042:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006044:	4b39      	ldr	r3, [pc, #228]	; (800612c <MX_TIM1_Init+0x134>)
 8006046:	2200      	movs	r2, #0
 8006048:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 800604a:	4b38      	ldr	r3, [pc, #224]	; (800612c <MX_TIM1_Init+0x134>)
 800604c:	f240 12f3 	movw	r2, #499	; 0x1f3
 8006050:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006052:	4b36      	ldr	r3, [pc, #216]	; (800612c <MX_TIM1_Init+0x134>)
 8006054:	2200      	movs	r2, #0
 8006056:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8006058:	4b34      	ldr	r3, [pc, #208]	; (800612c <MX_TIM1_Init+0x134>)
 800605a:	2200      	movs	r2, #0
 800605c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800605e:	4b33      	ldr	r3, [pc, #204]	; (800612c <MX_TIM1_Init+0x134>)
 8006060:	2200      	movs	r2, #0
 8006062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006064:	4831      	ldr	r0, [pc, #196]	; (800612c <MX_TIM1_Init+0x134>)
 8006066:	f002 fd1d 	bl	8008aa4 <HAL_TIM_Base_Init>
 800606a:	4603      	mov	r3, r0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d001      	beq.n	8006074 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8006070:	f000 fab0 	bl	80065d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006078:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800607a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800607e:	4619      	mov	r1, r3
 8006080:	482a      	ldr	r0, [pc, #168]	; (800612c <MX_TIM1_Init+0x134>)
 8006082:	f002 feb1 	bl	8008de8 <HAL_TIM_ConfigClockSource>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d001      	beq.n	8006090 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800608c:	f000 faa2 	bl	80065d4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8006090:	4826      	ldr	r0, [pc, #152]	; (800612c <MX_TIM1_Init+0x134>)
 8006092:	f002 fd56 	bl	8008b42 <HAL_TIM_OC_Init>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d001      	beq.n	80060a0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800609c:	f000 fa9a 	bl	80065d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060a0:	2300      	movs	r3, #0
 80060a2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80060a4:	2300      	movs	r3, #0
 80060a6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80060a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80060ac:	4619      	mov	r1, r3
 80060ae:	481f      	ldr	r0, [pc, #124]	; (800612c <MX_TIM1_Init+0x134>)
 80060b0:	f003 fa02 	bl	80094b8 <HAL_TIMEx_MasterConfigSynchronization>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d001      	beq.n	80060be <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80060ba:	f000 fa8b 	bl	80065d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80060be:	2330      	movs	r3, #48	; 0x30
 80060c0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80060c2:	2300      	movs	r3, #0
 80060c4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80060c6:	2300      	movs	r3, #0
 80060c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80060ca:	2300      	movs	r3, #0
 80060cc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80060ce:	2300      	movs	r3, #0
 80060d0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80060d2:	2300      	movs	r3, #0
 80060d4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80060d6:	2300      	movs	r3, #0
 80060d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80060da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80060de:	2200      	movs	r2, #0
 80060e0:	4619      	mov	r1, r3
 80060e2:	4812      	ldr	r0, [pc, #72]	; (800612c <MX_TIM1_Init+0x134>)
 80060e4:	f002 fe28 	bl	8008d38 <HAL_TIM_OC_ConfigChannel>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d001      	beq.n	80060f2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80060ee:	f000 fa71 	bl	80065d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80060f2:	2300      	movs	r3, #0
 80060f4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80060f6:	2300      	movs	r3, #0
 80060f8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80060fa:	2300      	movs	r3, #0
 80060fc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80060fe:	2300      	movs	r3, #0
 8006100:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006102:	2300      	movs	r3, #0
 8006104:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006106:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800610a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800610c:	2300      	movs	r3, #0
 800610e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006110:	1d3b      	adds	r3, r7, #4
 8006112:	4619      	mov	r1, r3
 8006114:	4805      	ldr	r0, [pc, #20]	; (800612c <MX_TIM1_Init+0x134>)
 8006116:	f003 fa2d 	bl	8009574 <HAL_TIMEx_ConfigBreakDeadTime>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d001      	beq.n	8006124 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8006120:	f000 fa58 	bl	80065d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8006124:	bf00      	nop
 8006126:	3758      	adds	r7, #88	; 0x58
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}
 800612c:	20000120 	.word	0x20000120
 8006130:	40012c00 	.word	0x40012c00

08006134 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006138:	4b11      	ldr	r3, [pc, #68]	; (8006180 <MX_USART1_UART_Init+0x4c>)
 800613a:	4a12      	ldr	r2, [pc, #72]	; (8006184 <MX_USART1_UART_Init+0x50>)
 800613c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1200;
 800613e:	4b10      	ldr	r3, [pc, #64]	; (8006180 <MX_USART1_UART_Init+0x4c>)
 8006140:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8006144:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006146:	4b0e      	ldr	r3, [pc, #56]	; (8006180 <MX_USART1_UART_Init+0x4c>)
 8006148:	2200      	movs	r2, #0
 800614a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800614c:	4b0c      	ldr	r3, [pc, #48]	; (8006180 <MX_USART1_UART_Init+0x4c>)
 800614e:	2200      	movs	r2, #0
 8006150:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006152:	4b0b      	ldr	r3, [pc, #44]	; (8006180 <MX_USART1_UART_Init+0x4c>)
 8006154:	2200      	movs	r2, #0
 8006156:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006158:	4b09      	ldr	r3, [pc, #36]	; (8006180 <MX_USART1_UART_Init+0x4c>)
 800615a:	220c      	movs	r2, #12
 800615c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800615e:	4b08      	ldr	r3, [pc, #32]	; (8006180 <MX_USART1_UART_Init+0x4c>)
 8006160:	2200      	movs	r2, #0
 8006162:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006164:	4b06      	ldr	r3, [pc, #24]	; (8006180 <MX_USART1_UART_Init+0x4c>)
 8006166:	2200      	movs	r2, #0
 8006168:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800616a:	4805      	ldr	r0, [pc, #20]	; (8006180 <MX_USART1_UART_Init+0x4c>)
 800616c:	f003 fa53 	bl	8009616 <HAL_UART_Init>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d001      	beq.n	800617a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8006176:	f000 fa2d 	bl	80065d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800617a:	bf00      	nop
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	200000d8 	.word	0x200000d8
 8006184:	40013800 	.word	0x40013800

08006188 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800618c:	4b11      	ldr	r3, [pc, #68]	; (80061d4 <MX_USART2_UART_Init+0x4c>)
 800618e:	4a12      	ldr	r2, [pc, #72]	; (80061d8 <MX_USART2_UART_Init+0x50>)
 8006190:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006192:	4b10      	ldr	r3, [pc, #64]	; (80061d4 <MX_USART2_UART_Init+0x4c>)
 8006194:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006198:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800619a:	4b0e      	ldr	r3, [pc, #56]	; (80061d4 <MX_USART2_UART_Init+0x4c>)
 800619c:	2200      	movs	r2, #0
 800619e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80061a0:	4b0c      	ldr	r3, [pc, #48]	; (80061d4 <MX_USART2_UART_Init+0x4c>)
 80061a2:	2200      	movs	r2, #0
 80061a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80061a6:	4b0b      	ldr	r3, [pc, #44]	; (80061d4 <MX_USART2_UART_Init+0x4c>)
 80061a8:	2200      	movs	r2, #0
 80061aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80061ac:	4b09      	ldr	r3, [pc, #36]	; (80061d4 <MX_USART2_UART_Init+0x4c>)
 80061ae:	220c      	movs	r2, #12
 80061b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80061b2:	4b08      	ldr	r3, [pc, #32]	; (80061d4 <MX_USART2_UART_Init+0x4c>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80061b8:	4b06      	ldr	r3, [pc, #24]	; (80061d4 <MX_USART2_UART_Init+0x4c>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80061be:	4805      	ldr	r0, [pc, #20]	; (80061d4 <MX_USART2_UART_Init+0x4c>)
 80061c0:	f003 fa29 	bl	8009616 <HAL_UART_Init>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d001      	beq.n	80061ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80061ca:	f000 fa03 	bl	80065d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80061ce:	bf00      	nop
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	20000168 	.word	0x20000168
 80061d8:	40004400 	.word	0x40004400

080061dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b088      	sub	sp, #32
 80061e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061e2:	f107 0310 	add.w	r3, r7, #16
 80061e6:	2200      	movs	r2, #0
 80061e8:	601a      	str	r2, [r3, #0]
 80061ea:	605a      	str	r2, [r3, #4]
 80061ec:	609a      	str	r2, [r3, #8]
 80061ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80061f0:	4b38      	ldr	r3, [pc, #224]	; (80062d4 <MX_GPIO_Init+0xf8>)
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	4a37      	ldr	r2, [pc, #220]	; (80062d4 <MX_GPIO_Init+0xf8>)
 80061f6:	f043 0310 	orr.w	r3, r3, #16
 80061fa:	6193      	str	r3, [r2, #24]
 80061fc:	4b35      	ldr	r3, [pc, #212]	; (80062d4 <MX_GPIO_Init+0xf8>)
 80061fe:	699b      	ldr	r3, [r3, #24]
 8006200:	f003 0310 	and.w	r3, r3, #16
 8006204:	60fb      	str	r3, [r7, #12]
 8006206:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006208:	4b32      	ldr	r3, [pc, #200]	; (80062d4 <MX_GPIO_Init+0xf8>)
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	4a31      	ldr	r2, [pc, #196]	; (80062d4 <MX_GPIO_Init+0xf8>)
 800620e:	f043 0320 	orr.w	r3, r3, #32
 8006212:	6193      	str	r3, [r2, #24]
 8006214:	4b2f      	ldr	r3, [pc, #188]	; (80062d4 <MX_GPIO_Init+0xf8>)
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	f003 0320 	and.w	r3, r3, #32
 800621c:	60bb      	str	r3, [r7, #8]
 800621e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006220:	4b2c      	ldr	r3, [pc, #176]	; (80062d4 <MX_GPIO_Init+0xf8>)
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	4a2b      	ldr	r2, [pc, #172]	; (80062d4 <MX_GPIO_Init+0xf8>)
 8006226:	f043 0304 	orr.w	r3, r3, #4
 800622a:	6193      	str	r3, [r2, #24]
 800622c:	4b29      	ldr	r3, [pc, #164]	; (80062d4 <MX_GPIO_Init+0xf8>)
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	f003 0304 	and.w	r3, r3, #4
 8006234:	607b      	str	r3, [r7, #4]
 8006236:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006238:	4b26      	ldr	r3, [pc, #152]	; (80062d4 <MX_GPIO_Init+0xf8>)
 800623a:	699b      	ldr	r3, [r3, #24]
 800623c:	4a25      	ldr	r2, [pc, #148]	; (80062d4 <MX_GPIO_Init+0xf8>)
 800623e:	f043 0308 	orr.w	r3, r3, #8
 8006242:	6193      	str	r3, [r2, #24]
 8006244:	4b23      	ldr	r3, [pc, #140]	; (80062d4 <MX_GPIO_Init+0xf8>)
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	f003 0308 	and.w	r3, r3, #8
 800624c:	603b      	str	r3, [r7, #0]
 800624e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8006250:	2200      	movs	r2, #0
 8006252:	2120      	movs	r1, #32
 8006254:	4820      	ldr	r0, [pc, #128]	; (80062d8 <MX_GPIO_Init+0xfc>)
 8006256:	f001 fe57 	bl	8007f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800625a:	2200      	movs	r2, #0
 800625c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006260:	481e      	ldr	r0, [pc, #120]	; (80062dc <MX_GPIO_Init+0x100>)
 8006262:	f001 fe51 	bl	8007f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8006266:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800626a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800626c:	4b1c      	ldr	r3, [pc, #112]	; (80062e0 <MX_GPIO_Init+0x104>)
 800626e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006270:	2300      	movs	r3, #0
 8006272:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8006274:	f107 0310 	add.w	r3, r7, #16
 8006278:	4619      	mov	r1, r3
 800627a:	481a      	ldr	r0, [pc, #104]	; (80062e4 <MX_GPIO_Init+0x108>)
 800627c:	f001 fcc0 	bl	8007c00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8006280:	2320      	movs	r3, #32
 8006282:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006284:	2301      	movs	r3, #1
 8006286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006288:	2300      	movs	r3, #0
 800628a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800628c:	2302      	movs	r3, #2
 800628e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8006290:	f107 0310 	add.w	r3, r7, #16
 8006294:	4619      	mov	r1, r3
 8006296:	4810      	ldr	r0, [pc, #64]	; (80062d8 <MX_GPIO_Init+0xfc>)
 8006298:	f001 fcb2 	bl	8007c00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800629c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80062a2:	2301      	movs	r3, #1
 80062a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062a6:	2300      	movs	r3, #0
 80062a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062aa:	2302      	movs	r3, #2
 80062ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062ae:	f107 0310 	add.w	r3, r7, #16
 80062b2:	4619      	mov	r1, r3
 80062b4:	4809      	ldr	r0, [pc, #36]	; (80062dc <MX_GPIO_Init+0x100>)
 80062b6:	f001 fca3 	bl	8007c00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80062ba:	2200      	movs	r2, #0
 80062bc:	2100      	movs	r1, #0
 80062be:	2028      	movs	r0, #40	; 0x28
 80062c0:	f001 f9b3 	bl	800762a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80062c4:	2028      	movs	r0, #40	; 0x28
 80062c6:	f001 f9cc 	bl	8007662 <HAL_NVIC_EnableIRQ>

}
 80062ca:	bf00      	nop
 80062cc:	3720      	adds	r7, #32
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	40021000 	.word	0x40021000
 80062d8:	40010800 	.word	0x40010800
 80062dc:	40010c00 	.word	0x40010c00
 80062e0:	10110000 	.word	0x10110000
 80062e4:	40011000 	.word	0x40011000

080062e8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart) {
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b088      	sub	sp, #32
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
	if (value[0]) {
 80062f0:	4b7c      	ldr	r3, [pc, #496]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f000 80eb 	beq.w	80064d0 <HAL_UART_RxCpltCallback+0x1e8>
		if (HAL_UART_Receive(&huart1, (value+1), (value[0]+1), 500) == HAL_OK) {
 80062fa:	497b      	ldr	r1, [pc, #492]	; (80064e8 <HAL_UART_RxCpltCallback+0x200>)
 80062fc:	4b79      	ldr	r3, [pc, #484]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	b29b      	uxth	r3, r3
 8006302:	3301      	adds	r3, #1
 8006304:	b29a      	uxth	r2, r3
 8006306:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800630a:	4878      	ldr	r0, [pc, #480]	; (80064ec <HAL_UART_RxCpltCallback+0x204>)
 800630c:	f003 fa62 	bl	80097d4 <HAL_UART_Receive>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	f040 80d3 	bne.w	80064be <HAL_UART_RxCpltCallback+0x1d6>
			dataSense = dataDecrypt((char*)value);
 8006318:	4872      	ldr	r0, [pc, #456]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 800631a:	f7ff fd6f 	bl	8005dfc <dataDecrypt>
 800631e:	4603      	mov	r3, r0
 8006320:	461a      	mov	r2, r3
 8006322:	4b73      	ldr	r3, [pc, #460]	; (80064f0 <HAL_UART_RxCpltCallback+0x208>)
 8006324:	701a      	strb	r2, [r3, #0]
			switch (dataSense) {
 8006326:	4b72      	ldr	r3, [pc, #456]	; (80064f0 <HAL_UART_RxCpltCallback+0x208>)
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	3b01      	subs	r3, #1
 800632c:	2b12      	cmp	r3, #18
 800632e:	f200 80b2 	bhi.w	8006496 <HAL_UART_RxCpltCallback+0x1ae>
 8006332:	a201      	add	r2, pc, #4	; (adr r2, 8006338 <HAL_UART_RxCpltCallback+0x50>)
 8006334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006338:	08006385 	.word	0x08006385
 800633c:	080063b5 	.word	0x080063b5
 8006340:	080063cd 	.word	0x080063cd
 8006344:	0800639d 	.word	0x0800639d
 8006348:	08006497 	.word	0x08006497
 800634c:	08006497 	.word	0x08006497
 8006350:	08006497 	.word	0x08006497
 8006354:	08006497 	.word	0x08006497
 8006358:	0800641d 	.word	0x0800641d
 800635c:	08006497 	.word	0x08006497
 8006360:	08006497 	.word	0x08006497
 8006364:	08006497 	.word	0x08006497
 8006368:	08006497 	.word	0x08006497
 800636c:	08006497 	.word	0x08006497
 8006370:	08006497 	.word	0x08006497
 8006374:	08006497 	.word	0x08006497
 8006378:	08006497 	.word	0x08006497
 800637c:	080063e5 	.word	0x080063e5
 8006380:	08006401 	.word	0x08006401
				case GET_CURR_LIGHT_LEVEL : {
					dataLength = dataCreate((char*)value, CURR_LIGHT_LEVEL, currLevel);
 8006384:	4b5b      	ldr	r3, [pc, #364]	; (80064f4 <HAL_UART_RxCpltCallback+0x20c>)
 8006386:	781b      	ldrb	r3, [r3, #0]
 8006388:	461a      	mov	r2, r3
 800638a:	2111      	movs	r1, #17
 800638c:	4855      	ldr	r0, [pc, #340]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 800638e:	f7ff fd03 	bl	8005d98 <dataCreate>
 8006392:	4603      	mov	r3, r0
 8006394:	461a      	mov	r2, r3
 8006396:	4b58      	ldr	r3, [pc, #352]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 8006398:	701a      	strb	r2, [r3, #0]
					break;
 800639a:	e086      	b.n	80064aa <HAL_UART_RxCpltCallback+0x1c2>
				}
				case GET_LED_STATE : {
					dataLength = dataCreate((char*)value, CURR_LED_STATE, ledState);
 800639c:	4b57      	ldr	r3, [pc, #348]	; (80064fc <HAL_UART_RxCpltCallback+0x214>)
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	461a      	mov	r2, r3
 80063a2:	2114      	movs	r1, #20
 80063a4:	484f      	ldr	r0, [pc, #316]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80063a6:	f7ff fcf7 	bl	8005d98 <dataCreate>
 80063aa:	4603      	mov	r3, r0
 80063ac:	461a      	mov	r2, r3
 80063ae:	4b52      	ldr	r3, [pc, #328]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 80063b0:	701a      	strb	r2, [r3, #0]
					break;
 80063b2:	e07a      	b.n	80064aa <HAL_UART_RxCpltCallback+0x1c2>
				}
				case GET_ON_LIGHT_LEVEL : {
					dataLength = dataCreate((char*)value, ON_LIGHT_LEVEL, onLevel);
 80063b4:	4b52      	ldr	r3, [pc, #328]	; (8006500 <HAL_UART_RxCpltCallback+0x218>)
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	461a      	mov	r2, r3
 80063ba:	2112      	movs	r1, #18
 80063bc:	4849      	ldr	r0, [pc, #292]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80063be:	f7ff fceb 	bl	8005d98 <dataCreate>
 80063c2:	4603      	mov	r3, r0
 80063c4:	461a      	mov	r2, r3
 80063c6:	4b4c      	ldr	r3, [pc, #304]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 80063c8:	701a      	strb	r2, [r3, #0]
					break;
 80063ca:	e06e      	b.n	80064aa <HAL_UART_RxCpltCallback+0x1c2>
				}
				case GET_OFF_LIGHT_LEVEL : {
					dataLength = dataCreate((char*)value, OFF_LIGHT_LEVEL, offLevel);
 80063cc:	4b4d      	ldr	r3, [pc, #308]	; (8006504 <HAL_UART_RxCpltCallback+0x21c>)
 80063ce:	781b      	ldrb	r3, [r3, #0]
 80063d0:	461a      	mov	r2, r3
 80063d2:	2113      	movs	r1, #19
 80063d4:	4843      	ldr	r0, [pc, #268]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80063d6:	f7ff fcdf 	bl	8005d98 <dataCreate>
 80063da:	4603      	mov	r3, r0
 80063dc:	461a      	mov	r2, r3
 80063de:	4b46      	ldr	r3, [pc, #280]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 80063e0:	701a      	strb	r2, [r3, #0]
					break;
 80063e2:	e062      	b.n	80064aa <HAL_UART_RxCpltCallback+0x1c2>
				}
				case ON_LIGHT_LEVEL : {
					onLevel = value[2];
 80063e4:	4b3f      	ldr	r3, [pc, #252]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80063e6:	789a      	ldrb	r2, [r3, #2]
 80063e8:	4b45      	ldr	r3, [pc, #276]	; (8006500 <HAL_UART_RxCpltCallback+0x218>)
 80063ea:	701a      	strb	r2, [r3, #0]
					dataLength = dataCreate((char*)value, DATA_OK, 0);
 80063ec:	2200      	movs	r2, #0
 80063ee:	2105      	movs	r1, #5
 80063f0:	483c      	ldr	r0, [pc, #240]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80063f2:	f7ff fcd1 	bl	8005d98 <dataCreate>
 80063f6:	4603      	mov	r3, r0
 80063f8:	461a      	mov	r2, r3
 80063fa:	4b3f      	ldr	r3, [pc, #252]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 80063fc:	701a      	strb	r2, [r3, #0]
					break;
 80063fe:	e054      	b.n	80064aa <HAL_UART_RxCpltCallback+0x1c2>
				}
				case OFF_LIGHT_LEVEL : {
					offLevel = value[2];
 8006400:	4b38      	ldr	r3, [pc, #224]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 8006402:	789a      	ldrb	r2, [r3, #2]
 8006404:	4b3f      	ldr	r3, [pc, #252]	; (8006504 <HAL_UART_RxCpltCallback+0x21c>)
 8006406:	701a      	strb	r2, [r3, #0]
					dataLength = dataCreate((char*)value, DATA_OK, 0);
 8006408:	2200      	movs	r2, #0
 800640a:	2105      	movs	r1, #5
 800640c:	4835      	ldr	r0, [pc, #212]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 800640e:	f7ff fcc3 	bl	8005d98 <dataCreate>
 8006412:	4603      	mov	r3, r0
 8006414:	461a      	mov	r2, r3
 8006416:	4b38      	ldr	r3, [pc, #224]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 8006418:	701a      	strb	r2, [r3, #0]
					break;
 800641a:	e046      	b.n	80064aa <HAL_UART_RxCpltCallback+0x1c2>
				}
				case BOOTLOADER : {
					HAL_FLASH_Unlock();
 800641c:	f001 fa60 	bl	80078e0 <HAL_FLASH_Unlock>
					static uint32_t PAGEError; // = 0xFFFFFFFF;
					FLASH_EraseInitTypeDef EraseInitStruct;
					EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8006420:	2300      	movs	r3, #0
 8006422:	60fb      	str	r3, [r7, #12]
					EraseInitStruct.PageAddress = BOOTLOADER_FLAG_ADDRESS;
 8006424:	4b38      	ldr	r3, [pc, #224]	; (8006508 <HAL_UART_RxCpltCallback+0x220>)
 8006426:	617b      	str	r3, [r7, #20]
					EraseInitStruct.NbPages = 1;
 8006428:	2301      	movs	r3, #1
 800642a:	61bb      	str	r3, [r7, #24]
					if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) == HAL_OK) {
 800642c:	f107 030c 	add.w	r3, r7, #12
 8006430:	4936      	ldr	r1, [pc, #216]	; (800650c <HAL_UART_RxCpltCallback+0x224>)
 8006432:	4618      	mov	r0, r3
 8006434:	f001 fb3c 	bl	8007ab0 <HAL_FLASHEx_Erase>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d11f      	bne.n	800647e <HAL_UART_RxCpltCallback+0x196>
						uint32_t bootloaderFlag = BOOTLOADER;
 800643e:	2309      	movs	r3, #9
 8006440:	61fb      	str	r3, [r7, #28]
						if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, BOOTLOADER_FLAG_ADDRESS, bootloaderFlag) == HAL_OK) {
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	461a      	mov	r2, r3
 8006446:	f04f 0300 	mov.w	r3, #0
 800644a:	492f      	ldr	r1, [pc, #188]	; (8006508 <HAL_UART_RxCpltCallback+0x220>)
 800644c:	2002      	movs	r0, #2
 800644e:	f001 f9d7 	bl	8007800 <HAL_FLASH_Program>
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	d108      	bne.n	800646a <HAL_UART_RxCpltCallback+0x182>
							HAL_FLASH_Lock();
 8006458:	f001 fa68 	bl	800792c <HAL_FLASH_Lock>
							HAL_DeInit();
 800645c:	f000 fade 	bl	8006a1c <HAL_DeInit>
  __ASM volatile ("cpsid i" : : : "memory");
 8006460:	b672      	cpsid	i
}
 8006462:	bf00      	nop
							__disable_irq();
							HAL_NVIC_SystemReset();
 8006464:	f001 f90b 	bl	800767e <HAL_NVIC_SystemReset>
 8006468:	e012      	b.n	8006490 <HAL_UART_RxCpltCallback+0x1a8>
						} else {
							dataLength = dataCreate((char*)value, DATA_ERROR, 0);
 800646a:	2200      	movs	r2, #0
 800646c:	2100      	movs	r1, #0
 800646e:	481d      	ldr	r0, [pc, #116]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 8006470:	f7ff fc92 	bl	8005d98 <dataCreate>
 8006474:	4603      	mov	r3, r0
 8006476:	461a      	mov	r2, r3
 8006478:	4b1f      	ldr	r3, [pc, #124]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 800647a:	701a      	strb	r2, [r3, #0]
 800647c:	e008      	b.n	8006490 <HAL_UART_RxCpltCallback+0x1a8>
						}
					} else {
						dataLength = dataCreate((char*)value, DATA_ERROR, 0);
 800647e:	2200      	movs	r2, #0
 8006480:	2100      	movs	r1, #0
 8006482:	4818      	ldr	r0, [pc, #96]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 8006484:	f7ff fc88 	bl	8005d98 <dataCreate>
 8006488:	4603      	mov	r3, r0
 800648a:	461a      	mov	r2, r3
 800648c:	4b1a      	ldr	r3, [pc, #104]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 800648e:	701a      	strb	r2, [r3, #0]
					}
					HAL_FLASH_Lock();
 8006490:	f001 fa4c 	bl	800792c <HAL_FLASH_Lock>
					break;
 8006494:	e009      	b.n	80064aa <HAL_UART_RxCpltCallback+0x1c2>
				}
				default : {
					dataLength = dataCreate((char*)value, DATA_ERROR, 0);
 8006496:	2200      	movs	r2, #0
 8006498:	2100      	movs	r1, #0
 800649a:	4812      	ldr	r0, [pc, #72]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 800649c:	f7ff fc7c 	bl	8005d98 <dataCreate>
 80064a0:	4603      	mov	r3, r0
 80064a2:	461a      	mov	r2, r3
 80064a4:	4b14      	ldr	r3, [pc, #80]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 80064a6:	701a      	strb	r2, [r3, #0]
					break;
 80064a8:	bf00      	nop
				}
			}
			HAL_UART_Transmit(&huart1, value, dataLength, 500);
 80064aa:	4b13      	ldr	r3, [pc, #76]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 80064ac:	781b      	ldrb	r3, [r3, #0]
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80064b4:	490b      	ldr	r1, [pc, #44]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80064b6:	480d      	ldr	r0, [pc, #52]	; (80064ec <HAL_UART_RxCpltCallback+0x204>)
 80064b8:	f003 f8fa 	bl	80096b0 <HAL_UART_Transmit>
 80064bc:	e008      	b.n	80064d0 <HAL_UART_RxCpltCallback+0x1e8>
		} else {
			dataLength = dataCreate((char*)value, DATA_ERROR, 0);
 80064be:	2200      	movs	r2, #0
 80064c0:	2100      	movs	r1, #0
 80064c2:	4808      	ldr	r0, [pc, #32]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80064c4:	f7ff fc68 	bl	8005d98 <dataCreate>
 80064c8:	4603      	mov	r3, r0
 80064ca:	461a      	mov	r2, r3
 80064cc:	4b0a      	ldr	r3, [pc, #40]	; (80064f8 <HAL_UART_RxCpltCallback+0x210>)
 80064ce:	701a      	strb	r2, [r3, #0]
		}
	} //if (value[0]) {
	HAL_UART_Receive_IT(&huart1, value, 1);
 80064d0:	2201      	movs	r2, #1
 80064d2:	4904      	ldr	r1, [pc, #16]	; (80064e4 <HAL_UART_RxCpltCallback+0x1fc>)
 80064d4:	4805      	ldr	r0, [pc, #20]	; (80064ec <HAL_UART_RxCpltCallback+0x204>)
 80064d6:	f003 fa1f 	bl	8009918 <HAL_UART_Receive_IT>
}
 80064da:	bf00      	nop
 80064dc:	3720      	adds	r7, #32
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
 80064e2:	bf00      	nop
 80064e4:	200001b0 	.word	0x200001b0
 80064e8:	200001b1 	.word	0x200001b1
 80064ec:	200000d8 	.word	0x200000d8
 80064f0:	2000011c 	.word	0x2000011c
 80064f4:	20000094 	.word	0x20000094
 80064f8:	200001ac 	.word	0x200001ac
 80064fc:	20000095 	.word	0x20000095
 8006500:	20000000 	.word	0x20000000
 8006504:	20000001 	.word	0x20000001
 8006508:	08018c00 	.word	0x08018c00
 800650c:	20000098 	.word	0x20000098

08006510 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b082      	sub	sp, #8
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
	currLevel = HAL_ADC_GetValue(hadc) / 100;
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 fc77 	bl	8006e0c <HAL_ADC_GetValue>
 800651e:	4603      	mov	r3, r0
 8006520:	4a18      	ldr	r2, [pc, #96]	; (8006584 <HAL_ADC_ConvCpltCallback+0x74>)
 8006522:	fba2 2303 	umull	r2, r3, r2, r3
 8006526:	095b      	lsrs	r3, r3, #5
 8006528:	b2da      	uxtb	r2, r3
 800652a:	4b17      	ldr	r3, [pc, #92]	; (8006588 <HAL_ADC_ConvCpltCallback+0x78>)
 800652c:	701a      	strb	r2, [r3, #0]
	if (currLevel <= onLevel && !ledState) {
 800652e:	4b16      	ldr	r3, [pc, #88]	; (8006588 <HAL_ADC_ConvCpltCallback+0x78>)
 8006530:	781a      	ldrb	r2, [r3, #0]
 8006532:	4b16      	ldr	r3, [pc, #88]	; (800658c <HAL_ADC_ConvCpltCallback+0x7c>)
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	429a      	cmp	r2, r3
 8006538:	d80c      	bhi.n	8006554 <HAL_ADC_ConvCpltCallback+0x44>
 800653a:	4b15      	ldr	r3, [pc, #84]	; (8006590 <HAL_ADC_ConvCpltCallback+0x80>)
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d108      	bne.n	8006554 <HAL_ADC_ConvCpltCallback+0x44>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8006542:	2201      	movs	r2, #1
 8006544:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006548:	4812      	ldr	r0, [pc, #72]	; (8006594 <HAL_ADC_ConvCpltCallback+0x84>)
 800654a:	f001 fcdd 	bl	8007f08 <HAL_GPIO_WritePin>
		ledState = 1;
 800654e:	4b10      	ldr	r3, [pc, #64]	; (8006590 <HAL_ADC_ConvCpltCallback+0x80>)
 8006550:	2201      	movs	r2, #1
 8006552:	701a      	strb	r2, [r3, #0]
	}
	if (currLevel >= offLevel && ledState) {
 8006554:	4b0c      	ldr	r3, [pc, #48]	; (8006588 <HAL_ADC_ConvCpltCallback+0x78>)
 8006556:	781a      	ldrb	r2, [r3, #0]
 8006558:	4b0f      	ldr	r3, [pc, #60]	; (8006598 <HAL_ADC_ConvCpltCallback+0x88>)
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	429a      	cmp	r2, r3
 800655e:	d30c      	bcc.n	800657a <HAL_ADC_ConvCpltCallback+0x6a>
 8006560:	4b0b      	ldr	r3, [pc, #44]	; (8006590 <HAL_ADC_ConvCpltCallback+0x80>)
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d008      	beq.n	800657a <HAL_ADC_ConvCpltCallback+0x6a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8006568:	2200      	movs	r2, #0
 800656a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800656e:	4809      	ldr	r0, [pc, #36]	; (8006594 <HAL_ADC_ConvCpltCallback+0x84>)
 8006570:	f001 fcca 	bl	8007f08 <HAL_GPIO_WritePin>
		ledState = 0;
 8006574:	4b06      	ldr	r3, [pc, #24]	; (8006590 <HAL_ADC_ConvCpltCallback+0x80>)
 8006576:	2200      	movs	r2, #0
 8006578:	701a      	strb	r2, [r3, #0]
	}
}
 800657a:	bf00      	nop
 800657c:	3708      	adds	r7, #8
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	51eb851f 	.word	0x51eb851f
 8006588:	20000094 	.word	0x20000094
 800658c:	20000000 	.word	0x20000000
 8006590:	20000095 	.word	0x20000095
 8006594:	40010c00 	.word	0x40010c00
 8006598:	20000001 	.word	0x20000001

0800659c <_write>:

int _write(int file, char *ptr, int len) {
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
	//int i = 1;
	for (int i = 0; i < len; i++) {
 80065a8:	2300      	movs	r3, #0
 80065aa:	617b      	str	r3, [r7, #20]
 80065ac:	e009      	b.n	80065c2 <_write+0x26>
		ITM_SendChar((*ptr++));
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	1c5a      	adds	r2, r3, #1
 80065b2:	60ba      	str	r2, [r7, #8]
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7ff fbc8 	bl	8005d4c <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	3301      	adds	r3, #1
 80065c0:	617b      	str	r3, [r7, #20]
 80065c2:	697a      	ldr	r2, [r7, #20]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	dbf1      	blt.n	80065ae <_write+0x12>
	}
	return len;
 80065ca:	687b      	ldr	r3, [r7, #4]
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3718      	adds	r7, #24
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80065d4:	b480      	push	{r7}
 80065d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80065d8:	b672      	cpsid	i
}
 80065da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80065dc:	e7fe      	b.n	80065dc <Error_Handler+0x8>
	...

080065e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80065e6:	4b15      	ldr	r3, [pc, #84]	; (800663c <HAL_MspInit+0x5c>)
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	4a14      	ldr	r2, [pc, #80]	; (800663c <HAL_MspInit+0x5c>)
 80065ec:	f043 0301 	orr.w	r3, r3, #1
 80065f0:	6193      	str	r3, [r2, #24]
 80065f2:	4b12      	ldr	r3, [pc, #72]	; (800663c <HAL_MspInit+0x5c>)
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	f003 0301 	and.w	r3, r3, #1
 80065fa:	60bb      	str	r3, [r7, #8]
 80065fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80065fe:	4b0f      	ldr	r3, [pc, #60]	; (800663c <HAL_MspInit+0x5c>)
 8006600:	69db      	ldr	r3, [r3, #28]
 8006602:	4a0e      	ldr	r2, [pc, #56]	; (800663c <HAL_MspInit+0x5c>)
 8006604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006608:	61d3      	str	r3, [r2, #28]
 800660a:	4b0c      	ldr	r3, [pc, #48]	; (800663c <HAL_MspInit+0x5c>)
 800660c:	69db      	ldr	r3, [r3, #28]
 800660e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006612:	607b      	str	r3, [r7, #4]
 8006614:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006616:	4b0a      	ldr	r3, [pc, #40]	; (8006640 <HAL_MspInit+0x60>)
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	60fb      	str	r3, [r7, #12]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8006622:	60fb      	str	r3, [r7, #12]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	4a04      	ldr	r2, [pc, #16]	; (8006640 <HAL_MspInit+0x60>)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006632:	bf00      	nop
 8006634:	3714      	adds	r7, #20
 8006636:	46bd      	mov	sp, r7
 8006638:	bc80      	pop	{r7}
 800663a:	4770      	bx	lr
 800663c:	40021000 	.word	0x40021000
 8006640:	40010000 	.word	0x40010000

08006644 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b088      	sub	sp, #32
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800664c:	f107 0310 	add.w	r3, r7, #16
 8006650:	2200      	movs	r2, #0
 8006652:	601a      	str	r2, [r3, #0]
 8006654:	605a      	str	r2, [r3, #4]
 8006656:	609a      	str	r2, [r3, #8]
 8006658:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a18      	ldr	r2, [pc, #96]	; (80066c0 <HAL_ADC_MspInit+0x7c>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d129      	bne.n	80066b8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006664:	4b17      	ldr	r3, [pc, #92]	; (80066c4 <HAL_ADC_MspInit+0x80>)
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	4a16      	ldr	r2, [pc, #88]	; (80066c4 <HAL_ADC_MspInit+0x80>)
 800666a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800666e:	6193      	str	r3, [r2, #24]
 8006670:	4b14      	ldr	r3, [pc, #80]	; (80066c4 <HAL_ADC_MspInit+0x80>)
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006678:	60fb      	str	r3, [r7, #12]
 800667a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800667c:	4b11      	ldr	r3, [pc, #68]	; (80066c4 <HAL_ADC_MspInit+0x80>)
 800667e:	699b      	ldr	r3, [r3, #24]
 8006680:	4a10      	ldr	r2, [pc, #64]	; (80066c4 <HAL_ADC_MspInit+0x80>)
 8006682:	f043 0304 	orr.w	r3, r3, #4
 8006686:	6193      	str	r3, [r2, #24]
 8006688:	4b0e      	ldr	r3, [pc, #56]	; (80066c4 <HAL_ADC_MspInit+0x80>)
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	f003 0304 	and.w	r3, r3, #4
 8006690:	60bb      	str	r3, [r7, #8]
 8006692:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006694:	2301      	movs	r3, #1
 8006696:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006698:	2303      	movs	r3, #3
 800669a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800669c:	f107 0310 	add.w	r3, r7, #16
 80066a0:	4619      	mov	r1, r3
 80066a2:	4809      	ldr	r0, [pc, #36]	; (80066c8 <HAL_ADC_MspInit+0x84>)
 80066a4:	f001 faac 	bl	8007c00 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80066a8:	2200      	movs	r2, #0
 80066aa:	2100      	movs	r1, #0
 80066ac:	2012      	movs	r0, #18
 80066ae:	f000 ffbc 	bl	800762a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80066b2:	2012      	movs	r0, #18
 80066b4:	f000 ffd5 	bl	8007662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80066b8:	bf00      	nop
 80066ba:	3720      	adds	r7, #32
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	40012400 	.word	0x40012400
 80066c4:	40021000 	.word	0x40021000
 80066c8:	40010800 	.word	0x40010800

080066cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b085      	sub	sp, #20
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a09      	ldr	r2, [pc, #36]	; (8006700 <HAL_TIM_Base_MspInit+0x34>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d10b      	bne.n	80066f6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80066de:	4b09      	ldr	r3, [pc, #36]	; (8006704 <HAL_TIM_Base_MspInit+0x38>)
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	4a08      	ldr	r2, [pc, #32]	; (8006704 <HAL_TIM_Base_MspInit+0x38>)
 80066e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80066e8:	6193      	str	r3, [r2, #24]
 80066ea:	4b06      	ldr	r3, [pc, #24]	; (8006704 <HAL_TIM_Base_MspInit+0x38>)
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066f2:	60fb      	str	r3, [r7, #12]
 80066f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80066f6:	bf00      	nop
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bc80      	pop	{r7}
 80066fe:	4770      	bx	lr
 8006700:	40012c00 	.word	0x40012c00
 8006704:	40021000 	.word	0x40021000

08006708 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b08a      	sub	sp, #40	; 0x28
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006710:	f107 0318 	add.w	r3, r7, #24
 8006714:	2200      	movs	r2, #0
 8006716:	601a      	str	r2, [r3, #0]
 8006718:	605a      	str	r2, [r3, #4]
 800671a:	609a      	str	r2, [r3, #8]
 800671c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a35      	ldr	r2, [pc, #212]	; (80067f8 <HAL_UART_MspInit+0xf0>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d13a      	bne.n	800679e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006728:	4b34      	ldr	r3, [pc, #208]	; (80067fc <HAL_UART_MspInit+0xf4>)
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	4a33      	ldr	r2, [pc, #204]	; (80067fc <HAL_UART_MspInit+0xf4>)
 800672e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006732:	6193      	str	r3, [r2, #24]
 8006734:	4b31      	ldr	r3, [pc, #196]	; (80067fc <HAL_UART_MspInit+0xf4>)
 8006736:	699b      	ldr	r3, [r3, #24]
 8006738:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800673c:	617b      	str	r3, [r7, #20]
 800673e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006740:	4b2e      	ldr	r3, [pc, #184]	; (80067fc <HAL_UART_MspInit+0xf4>)
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	4a2d      	ldr	r2, [pc, #180]	; (80067fc <HAL_UART_MspInit+0xf4>)
 8006746:	f043 0304 	orr.w	r3, r3, #4
 800674a:	6193      	str	r3, [r2, #24]
 800674c:	4b2b      	ldr	r3, [pc, #172]	; (80067fc <HAL_UART_MspInit+0xf4>)
 800674e:	699b      	ldr	r3, [r3, #24]
 8006750:	f003 0304 	and.w	r3, r3, #4
 8006754:	613b      	str	r3, [r7, #16]
 8006756:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006758:	f44f 7300 	mov.w	r3, #512	; 0x200
 800675c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800675e:	2302      	movs	r3, #2
 8006760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006762:	2303      	movs	r3, #3
 8006764:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006766:	f107 0318 	add.w	r3, r7, #24
 800676a:	4619      	mov	r1, r3
 800676c:	4824      	ldr	r0, [pc, #144]	; (8006800 <HAL_UART_MspInit+0xf8>)
 800676e:	f001 fa47 	bl	8007c00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006772:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006776:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006778:	2300      	movs	r3, #0
 800677a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800677c:	2300      	movs	r3, #0
 800677e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006780:	f107 0318 	add.w	r3, r7, #24
 8006784:	4619      	mov	r1, r3
 8006786:	481e      	ldr	r0, [pc, #120]	; (8006800 <HAL_UART_MspInit+0xf8>)
 8006788:	f001 fa3a 	bl	8007c00 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800678c:	2200      	movs	r2, #0
 800678e:	2100      	movs	r1, #0
 8006790:	2025      	movs	r0, #37	; 0x25
 8006792:	f000 ff4a 	bl	800762a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006796:	2025      	movs	r0, #37	; 0x25
 8006798:	f000 ff63 	bl	8007662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800679c:	e028      	b.n	80067f0 <HAL_UART_MspInit+0xe8>
  else if(huart->Instance==USART2)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a18      	ldr	r2, [pc, #96]	; (8006804 <HAL_UART_MspInit+0xfc>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d123      	bne.n	80067f0 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 80067a8:	4b14      	ldr	r3, [pc, #80]	; (80067fc <HAL_UART_MspInit+0xf4>)
 80067aa:	69db      	ldr	r3, [r3, #28]
 80067ac:	4a13      	ldr	r2, [pc, #76]	; (80067fc <HAL_UART_MspInit+0xf4>)
 80067ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067b2:	61d3      	str	r3, [r2, #28]
 80067b4:	4b11      	ldr	r3, [pc, #68]	; (80067fc <HAL_UART_MspInit+0xf4>)
 80067b6:	69db      	ldr	r3, [r3, #28]
 80067b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067bc:	60fb      	str	r3, [r7, #12]
 80067be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067c0:	4b0e      	ldr	r3, [pc, #56]	; (80067fc <HAL_UART_MspInit+0xf4>)
 80067c2:	699b      	ldr	r3, [r3, #24]
 80067c4:	4a0d      	ldr	r2, [pc, #52]	; (80067fc <HAL_UART_MspInit+0xf4>)
 80067c6:	f043 0304 	orr.w	r3, r3, #4
 80067ca:	6193      	str	r3, [r2, #24]
 80067cc:	4b0b      	ldr	r3, [pc, #44]	; (80067fc <HAL_UART_MspInit+0xf4>)
 80067ce:	699b      	ldr	r3, [r3, #24]
 80067d0:	f003 0304 	and.w	r3, r3, #4
 80067d4:	60bb      	str	r3, [r7, #8]
 80067d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80067d8:	230c      	movs	r3, #12
 80067da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067dc:	2302      	movs	r3, #2
 80067de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067e0:	2302      	movs	r3, #2
 80067e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067e4:	f107 0318 	add.w	r3, r7, #24
 80067e8:	4619      	mov	r1, r3
 80067ea:	4805      	ldr	r0, [pc, #20]	; (8006800 <HAL_UART_MspInit+0xf8>)
 80067ec:	f001 fa08 	bl	8007c00 <HAL_GPIO_Init>
}
 80067f0:	bf00      	nop
 80067f2:	3728      	adds	r7, #40	; 0x28
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	40013800 	.word	0x40013800
 80067fc:	40021000 	.word	0x40021000
 8006800:	40010800 	.word	0x40010800
 8006804:	40004400 	.word	0x40004400

08006808 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006808:	b480      	push	{r7}
 800680a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800680c:	e7fe      	b.n	800680c <NMI_Handler+0x4>

0800680e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800680e:	b480      	push	{r7}
 8006810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006812:	e7fe      	b.n	8006812 <HardFault_Handler+0x4>

08006814 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006818:	e7fe      	b.n	8006818 <MemManage_Handler+0x4>

0800681a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800681a:	b480      	push	{r7}
 800681c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800681e:	e7fe      	b.n	800681e <BusFault_Handler+0x4>

08006820 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006824:	e7fe      	b.n	8006824 <UsageFault_Handler+0x4>

08006826 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006826:	b480      	push	{r7}
 8006828:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800682a:	bf00      	nop
 800682c:	46bd      	mov	sp, r7
 800682e:	bc80      	pop	{r7}
 8006830:	4770      	bx	lr

08006832 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006832:	b480      	push	{r7}
 8006834:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006836:	bf00      	nop
 8006838:	46bd      	mov	sp, r7
 800683a:	bc80      	pop	{r7}
 800683c:	4770      	bx	lr

0800683e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800683e:	b480      	push	{r7}
 8006840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006842:	bf00      	nop
 8006844:	46bd      	mov	sp, r7
 8006846:	bc80      	pop	{r7}
 8006848:	4770      	bx	lr

0800684a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800684e:	f000 f933 	bl	8006ab8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006852:	bf00      	nop
 8006854:	bd80      	pop	{r7, pc}
	...

08006858 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800685c:	4802      	ldr	r0, [pc, #8]	; (8006868 <ADC1_2_IRQHandler+0x10>)
 800685e:	f000 fae1 	bl	8006e24 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8006862:	bf00      	nop
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	200000a8 	.word	0x200000a8

0800686c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006870:	4802      	ldr	r0, [pc, #8]	; (800687c <USART1_IRQHandler+0x10>)
 8006872:	f003 f881 	bl	8009978 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006876:	bf00      	nop
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	200000d8 	.word	0x200000d8

08006880 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8006884:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006888:	f001 fb56 	bl	8007f38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800688c:	bf00      	nop
 800688e:	bd80      	pop	{r7, pc}

08006890 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b086      	sub	sp, #24
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800689c:	2300      	movs	r3, #0
 800689e:	617b      	str	r3, [r7, #20]
 80068a0:	e00a      	b.n	80068b8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80068a2:	f3af 8000 	nop.w
 80068a6:	4601      	mov	r1, r0
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	1c5a      	adds	r2, r3, #1
 80068ac:	60ba      	str	r2, [r7, #8]
 80068ae:	b2ca      	uxtb	r2, r1
 80068b0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	3301      	adds	r3, #1
 80068b6:	617b      	str	r3, [r7, #20]
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	429a      	cmp	r2, r3
 80068be:	dbf0      	blt.n	80068a2 <_read+0x12>
	}

return len;
 80068c0:	687b      	ldr	r3, [r7, #4]
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3718      	adds	r7, #24
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}

080068ca <_close>:
	}
	return len;
}

int _close(int file)
{
 80068ca:	b480      	push	{r7}
 80068cc:	b083      	sub	sp, #12
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
	return -1;
 80068d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	bc80      	pop	{r7}
 80068de:	4770      	bx	lr

080068e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80068f0:	605a      	str	r2, [r3, #4]
	return 0;
 80068f2:	2300      	movs	r3, #0
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	370c      	adds	r7, #12
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bc80      	pop	{r7}
 80068fc:	4770      	bx	lr

080068fe <_isatty>:

int _isatty(int file)
{
 80068fe:	b480      	push	{r7}
 8006900:	b083      	sub	sp, #12
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
	return 1;
 8006906:	2301      	movs	r3, #1
}
 8006908:	4618      	mov	r0, r3
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	bc80      	pop	{r7}
 8006910:	4770      	bx	lr

08006912 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006912:	b480      	push	{r7}
 8006914:	b085      	sub	sp, #20
 8006916:	af00      	add	r7, sp, #0
 8006918:	60f8      	str	r0, [r7, #12]
 800691a:	60b9      	str	r1, [r7, #8]
 800691c:	607a      	str	r2, [r7, #4]
	return 0;
 800691e:	2300      	movs	r3, #0
}
 8006920:	4618      	mov	r0, r3
 8006922:	3714      	adds	r7, #20
 8006924:	46bd      	mov	sp, r7
 8006926:	bc80      	pop	{r7}
 8006928:	4770      	bx	lr
	...

0800692c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b086      	sub	sp, #24
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006934:	4a14      	ldr	r2, [pc, #80]	; (8006988 <_sbrk+0x5c>)
 8006936:	4b15      	ldr	r3, [pc, #84]	; (800698c <_sbrk+0x60>)
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006940:	4b13      	ldr	r3, [pc, #76]	; (8006990 <_sbrk+0x64>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d102      	bne.n	800694e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006948:	4b11      	ldr	r3, [pc, #68]	; (8006990 <_sbrk+0x64>)
 800694a:	4a12      	ldr	r2, [pc, #72]	; (8006994 <_sbrk+0x68>)
 800694c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800694e:	4b10      	ldr	r3, [pc, #64]	; (8006990 <_sbrk+0x64>)
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4413      	add	r3, r2
 8006956:	693a      	ldr	r2, [r7, #16]
 8006958:	429a      	cmp	r2, r3
 800695a:	d207      	bcs.n	800696c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800695c:	f003 fc34 	bl	800a1c8 <__errno>
 8006960:	4603      	mov	r3, r0
 8006962:	220c      	movs	r2, #12
 8006964:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006966:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800696a:	e009      	b.n	8006980 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800696c:	4b08      	ldr	r3, [pc, #32]	; (8006990 <_sbrk+0x64>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006972:	4b07      	ldr	r3, [pc, #28]	; (8006990 <_sbrk+0x64>)
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4413      	add	r3, r2
 800697a:	4a05      	ldr	r2, [pc, #20]	; (8006990 <_sbrk+0x64>)
 800697c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800697e:	68fb      	ldr	r3, [r7, #12]
}
 8006980:	4618      	mov	r0, r3
 8006982:	3718      	adds	r7, #24
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	20005000 	.word	0x20005000
 800698c:	00000400 	.word	0x00000400
 8006990:	2000009c 	.word	0x2000009c
 8006994:	200001f0 	.word	0x200001f0

08006998 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006998:	480c      	ldr	r0, [pc, #48]	; (80069cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800699a:	490d      	ldr	r1, [pc, #52]	; (80069d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800699c:	4a0d      	ldr	r2, [pc, #52]	; (80069d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800699e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80069a0:	e002      	b.n	80069a8 <LoopCopyDataInit>

080069a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80069a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80069a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80069a6:	3304      	adds	r3, #4

080069a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80069a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80069aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80069ac:	d3f9      	bcc.n	80069a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80069ae:	4a0a      	ldr	r2, [pc, #40]	; (80069d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80069b0:	4c0a      	ldr	r4, [pc, #40]	; (80069dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80069b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80069b4:	e001      	b.n	80069ba <LoopFillZerobss>

080069b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80069b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80069b8:	3204      	adds	r2, #4

080069ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80069ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80069bc:	d3fb      	bcc.n	80069b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80069be:	f000 f810 	bl	80069e2 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80069c2:	f003 fc07 	bl	800a1d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80069c6:	f7ff fa45 	bl	8005e54 <main>
  bx lr
 80069ca:	4770      	bx	lr
  ldr r0, =_sdata
 80069cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80069d0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80069d4:	0800b1ec 	.word	0x0800b1ec
  ldr r2, =_sbss
 80069d8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80069dc:	200001f0 	.word	0x200001f0

080069e0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80069e0:	e7fe      	b.n	80069e0 <CAN1_RX1_IRQHandler>

080069e2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80069e2:	b480      	push	{r7}
 80069e4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80069e6:	bf00      	nop
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bc80      	pop	{r7}
 80069ec:	4770      	bx	lr
	...

080069f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80069f4:	4b08      	ldr	r3, [pc, #32]	; (8006a18 <HAL_Init+0x28>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a07      	ldr	r2, [pc, #28]	; (8006a18 <HAL_Init+0x28>)
 80069fa:	f043 0310 	orr.w	r3, r3, #16
 80069fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006a00:	2003      	movs	r0, #3
 8006a02:	f000 fe07 	bl	8007614 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006a06:	2000      	movs	r0, #0
 8006a08:	f000 f826 	bl	8006a58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006a0c:	f7ff fde8 	bl	80065e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	40022000 	.word	0x40022000

08006a1c <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8006a20:	4b09      	ldr	r3, [pc, #36]	; (8006a48 <HAL_DeInit+0x2c>)
 8006a22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a26:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB1_RELEASE_RESET();
 8006a28:	4b07      	ldr	r3, [pc, #28]	; (8006a48 <HAL_DeInit+0x2c>)
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 8006a2e:	4b06      	ldr	r3, [pc, #24]	; (8006a48 <HAL_DeInit+0x2c>)
 8006a30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a34:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8006a36:	4b04      	ldr	r3, [pc, #16]	; (8006a48 <HAL_DeInit+0x2c>)
 8006a38:	2200      	movs	r2, #0
 8006a3a:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8006a3c:	f000 f806 	bl	8006a4c <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	40021000 	.word	0x40021000

08006a4c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8006a50:	bf00      	nop
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bc80      	pop	{r7}
 8006a56:	4770      	bx	lr

08006a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006a60:	4b12      	ldr	r3, [pc, #72]	; (8006aac <HAL_InitTick+0x54>)
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	4b12      	ldr	r3, [pc, #72]	; (8006ab0 <HAL_InitTick+0x58>)
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	4619      	mov	r1, r3
 8006a6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a76:	4618      	mov	r0, r3
 8006a78:	f000 fe05 	bl	8007686 <HAL_SYSTICK_Config>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d001      	beq.n	8006a86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e00e      	b.n	8006aa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b0f      	cmp	r3, #15
 8006a8a:	d80a      	bhi.n	8006aa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	6879      	ldr	r1, [r7, #4]
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a94:	f000 fdc9 	bl	800762a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006a98:	4a06      	ldr	r2, [pc, #24]	; (8006ab4 <HAL_InitTick+0x5c>)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	e000      	b.n	8006aa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3708      	adds	r7, #8
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	20000004 	.word	0x20000004
 8006ab0:	2000000c 	.word	0x2000000c
 8006ab4:	20000008 	.word	0x20000008

08006ab8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006abc:	4b05      	ldr	r3, [pc, #20]	; (8006ad4 <HAL_IncTick+0x1c>)
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	4b05      	ldr	r3, [pc, #20]	; (8006ad8 <HAL_IncTick+0x20>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4413      	add	r3, r2
 8006ac8:	4a03      	ldr	r2, [pc, #12]	; (8006ad8 <HAL_IncTick+0x20>)
 8006aca:	6013      	str	r3, [r2, #0]
}
 8006acc:	bf00      	nop
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bc80      	pop	{r7}
 8006ad2:	4770      	bx	lr
 8006ad4:	2000000c 	.word	0x2000000c
 8006ad8:	200001b8 	.word	0x200001b8

08006adc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006adc:	b480      	push	{r7}
 8006ade:	af00      	add	r7, sp, #0
  return uwTick;
 8006ae0:	4b02      	ldr	r3, [pc, #8]	; (8006aec <HAL_GetTick+0x10>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bc80      	pop	{r7}
 8006aea:	4770      	bx	lr
 8006aec:	200001b8 	.word	0x200001b8

08006af0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b086      	sub	sp, #24
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006af8:	2300      	movs	r3, #0
 8006afa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8006afc:	2300      	movs	r3, #0
 8006afe:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8006b00:	2300      	movs	r3, #0
 8006b02:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8006b04:	2300      	movs	r3, #0
 8006b06:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d101      	bne.n	8006b12 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e0be      	b.n	8006c90 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d109      	bne.n	8006b34 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f7ff fd88 	bl	8006644 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 fb93 	bl	8007260 <ADC_ConversionStop_Disable>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b42:	f003 0310 	and.w	r3, r3, #16
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f040 8099 	bne.w	8006c7e <HAL_ADC_Init+0x18e>
 8006b4c:	7dfb      	ldrb	r3, [r7, #23]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	f040 8095 	bne.w	8006c7e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b58:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006b5c:	f023 0302 	bic.w	r3, r3, #2
 8006b60:	f043 0202 	orr.w	r2, r3, #2
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006b70:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	7b1b      	ldrb	r3, [r3, #12]
 8006b76:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006b78:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b88:	d003      	beq.n	8006b92 <HAL_ADC_Init+0xa2>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d102      	bne.n	8006b98 <HAL_ADC_Init+0xa8>
 8006b92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b96:	e000      	b.n	8006b9a <HAL_ADC_Init+0xaa>
 8006b98:	2300      	movs	r3, #0
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	7d1b      	ldrb	r3, [r3, #20]
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d119      	bne.n	8006bdc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	7b1b      	ldrb	r3, [r3, #12]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d109      	bne.n	8006bc4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	035a      	lsls	r2, r3, #13
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006bc0:	613b      	str	r3, [r7, #16]
 8006bc2:	e00b      	b.n	8006bdc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bc8:	f043 0220 	orr.w	r2, r3, #32
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd4:	f043 0201 	orr.w	r2, r3, #1
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	430a      	orrs	r2, r1
 8006bee:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	689a      	ldr	r2, [r3, #8]
 8006bf6:	4b28      	ldr	r3, [pc, #160]	; (8006c98 <HAL_ADC_Init+0x1a8>)
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	6812      	ldr	r2, [r2, #0]
 8006bfe:	68b9      	ldr	r1, [r7, #8]
 8006c00:	430b      	orrs	r3, r1
 8006c02:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c0c:	d003      	beq.n	8006c16 <HAL_ADC_Init+0x126>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d104      	bne.n	8006c20 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	051b      	lsls	r3, r3, #20
 8006c1e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c26:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68fa      	ldr	r2, [r7, #12]
 8006c30:	430a      	orrs	r2, r1
 8006c32:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	689a      	ldr	r2, [r3, #8]
 8006c3a:	4b18      	ldr	r3, [pc, #96]	; (8006c9c <HAL_ADC_Init+0x1ac>)
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	68ba      	ldr	r2, [r7, #8]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d10b      	bne.n	8006c5c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c4e:	f023 0303 	bic.w	r3, r3, #3
 8006c52:	f043 0201 	orr.w	r2, r3, #1
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006c5a:	e018      	b.n	8006c8e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c60:	f023 0312 	bic.w	r3, r3, #18
 8006c64:	f043 0210 	orr.w	r2, r3, #16
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c70:	f043 0201 	orr.w	r2, r3, #1
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006c7c:	e007      	b.n	8006c8e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c82:	f043 0210 	orr.w	r2, r3, #16
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006c8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3718      	adds	r7, #24
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	ffe1f7fd 	.word	0xffe1f7fd
 8006c9c:	ff1f0efe 	.word	0xff1f0efe

08006ca0 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d101      	bne.n	8006cba <HAL_ADC_Start_IT+0x1a>
 8006cb6:	2302      	movs	r3, #2
 8006cb8:	e0a0      	b.n	8006dfc <HAL_ADC_Start_IT+0x15c>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 fa72 	bl	80071ac <ADC_Enable>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8006ccc:	7bfb      	ldrb	r3, [r7, #15]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	f040 808f 	bne.w	8006df2 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cd8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006cdc:	f023 0301 	bic.w	r3, r3, #1
 8006ce0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a45      	ldr	r2, [pc, #276]	; (8006e04 <HAL_ADC_Start_IT+0x164>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d105      	bne.n	8006cfe <HAL_ADC_Start_IT+0x5e>
 8006cf2:	4b45      	ldr	r3, [pc, #276]	; (8006e08 <HAL_ADC_Start_IT+0x168>)
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d115      	bne.n	8006d2a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d026      	beq.n	8006d66 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006d20:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006d28:	e01d      	b.n	8006d66 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d2e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a33      	ldr	r2, [pc, #204]	; (8006e08 <HAL_ADC_Start_IT+0x168>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d004      	beq.n	8006d4a <HAL_ADC_Start_IT+0xaa>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a2f      	ldr	r2, [pc, #188]	; (8006e04 <HAL_ADC_Start_IT+0x164>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d10d      	bne.n	8006d66 <HAL_ADC_Start_IT+0xc6>
 8006d4a:	4b2f      	ldr	r3, [pc, #188]	; (8006e08 <HAL_ADC_Start_IT+0x168>)
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d007      	beq.n	8006d66 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d5a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006d5e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d006      	beq.n	8006d80 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d76:	f023 0206 	bic.w	r2, r3, #6
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	62da      	str	r2, [r3, #44]	; 0x2c
 8006d7e:	e002      	b.n	8006d86 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f06f 0202 	mvn.w	r2, #2
 8006d96:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f042 0220 	orr.w	r2, r2, #32
 8006da6:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8006db2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8006db6:	d113      	bne.n	8006de0 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006dbc:	4a11      	ldr	r2, [pc, #68]	; (8006e04 <HAL_ADC_Start_IT+0x164>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d105      	bne.n	8006dce <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006dc2:	4b11      	ldr	r3, [pc, #68]	; (8006e08 <HAL_ADC_Start_IT+0x168>)
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d108      	bne.n	8006de0 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	689a      	ldr	r2, [r3, #8]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8006ddc:	609a      	str	r2, [r3, #8]
 8006dde:	e00c      	b.n	8006dfa <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689a      	ldr	r2, [r3, #8]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006dee:	609a      	str	r2, [r3, #8]
 8006df0:	e003      	b.n	8006dfa <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3710      	adds	r7, #16
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	40012800 	.word	0x40012800
 8006e08:	40012400 	.word	0x40012400

08006e0c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	370c      	adds	r7, #12
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bc80      	pop	{r7}
 8006e22:	4770      	bx	lr

08006e24 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f003 0320 	and.w	r3, r3, #32
 8006e36:	2b20      	cmp	r3, #32
 8006e38:	d140      	bne.n	8006ebc <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0302 	and.w	r3, r3, #2
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d139      	bne.n	8006ebc <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4c:	f003 0310 	and.w	r3, r3, #16
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d105      	bne.n	8006e60 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e58:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8006e6a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8006e6e:	d11d      	bne.n	8006eac <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d119      	bne.n	8006eac <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	685a      	ldr	r2, [r3, #4]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f022 0220 	bic.w	r2, r2, #32
 8006e86:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e8c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d105      	bne.n	8006eac <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea4:	f043 0201 	orr.w	r2, r3, #1
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f7ff fb2f 	bl	8006510 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f06f 0212 	mvn.w	r2, #18
 8006eba:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ec6:	2b80      	cmp	r3, #128	; 0x80
 8006ec8:	d14f      	bne.n	8006f6a <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 0304 	and.w	r3, r3, #4
 8006ed4:	2b04      	cmp	r3, #4
 8006ed6:	d148      	bne.n	8006f6a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006edc:	f003 0310 	and.w	r3, r3, #16
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d105      	bne.n	8006ef0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ee8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8006efa:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8006efe:	d012      	beq.n	8006f26 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d125      	bne.n	8006f5a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006f18:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8006f1c:	d11d      	bne.n	8006f5a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d119      	bne.n	8006f5a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	685a      	ldr	r2, [r3, #4]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f34:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d105      	bne.n	8006f5a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f52:	f043 0201 	orr.w	r2, r3, #1
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 fa6e 	bl	800743c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f06f 020c 	mvn.w	r2, #12
 8006f68:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f74:	2b40      	cmp	r3, #64	; 0x40
 8006f76:	d114      	bne.n	8006fa2 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0301 	and.w	r3, r3, #1
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d10d      	bne.n	8006fa2 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f8a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 f809 	bl	8006faa <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f06f 0201 	mvn.w	r2, #1
 8006fa0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8006fa2:	bf00      	nop
 8006fa4:	3708      	adds	r7, #8
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}

08006faa <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8006faa:	b480      	push	{r7}
 8006fac:	b083      	sub	sp, #12
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006fb2:	bf00      	nop
 8006fb4:	370c      	adds	r7, #12
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bc80      	pop	{r7}
 8006fba:	4770      	bx	lr

08006fbc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006fbc:	b480      	push	{r7}
 8006fbe:	b085      	sub	sp, #20
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d101      	bne.n	8006fdc <HAL_ADC_ConfigChannel+0x20>
 8006fd8:	2302      	movs	r3, #2
 8006fda:	e0dc      	b.n	8007196 <HAL_ADC_ConfigChannel+0x1da>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	2b06      	cmp	r3, #6
 8006fea:	d81c      	bhi.n	8007026 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	685a      	ldr	r2, [r3, #4]
 8006ff6:	4613      	mov	r3, r2
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	4413      	add	r3, r2
 8006ffc:	3b05      	subs	r3, #5
 8006ffe:	221f      	movs	r2, #31
 8007000:	fa02 f303 	lsl.w	r3, r2, r3
 8007004:	43db      	mvns	r3, r3
 8007006:	4019      	ands	r1, r3
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	6818      	ldr	r0, [r3, #0]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	685a      	ldr	r2, [r3, #4]
 8007010:	4613      	mov	r3, r2
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	4413      	add	r3, r2
 8007016:	3b05      	subs	r3, #5
 8007018:	fa00 f203 	lsl.w	r2, r0, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	430a      	orrs	r2, r1
 8007022:	635a      	str	r2, [r3, #52]	; 0x34
 8007024:	e03c      	b.n	80070a0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	2b0c      	cmp	r3, #12
 800702c:	d81c      	bhi.n	8007068 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685a      	ldr	r2, [r3, #4]
 8007038:	4613      	mov	r3, r2
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	4413      	add	r3, r2
 800703e:	3b23      	subs	r3, #35	; 0x23
 8007040:	221f      	movs	r2, #31
 8007042:	fa02 f303 	lsl.w	r3, r2, r3
 8007046:	43db      	mvns	r3, r3
 8007048:	4019      	ands	r1, r3
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	6818      	ldr	r0, [r3, #0]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	685a      	ldr	r2, [r3, #4]
 8007052:	4613      	mov	r3, r2
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	4413      	add	r3, r2
 8007058:	3b23      	subs	r3, #35	; 0x23
 800705a:	fa00 f203 	lsl.w	r2, r0, r3
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	430a      	orrs	r2, r1
 8007064:	631a      	str	r2, [r3, #48]	; 0x30
 8007066:	e01b      	b.n	80070a0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	685a      	ldr	r2, [r3, #4]
 8007072:	4613      	mov	r3, r2
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	4413      	add	r3, r2
 8007078:	3b41      	subs	r3, #65	; 0x41
 800707a:	221f      	movs	r2, #31
 800707c:	fa02 f303 	lsl.w	r3, r2, r3
 8007080:	43db      	mvns	r3, r3
 8007082:	4019      	ands	r1, r3
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	6818      	ldr	r0, [r3, #0]
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	685a      	ldr	r2, [r3, #4]
 800708c:	4613      	mov	r3, r2
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	4413      	add	r3, r2
 8007092:	3b41      	subs	r3, #65	; 0x41
 8007094:	fa00 f203 	lsl.w	r2, r0, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	430a      	orrs	r2, r1
 800709e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b09      	cmp	r3, #9
 80070a6:	d91c      	bls.n	80070e2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	68d9      	ldr	r1, [r3, #12]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	4613      	mov	r3, r2
 80070b4:	005b      	lsls	r3, r3, #1
 80070b6:	4413      	add	r3, r2
 80070b8:	3b1e      	subs	r3, #30
 80070ba:	2207      	movs	r2, #7
 80070bc:	fa02 f303 	lsl.w	r3, r2, r3
 80070c0:	43db      	mvns	r3, r3
 80070c2:	4019      	ands	r1, r3
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	6898      	ldr	r0, [r3, #8]
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	4613      	mov	r3, r2
 80070ce:	005b      	lsls	r3, r3, #1
 80070d0:	4413      	add	r3, r2
 80070d2:	3b1e      	subs	r3, #30
 80070d4:	fa00 f203 	lsl.w	r2, r0, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	430a      	orrs	r2, r1
 80070de:	60da      	str	r2, [r3, #12]
 80070e0:	e019      	b.n	8007116 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	6919      	ldr	r1, [r3, #16]
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	4613      	mov	r3, r2
 80070ee:	005b      	lsls	r3, r3, #1
 80070f0:	4413      	add	r3, r2
 80070f2:	2207      	movs	r2, #7
 80070f4:	fa02 f303 	lsl.w	r3, r2, r3
 80070f8:	43db      	mvns	r3, r3
 80070fa:	4019      	ands	r1, r3
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	6898      	ldr	r0, [r3, #8]
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	4613      	mov	r3, r2
 8007106:	005b      	lsls	r3, r3, #1
 8007108:	4413      	add	r3, r2
 800710a:	fa00 f203 	lsl.w	r2, r0, r3
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	430a      	orrs	r2, r1
 8007114:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2b10      	cmp	r3, #16
 800711c:	d003      	beq.n	8007126 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8007122:	2b11      	cmp	r3, #17
 8007124:	d132      	bne.n	800718c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a1d      	ldr	r2, [pc, #116]	; (80071a0 <HAL_ADC_ConfigChannel+0x1e4>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d125      	bne.n	800717c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d126      	bne.n	800718c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	689a      	ldr	r2, [r3, #8]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800714c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	2b10      	cmp	r3, #16
 8007154:	d11a      	bne.n	800718c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007156:	4b13      	ldr	r3, [pc, #76]	; (80071a4 <HAL_ADC_ConfigChannel+0x1e8>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a13      	ldr	r2, [pc, #76]	; (80071a8 <HAL_ADC_ConfigChannel+0x1ec>)
 800715c:	fba2 2303 	umull	r2, r3, r2, r3
 8007160:	0c9a      	lsrs	r2, r3, #18
 8007162:	4613      	mov	r3, r2
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	4413      	add	r3, r2
 8007168:	005b      	lsls	r3, r3, #1
 800716a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800716c:	e002      	b.n	8007174 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	3b01      	subs	r3, #1
 8007172:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d1f9      	bne.n	800716e <HAL_ADC_ConfigChannel+0x1b2>
 800717a:	e007      	b.n	800718c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007180:	f043 0220 	orr.w	r2, r3, #32
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007194:	7bfb      	ldrb	r3, [r7, #15]
}
 8007196:	4618      	mov	r0, r3
 8007198:	3714      	adds	r7, #20
 800719a:	46bd      	mov	sp, r7
 800719c:	bc80      	pop	{r7}
 800719e:	4770      	bx	lr
 80071a0:	40012400 	.word	0x40012400
 80071a4:	20000004 	.word	0x20000004
 80071a8:	431bde83 	.word	0x431bde83

080071ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80071b4:	2300      	movs	r3, #0
 80071b6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80071b8:	2300      	movs	r3, #0
 80071ba:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f003 0301 	and.w	r3, r3, #1
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d040      	beq.n	800724c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	689a      	ldr	r2, [r3, #8]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f042 0201 	orr.w	r2, r2, #1
 80071d8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80071da:	4b1f      	ldr	r3, [pc, #124]	; (8007258 <ADC_Enable+0xac>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a1f      	ldr	r2, [pc, #124]	; (800725c <ADC_Enable+0xb0>)
 80071e0:	fba2 2303 	umull	r2, r3, r2, r3
 80071e4:	0c9b      	lsrs	r3, r3, #18
 80071e6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80071e8:	e002      	b.n	80071f0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	3b01      	subs	r3, #1
 80071ee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1f9      	bne.n	80071ea <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80071f6:	f7ff fc71 	bl	8006adc <HAL_GetTick>
 80071fa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80071fc:	e01f      	b.n	800723e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80071fe:	f7ff fc6d 	bl	8006adc <HAL_GetTick>
 8007202:	4602      	mov	r2, r0
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	1ad3      	subs	r3, r2, r3
 8007208:	2b02      	cmp	r3, #2
 800720a:	d918      	bls.n	800723e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b01      	cmp	r3, #1
 8007218:	d011      	beq.n	800723e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800721e:	f043 0210 	orr.w	r2, r3, #16
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722a:	f043 0201 	orr.w	r2, r3, #1
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	e007      	b.n	800724e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	f003 0301 	and.w	r3, r3, #1
 8007248:	2b01      	cmp	r3, #1
 800724a:	d1d8      	bne.n	80071fe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	3710      	adds	r7, #16
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	20000004 	.word	0x20000004
 800725c:	431bde83 	.word	0x431bde83

08007260 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007268:	2300      	movs	r3, #0
 800726a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f003 0301 	and.w	r3, r3, #1
 8007276:	2b01      	cmp	r3, #1
 8007278:	d12e      	bne.n	80072d8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	689a      	ldr	r2, [r3, #8]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f022 0201 	bic.w	r2, r2, #1
 8007288:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800728a:	f7ff fc27 	bl	8006adc <HAL_GetTick>
 800728e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007290:	e01b      	b.n	80072ca <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007292:	f7ff fc23 	bl	8006adc <HAL_GetTick>
 8007296:	4602      	mov	r2, r0
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	2b02      	cmp	r3, #2
 800729e:	d914      	bls.n	80072ca <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f003 0301 	and.w	r3, r3, #1
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d10d      	bne.n	80072ca <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b2:	f043 0210 	orr.w	r2, r3, #16
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072be:	f043 0201 	orr.w	r2, r3, #1
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e007      	b.n	80072da <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f003 0301 	and.w	r3, r3, #1
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d0dc      	beq.n	8007292 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80072d8:	2300      	movs	r3, #0
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
	...

080072e4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80072e4:	b590      	push	{r4, r7, lr}
 80072e6:	b087      	sub	sp, #28
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80072ec:	2300      	movs	r3, #0
 80072ee:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80072f0:	2300      	movs	r3, #0
 80072f2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d101      	bne.n	8007302 <HAL_ADCEx_Calibration_Start+0x1e>
 80072fe:	2302      	movs	r3, #2
 8007300:	e095      	b.n	800742e <HAL_ADCEx_Calibration_Start+0x14a>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f7ff ffa8 	bl	8007260 <ADC_ConversionStop_Disable>
 8007310:	4603      	mov	r3, r0
 8007312:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007314:	7dfb      	ldrb	r3, [r7, #23]
 8007316:	2b00      	cmp	r3, #0
 8007318:	f040 8084 	bne.w	8007424 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007320:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007324:	f023 0302 	bic.w	r3, r3, #2
 8007328:	f043 0202 	orr.w	r2, r3, #2
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8007330:	4b41      	ldr	r3, [pc, #260]	; (8007438 <HAL_ADCEx_Calibration_Start+0x154>)
 8007332:	681c      	ldr	r4, [r3, #0]
 8007334:	2002      	movs	r0, #2
 8007336:	f001 faf1 	bl	800891c <HAL_RCCEx_GetPeriphCLKFreq>
 800733a:	4603      	mov	r3, r0
 800733c:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8007340:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8007342:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8007344:	e002      	b.n	800734c <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	3b01      	subs	r3, #1
 800734a:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1f9      	bne.n	8007346 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f7ff ff2a 	bl	80071ac <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	689a      	ldr	r2, [r3, #8]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f042 0208 	orr.w	r2, r2, #8
 8007366:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8007368:	f7ff fbb8 	bl	8006adc <HAL_GetTick>
 800736c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800736e:	e01b      	b.n	80073a8 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8007370:	f7ff fbb4 	bl	8006adc <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	2b0a      	cmp	r3, #10
 800737c:	d914      	bls.n	80073a8 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f003 0308 	and.w	r3, r3, #8
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00d      	beq.n	80073a8 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007390:	f023 0312 	bic.w	r3, r3, #18
 8007394:	f043 0210 	orr.w	r2, r3, #16
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e042      	b.n	800742e <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	f003 0308 	and.w	r3, r3, #8
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1dc      	bne.n	8007370 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	689a      	ldr	r2, [r3, #8]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f042 0204 	orr.w	r2, r2, #4
 80073c4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80073c6:	f7ff fb89 	bl	8006adc <HAL_GetTick>
 80073ca:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80073cc:	e01b      	b.n	8007406 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80073ce:	f7ff fb85 	bl	8006adc <HAL_GetTick>
 80073d2:	4602      	mov	r2, r0
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	1ad3      	subs	r3, r2, r3
 80073d8:	2b0a      	cmp	r3, #10
 80073da:	d914      	bls.n	8007406 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	f003 0304 	and.w	r3, r3, #4
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00d      	beq.n	8007406 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ee:	f023 0312 	bic.w	r3, r3, #18
 80073f2:	f043 0210 	orr.w	r2, r3, #16
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e013      	b.n	800742e <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f003 0304 	and.w	r3, r3, #4
 8007410:	2b00      	cmp	r3, #0
 8007412:	d1dc      	bne.n	80073ce <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007418:	f023 0303 	bic.w	r3, r3, #3
 800741c:	f043 0201 	orr.w	r2, r3, #1
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800742c:	7dfb      	ldrb	r3, [r7, #23]
}
 800742e:	4618      	mov	r0, r3
 8007430:	371c      	adds	r7, #28
 8007432:	46bd      	mov	sp, r7
 8007434:	bd90      	pop	{r4, r7, pc}
 8007436:	bf00      	nop
 8007438:	20000004 	.word	0x20000004

0800743c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8007444:	bf00      	nop
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	bc80      	pop	{r7}
 800744c:	4770      	bx	lr
	...

08007450 <__NVIC_SetPriorityGrouping>:
{
 8007450:	b480      	push	{r7}
 8007452:	b085      	sub	sp, #20
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f003 0307 	and.w	r3, r3, #7
 800745e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007460:	4b0c      	ldr	r3, [pc, #48]	; (8007494 <__NVIC_SetPriorityGrouping+0x44>)
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007466:	68ba      	ldr	r2, [r7, #8]
 8007468:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800746c:	4013      	ands	r3, r2
 800746e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007478:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800747c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007482:	4a04      	ldr	r2, [pc, #16]	; (8007494 <__NVIC_SetPriorityGrouping+0x44>)
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	60d3      	str	r3, [r2, #12]
}
 8007488:	bf00      	nop
 800748a:	3714      	adds	r7, #20
 800748c:	46bd      	mov	sp, r7
 800748e:	bc80      	pop	{r7}
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	e000ed00 	.word	0xe000ed00

08007498 <__NVIC_GetPriorityGrouping>:
{
 8007498:	b480      	push	{r7}
 800749a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800749c:	4b04      	ldr	r3, [pc, #16]	; (80074b0 <__NVIC_GetPriorityGrouping+0x18>)
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	0a1b      	lsrs	r3, r3, #8
 80074a2:	f003 0307 	and.w	r3, r3, #7
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bc80      	pop	{r7}
 80074ac:	4770      	bx	lr
 80074ae:	bf00      	nop
 80074b0:	e000ed00 	.word	0xe000ed00

080074b4 <__NVIC_EnableIRQ>:
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	4603      	mov	r3, r0
 80074bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80074be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	db0b      	blt.n	80074de <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80074c6:	79fb      	ldrb	r3, [r7, #7]
 80074c8:	f003 021f 	and.w	r2, r3, #31
 80074cc:	4906      	ldr	r1, [pc, #24]	; (80074e8 <__NVIC_EnableIRQ+0x34>)
 80074ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074d2:	095b      	lsrs	r3, r3, #5
 80074d4:	2001      	movs	r0, #1
 80074d6:	fa00 f202 	lsl.w	r2, r0, r2
 80074da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80074de:	bf00      	nop
 80074e0:	370c      	adds	r7, #12
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bc80      	pop	{r7}
 80074e6:	4770      	bx	lr
 80074e8:	e000e100 	.word	0xe000e100

080074ec <__NVIC_SetPriority>:
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	4603      	mov	r3, r0
 80074f4:	6039      	str	r1, [r7, #0]
 80074f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80074f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	db0a      	blt.n	8007516 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	b2da      	uxtb	r2, r3
 8007504:	490c      	ldr	r1, [pc, #48]	; (8007538 <__NVIC_SetPriority+0x4c>)
 8007506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800750a:	0112      	lsls	r2, r2, #4
 800750c:	b2d2      	uxtb	r2, r2
 800750e:	440b      	add	r3, r1
 8007510:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007514:	e00a      	b.n	800752c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	b2da      	uxtb	r2, r3
 800751a:	4908      	ldr	r1, [pc, #32]	; (800753c <__NVIC_SetPriority+0x50>)
 800751c:	79fb      	ldrb	r3, [r7, #7]
 800751e:	f003 030f 	and.w	r3, r3, #15
 8007522:	3b04      	subs	r3, #4
 8007524:	0112      	lsls	r2, r2, #4
 8007526:	b2d2      	uxtb	r2, r2
 8007528:	440b      	add	r3, r1
 800752a:	761a      	strb	r2, [r3, #24]
}
 800752c:	bf00      	nop
 800752e:	370c      	adds	r7, #12
 8007530:	46bd      	mov	sp, r7
 8007532:	bc80      	pop	{r7}
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	e000e100 	.word	0xe000e100
 800753c:	e000ed00 	.word	0xe000ed00

08007540 <NVIC_EncodePriority>:
{
 8007540:	b480      	push	{r7}
 8007542:	b089      	sub	sp, #36	; 0x24
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f003 0307 	and.w	r3, r3, #7
 8007552:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	f1c3 0307 	rsb	r3, r3, #7
 800755a:	2b04      	cmp	r3, #4
 800755c:	bf28      	it	cs
 800755e:	2304      	movcs	r3, #4
 8007560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	3304      	adds	r3, #4
 8007566:	2b06      	cmp	r3, #6
 8007568:	d902      	bls.n	8007570 <NVIC_EncodePriority+0x30>
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	3b03      	subs	r3, #3
 800756e:	e000      	b.n	8007572 <NVIC_EncodePriority+0x32>
 8007570:	2300      	movs	r3, #0
 8007572:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007574:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	fa02 f303 	lsl.w	r3, r2, r3
 800757e:	43da      	mvns	r2, r3
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	401a      	ands	r2, r3
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007588:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	fa01 f303 	lsl.w	r3, r1, r3
 8007592:	43d9      	mvns	r1, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007598:	4313      	orrs	r3, r2
}
 800759a:	4618      	mov	r0, r3
 800759c:	3724      	adds	r7, #36	; 0x24
 800759e:	46bd      	mov	sp, r7
 80075a0:	bc80      	pop	{r7}
 80075a2:	4770      	bx	lr

080075a4 <__NVIC_SystemReset>:
{
 80075a4:	b480      	push	{r7}
 80075a6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80075a8:	f3bf 8f4f 	dsb	sy
}
 80075ac:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80075ae:	4b06      	ldr	r3, [pc, #24]	; (80075c8 <__NVIC_SystemReset+0x24>)
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80075b6:	4904      	ldr	r1, [pc, #16]	; (80075c8 <__NVIC_SystemReset+0x24>)
 80075b8:	4b04      	ldr	r3, [pc, #16]	; (80075cc <__NVIC_SystemReset+0x28>)
 80075ba:	4313      	orrs	r3, r2
 80075bc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80075be:	f3bf 8f4f 	dsb	sy
}
 80075c2:	bf00      	nop
    __NOP();
 80075c4:	bf00      	nop
 80075c6:	e7fd      	b.n	80075c4 <__NVIC_SystemReset+0x20>
 80075c8:	e000ed00 	.word	0xe000ed00
 80075cc:	05fa0004 	.word	0x05fa0004

080075d0 <SysTick_Config>:
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b082      	sub	sp, #8
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	3b01      	subs	r3, #1
 80075dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80075e0:	d301      	bcc.n	80075e6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80075e2:	2301      	movs	r3, #1
 80075e4:	e00f      	b.n	8007606 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80075e6:	4a0a      	ldr	r2, [pc, #40]	; (8007610 <SysTick_Config+0x40>)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	3b01      	subs	r3, #1
 80075ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80075ee:	210f      	movs	r1, #15
 80075f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075f4:	f7ff ff7a 	bl	80074ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80075f8:	4b05      	ldr	r3, [pc, #20]	; (8007610 <SysTick_Config+0x40>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80075fe:	4b04      	ldr	r3, [pc, #16]	; (8007610 <SysTick_Config+0x40>)
 8007600:	2207      	movs	r2, #7
 8007602:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	3708      	adds	r7, #8
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	e000e010 	.word	0xe000e010

08007614 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f7ff ff17 	bl	8007450 <__NVIC_SetPriorityGrouping>
}
 8007622:	bf00      	nop
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800762a:	b580      	push	{r7, lr}
 800762c:	b086      	sub	sp, #24
 800762e:	af00      	add	r7, sp, #0
 8007630:	4603      	mov	r3, r0
 8007632:	60b9      	str	r1, [r7, #8]
 8007634:	607a      	str	r2, [r7, #4]
 8007636:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007638:	2300      	movs	r3, #0
 800763a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800763c:	f7ff ff2c 	bl	8007498 <__NVIC_GetPriorityGrouping>
 8007640:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	68b9      	ldr	r1, [r7, #8]
 8007646:	6978      	ldr	r0, [r7, #20]
 8007648:	f7ff ff7a 	bl	8007540 <NVIC_EncodePriority>
 800764c:	4602      	mov	r2, r0
 800764e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007652:	4611      	mov	r1, r2
 8007654:	4618      	mov	r0, r3
 8007656:	f7ff ff49 	bl	80074ec <__NVIC_SetPriority>
}
 800765a:	bf00      	nop
 800765c:	3718      	adds	r7, #24
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}

08007662 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007662:	b580      	push	{r7, lr}
 8007664:	b082      	sub	sp, #8
 8007666:	af00      	add	r7, sp, #0
 8007668:	4603      	mov	r3, r0
 800766a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800766c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007670:	4618      	mov	r0, r3
 8007672:	f7ff ff1f 	bl	80074b4 <__NVIC_EnableIRQ>
}
 8007676:	bf00      	nop
 8007678:	3708      	adds	r7, #8
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}

0800767e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800767e:	b580      	push	{r7, lr}
 8007680:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8007682:	f7ff ff8f 	bl	80075a4 <__NVIC_SystemReset>

08007686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b082      	sub	sp, #8
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f7ff ff9e 	bl	80075d0 <SysTick_Config>
 8007694:	4603      	mov	r3, r0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3708      	adds	r7, #8
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800769e:	b480      	push	{r7}
 80076a0:	b085      	sub	sp, #20
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	d008      	beq.n	80076c6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2204      	movs	r2, #4
 80076b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2200      	movs	r2, #0
 80076be:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80076c2:	2301      	movs	r3, #1
 80076c4:	e020      	b.n	8007708 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f022 020e 	bic.w	r2, r2, #14
 80076d4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f022 0201 	bic.w	r2, r2, #1
 80076e4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ee:	2101      	movs	r1, #1
 80076f0:	fa01 f202 	lsl.w	r2, r1, r2
 80076f4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8007706:	7bfb      	ldrb	r3, [r7, #15]
}
 8007708:	4618      	mov	r0, r3
 800770a:	3714      	adds	r7, #20
 800770c:	46bd      	mov	sp, r7
 800770e:	bc80      	pop	{r7}
 8007710:	4770      	bx	lr
	...

08007714 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800771c:	2300      	movs	r3, #0
 800771e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007726:	2b02      	cmp	r3, #2
 8007728:	d005      	beq.n	8007736 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2204      	movs	r2, #4
 800772e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	73fb      	strb	r3, [r7, #15]
 8007734:	e051      	b.n	80077da <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f022 020e 	bic.w	r2, r2, #14
 8007744:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f022 0201 	bic.w	r2, r2, #1
 8007754:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a22      	ldr	r2, [pc, #136]	; (80077e4 <HAL_DMA_Abort_IT+0xd0>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d029      	beq.n	80077b4 <HAL_DMA_Abort_IT+0xa0>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a20      	ldr	r2, [pc, #128]	; (80077e8 <HAL_DMA_Abort_IT+0xd4>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d022      	beq.n	80077b0 <HAL_DMA_Abort_IT+0x9c>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a1f      	ldr	r2, [pc, #124]	; (80077ec <HAL_DMA_Abort_IT+0xd8>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d01a      	beq.n	80077aa <HAL_DMA_Abort_IT+0x96>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a1d      	ldr	r2, [pc, #116]	; (80077f0 <HAL_DMA_Abort_IT+0xdc>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d012      	beq.n	80077a4 <HAL_DMA_Abort_IT+0x90>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a1c      	ldr	r2, [pc, #112]	; (80077f4 <HAL_DMA_Abort_IT+0xe0>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d00a      	beq.n	800779e <HAL_DMA_Abort_IT+0x8a>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a1a      	ldr	r2, [pc, #104]	; (80077f8 <HAL_DMA_Abort_IT+0xe4>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d102      	bne.n	8007798 <HAL_DMA_Abort_IT+0x84>
 8007792:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007796:	e00e      	b.n	80077b6 <HAL_DMA_Abort_IT+0xa2>
 8007798:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800779c:	e00b      	b.n	80077b6 <HAL_DMA_Abort_IT+0xa2>
 800779e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80077a2:	e008      	b.n	80077b6 <HAL_DMA_Abort_IT+0xa2>
 80077a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80077a8:	e005      	b.n	80077b6 <HAL_DMA_Abort_IT+0xa2>
 80077aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077ae:	e002      	b.n	80077b6 <HAL_DMA_Abort_IT+0xa2>
 80077b0:	2310      	movs	r3, #16
 80077b2:	e000      	b.n	80077b6 <HAL_DMA_Abort_IT+0xa2>
 80077b4:	2301      	movs	r3, #1
 80077b6:	4a11      	ldr	r2, [pc, #68]	; (80077fc <HAL_DMA_Abort_IT+0xe8>)
 80077b8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2201      	movs	r2, #1
 80077be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d003      	beq.n	80077da <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	4798      	blx	r3
    } 
  }
  return status;
 80077da:	7bfb      	ldrb	r3, [r7, #15]
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3710      	adds	r7, #16
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	40020008 	.word	0x40020008
 80077e8:	4002001c 	.word	0x4002001c
 80077ec:	40020030 	.word	0x40020030
 80077f0:	40020044 	.word	0x40020044
 80077f4:	40020058 	.word	0x40020058
 80077f8:	4002006c 	.word	0x4002006c
 80077fc:	40020000 	.word	0x40020000

08007800 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007802:	b087      	sub	sp, #28
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8007812:	2300      	movs	r3, #0
 8007814:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8007816:	2300      	movs	r3, #0
 8007818:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800781a:	4b2f      	ldr	r3, [pc, #188]	; (80078d8 <HAL_FLASH_Program+0xd8>)
 800781c:	7e1b      	ldrb	r3, [r3, #24]
 800781e:	2b01      	cmp	r3, #1
 8007820:	d101      	bne.n	8007826 <HAL_FLASH_Program+0x26>
 8007822:	2302      	movs	r3, #2
 8007824:	e054      	b.n	80078d0 <HAL_FLASH_Program+0xd0>
 8007826:	4b2c      	ldr	r3, [pc, #176]	; (80078d8 <HAL_FLASH_Program+0xd8>)
 8007828:	2201      	movs	r2, #1
 800782a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800782c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007830:	f000 f8a8 	bl	8007984 <FLASH_WaitForLastOperation>
 8007834:	4603      	mov	r3, r0
 8007836:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8007838:	7dfb      	ldrb	r3, [r7, #23]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d144      	bne.n	80078c8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2b01      	cmp	r3, #1
 8007842:	d102      	bne.n	800784a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8007844:	2301      	movs	r3, #1
 8007846:	757b      	strb	r3, [r7, #21]
 8007848:	e007      	b.n	800785a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2b02      	cmp	r3, #2
 800784e:	d102      	bne.n	8007856 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8007850:	2302      	movs	r3, #2
 8007852:	757b      	strb	r3, [r7, #21]
 8007854:	e001      	b.n	800785a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8007856:	2304      	movs	r3, #4
 8007858:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800785a:	2300      	movs	r3, #0
 800785c:	75bb      	strb	r3, [r7, #22]
 800785e:	e02d      	b.n	80078bc <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8007860:	7dbb      	ldrb	r3, [r7, #22]
 8007862:	005a      	lsls	r2, r3, #1
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	eb02 0c03 	add.w	ip, r2, r3
 800786a:	7dbb      	ldrb	r3, [r7, #22]
 800786c:	0119      	lsls	r1, r3, #4
 800786e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007872:	f1c1 0620 	rsb	r6, r1, #32
 8007876:	f1a1 0020 	sub.w	r0, r1, #32
 800787a:	fa22 f401 	lsr.w	r4, r2, r1
 800787e:	fa03 f606 	lsl.w	r6, r3, r6
 8007882:	4334      	orrs	r4, r6
 8007884:	fa23 f000 	lsr.w	r0, r3, r0
 8007888:	4304      	orrs	r4, r0
 800788a:	fa23 f501 	lsr.w	r5, r3, r1
 800788e:	b2a3      	uxth	r3, r4
 8007890:	4619      	mov	r1, r3
 8007892:	4660      	mov	r0, ip
 8007894:	f000 f85a 	bl	800794c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007898:	f24c 3050 	movw	r0, #50000	; 0xc350
 800789c:	f000 f872 	bl	8007984 <FLASH_WaitForLastOperation>
 80078a0:	4603      	mov	r3, r0
 80078a2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80078a4:	4b0d      	ldr	r3, [pc, #52]	; (80078dc <HAL_FLASH_Program+0xdc>)
 80078a6:	691b      	ldr	r3, [r3, #16]
 80078a8:	4a0c      	ldr	r2, [pc, #48]	; (80078dc <HAL_FLASH_Program+0xdc>)
 80078aa:	f023 0301 	bic.w	r3, r3, #1
 80078ae:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80078b0:	7dfb      	ldrb	r3, [r7, #23]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d107      	bne.n	80078c6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80078b6:	7dbb      	ldrb	r3, [r7, #22]
 80078b8:	3301      	adds	r3, #1
 80078ba:	75bb      	strb	r3, [r7, #22]
 80078bc:	7dba      	ldrb	r2, [r7, #22]
 80078be:	7d7b      	ldrb	r3, [r7, #21]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d3cd      	bcc.n	8007860 <HAL_FLASH_Program+0x60>
 80078c4:	e000      	b.n	80078c8 <HAL_FLASH_Program+0xc8>
      {
        break;
 80078c6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80078c8:	4b03      	ldr	r3, [pc, #12]	; (80078d8 <HAL_FLASH_Program+0xd8>)
 80078ca:	2200      	movs	r2, #0
 80078cc:	761a      	strb	r2, [r3, #24]

  return status;
 80078ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	371c      	adds	r7, #28
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078d8:	200001c0 	.word	0x200001c0
 80078dc:	40022000 	.word	0x40022000

080078e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80078e6:	2300      	movs	r3, #0
 80078e8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80078ea:	4b0d      	ldr	r3, [pc, #52]	; (8007920 <HAL_FLASH_Unlock+0x40>)
 80078ec:	691b      	ldr	r3, [r3, #16]
 80078ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00d      	beq.n	8007912 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80078f6:	4b0a      	ldr	r3, [pc, #40]	; (8007920 <HAL_FLASH_Unlock+0x40>)
 80078f8:	4a0a      	ldr	r2, [pc, #40]	; (8007924 <HAL_FLASH_Unlock+0x44>)
 80078fa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80078fc:	4b08      	ldr	r3, [pc, #32]	; (8007920 <HAL_FLASH_Unlock+0x40>)
 80078fe:	4a0a      	ldr	r2, [pc, #40]	; (8007928 <HAL_FLASH_Unlock+0x48>)
 8007900:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007902:	4b07      	ldr	r3, [pc, #28]	; (8007920 <HAL_FLASH_Unlock+0x40>)
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800790a:	2b00      	cmp	r3, #0
 800790c:	d001      	beq.n	8007912 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8007912:	79fb      	ldrb	r3, [r7, #7]
}
 8007914:	4618      	mov	r0, r3
 8007916:	370c      	adds	r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	bc80      	pop	{r7}
 800791c:	4770      	bx	lr
 800791e:	bf00      	nop
 8007920:	40022000 	.word	0x40022000
 8007924:	45670123 	.word	0x45670123
 8007928:	cdef89ab 	.word	0xcdef89ab

0800792c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800792c:	b480      	push	{r7}
 800792e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8007930:	4b05      	ldr	r3, [pc, #20]	; (8007948 <HAL_FLASH_Lock+0x1c>)
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	4a04      	ldr	r2, [pc, #16]	; (8007948 <HAL_FLASH_Lock+0x1c>)
 8007936:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800793a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800793c:	2300      	movs	r3, #0
}
 800793e:	4618      	mov	r0, r3
 8007940:	46bd      	mov	sp, r7
 8007942:	bc80      	pop	{r7}
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop
 8007948:	40022000 	.word	0x40022000

0800794c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	460b      	mov	r3, r1
 8007956:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007958:	4b08      	ldr	r3, [pc, #32]	; (800797c <FLASH_Program_HalfWord+0x30>)
 800795a:	2200      	movs	r2, #0
 800795c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800795e:	4b08      	ldr	r3, [pc, #32]	; (8007980 <FLASH_Program_HalfWord+0x34>)
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	4a07      	ldr	r2, [pc, #28]	; (8007980 <FLASH_Program_HalfWord+0x34>)
 8007964:	f043 0301 	orr.w	r3, r3, #1
 8007968:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	887a      	ldrh	r2, [r7, #2]
 800796e:	801a      	strh	r2, [r3, #0]
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	bc80      	pop	{r7}
 8007978:	4770      	bx	lr
 800797a:	bf00      	nop
 800797c:	200001c0 	.word	0x200001c0
 8007980:	40022000 	.word	0x40022000

08007984 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b084      	sub	sp, #16
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800798c:	f7ff f8a6 	bl	8006adc <HAL_GetTick>
 8007990:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8007992:	e010      	b.n	80079b6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800799a:	d00c      	beq.n	80079b6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d007      	beq.n	80079b2 <FLASH_WaitForLastOperation+0x2e>
 80079a2:	f7ff f89b 	bl	8006adc <HAL_GetTick>
 80079a6:	4602      	mov	r2, r0
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	1ad3      	subs	r3, r2, r3
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d201      	bcs.n	80079b6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e025      	b.n	8007a02 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80079b6:	4b15      	ldr	r3, [pc, #84]	; (8007a0c <FLASH_WaitForLastOperation+0x88>)
 80079b8:	68db      	ldr	r3, [r3, #12]
 80079ba:	f003 0301 	and.w	r3, r3, #1
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1e8      	bne.n	8007994 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80079c2:	4b12      	ldr	r3, [pc, #72]	; (8007a0c <FLASH_WaitForLastOperation+0x88>)
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	f003 0320 	and.w	r3, r3, #32
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d002      	beq.n	80079d4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80079ce:	4b0f      	ldr	r3, [pc, #60]	; (8007a0c <FLASH_WaitForLastOperation+0x88>)
 80079d0:	2220      	movs	r2, #32
 80079d2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80079d4:	4b0d      	ldr	r3, [pc, #52]	; (8007a0c <FLASH_WaitForLastOperation+0x88>)
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	f003 0310 	and.w	r3, r3, #16
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d10b      	bne.n	80079f8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80079e0:	4b0a      	ldr	r3, [pc, #40]	; (8007a0c <FLASH_WaitForLastOperation+0x88>)
 80079e2:	69db      	ldr	r3, [r3, #28]
 80079e4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d105      	bne.n	80079f8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80079ec:	4b07      	ldr	r3, [pc, #28]	; (8007a0c <FLASH_WaitForLastOperation+0x88>)
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d003      	beq.n	8007a00 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80079f8:	f000 f80a 	bl	8007a10 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	e000      	b.n	8007a02 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3710      	adds	r7, #16
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	40022000 	.word	0x40022000

08007a10 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8007a16:	2300      	movs	r3, #0
 8007a18:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8007a1a:	4b23      	ldr	r3, [pc, #140]	; (8007aa8 <FLASH_SetErrorCode+0x98>)
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	f003 0310 	and.w	r3, r3, #16
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d009      	beq.n	8007a3a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8007a26:	4b21      	ldr	r3, [pc, #132]	; (8007aac <FLASH_SetErrorCode+0x9c>)
 8007a28:	69db      	ldr	r3, [r3, #28]
 8007a2a:	f043 0302 	orr.w	r3, r3, #2
 8007a2e:	4a1f      	ldr	r2, [pc, #124]	; (8007aac <FLASH_SetErrorCode+0x9c>)
 8007a30:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f043 0310 	orr.w	r3, r3, #16
 8007a38:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8007a3a:	4b1b      	ldr	r3, [pc, #108]	; (8007aa8 <FLASH_SetErrorCode+0x98>)
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f003 0304 	and.w	r3, r3, #4
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d009      	beq.n	8007a5a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8007a46:	4b19      	ldr	r3, [pc, #100]	; (8007aac <FLASH_SetErrorCode+0x9c>)
 8007a48:	69db      	ldr	r3, [r3, #28]
 8007a4a:	f043 0301 	orr.w	r3, r3, #1
 8007a4e:	4a17      	ldr	r2, [pc, #92]	; (8007aac <FLASH_SetErrorCode+0x9c>)
 8007a50:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f043 0304 	orr.w	r3, r3, #4
 8007a58:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8007a5a:	4b13      	ldr	r3, [pc, #76]	; (8007aa8 <FLASH_SetErrorCode+0x98>)
 8007a5c:	69db      	ldr	r3, [r3, #28]
 8007a5e:	f003 0301 	and.w	r3, r3, #1
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d00b      	beq.n	8007a7e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8007a66:	4b11      	ldr	r3, [pc, #68]	; (8007aac <FLASH_SetErrorCode+0x9c>)
 8007a68:	69db      	ldr	r3, [r3, #28]
 8007a6a:	f043 0304 	orr.w	r3, r3, #4
 8007a6e:	4a0f      	ldr	r2, [pc, #60]	; (8007aac <FLASH_SetErrorCode+0x9c>)
 8007a70:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8007a72:	4b0d      	ldr	r3, [pc, #52]	; (8007aa8 <FLASH_SetErrorCode+0x98>)
 8007a74:	69db      	ldr	r3, [r3, #28]
 8007a76:	4a0c      	ldr	r2, [pc, #48]	; (8007aa8 <FLASH_SetErrorCode+0x98>)
 8007a78:	f023 0301 	bic.w	r3, r3, #1
 8007a7c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f240 1201 	movw	r2, #257	; 0x101
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d106      	bne.n	8007a96 <FLASH_SetErrorCode+0x86>
 8007a88:	4b07      	ldr	r3, [pc, #28]	; (8007aa8 <FLASH_SetErrorCode+0x98>)
 8007a8a:	69db      	ldr	r3, [r3, #28]
 8007a8c:	4a06      	ldr	r2, [pc, #24]	; (8007aa8 <FLASH_SetErrorCode+0x98>)
 8007a8e:	f023 0301 	bic.w	r3, r3, #1
 8007a92:	61d3      	str	r3, [r2, #28]
}  
 8007a94:	e002      	b.n	8007a9c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8007a96:	4a04      	ldr	r2, [pc, #16]	; (8007aa8 <FLASH_SetErrorCode+0x98>)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	60d3      	str	r3, [r2, #12]
}  
 8007a9c:	bf00      	nop
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bc80      	pop	{r7}
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	40022000 	.word	0x40022000
 8007aac:	200001c0 	.word	0x200001c0

08007ab0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007ac2:	4b2f      	ldr	r3, [pc, #188]	; (8007b80 <HAL_FLASHEx_Erase+0xd0>)
 8007ac4:	7e1b      	ldrb	r3, [r3, #24]
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d101      	bne.n	8007ace <HAL_FLASHEx_Erase+0x1e>
 8007aca:	2302      	movs	r3, #2
 8007acc:	e053      	b.n	8007b76 <HAL_FLASHEx_Erase+0xc6>
 8007ace:	4b2c      	ldr	r3, [pc, #176]	; (8007b80 <HAL_FLASHEx_Erase+0xd0>)
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	d116      	bne.n	8007b0a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8007adc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007ae0:	f7ff ff50 	bl	8007984 <FLASH_WaitForLastOperation>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d141      	bne.n	8007b6e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8007aea:	2001      	movs	r0, #1
 8007aec:	f000 f84c 	bl	8007b88 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007af0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007af4:	f7ff ff46 	bl	8007984 <FLASH_WaitForLastOperation>
 8007af8:	4603      	mov	r3, r0
 8007afa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8007afc:	4b21      	ldr	r3, [pc, #132]	; (8007b84 <HAL_FLASHEx_Erase+0xd4>)
 8007afe:	691b      	ldr	r3, [r3, #16]
 8007b00:	4a20      	ldr	r2, [pc, #128]	; (8007b84 <HAL_FLASHEx_Erase+0xd4>)
 8007b02:	f023 0304 	bic.w	r3, r3, #4
 8007b06:	6113      	str	r3, [r2, #16]
 8007b08:	e031      	b.n	8007b6e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8007b0a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007b0e:	f7ff ff39 	bl	8007984 <FLASH_WaitForLastOperation>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d12a      	bne.n	8007b6e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b1e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	60bb      	str	r3, [r7, #8]
 8007b26:	e019      	b.n	8007b5c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8007b28:	68b8      	ldr	r0, [r7, #8]
 8007b2a:	f000 f849 	bl	8007bc0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007b2e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007b32:	f7ff ff27 	bl	8007984 <FLASH_WaitForLastOperation>
 8007b36:	4603      	mov	r3, r0
 8007b38:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8007b3a:	4b12      	ldr	r3, [pc, #72]	; (8007b84 <HAL_FLASHEx_Erase+0xd4>)
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	4a11      	ldr	r2, [pc, #68]	; (8007b84 <HAL_FLASHEx_Erase+0xd4>)
 8007b40:	f023 0302 	bic.w	r3, r3, #2
 8007b44:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8007b46:	7bfb      	ldrb	r3, [r7, #15]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d003      	beq.n	8007b54 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	68ba      	ldr	r2, [r7, #8]
 8007b50:	601a      	str	r2, [r3, #0]
            break;
 8007b52:	e00c      	b.n	8007b6e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b5a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	029a      	lsls	r2, r3, #10
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8007b68:	68ba      	ldr	r2, [r7, #8]
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d3dc      	bcc.n	8007b28 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007b6e:	4b04      	ldr	r3, [pc, #16]	; (8007b80 <HAL_FLASHEx_Erase+0xd0>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	761a      	strb	r2, [r3, #24]

  return status;
 8007b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3710      	adds	r7, #16
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
 8007b7e:	bf00      	nop
 8007b80:	200001c0 	.word	0x200001c0
 8007b84:	40022000 	.word	0x40022000

08007b88 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007b90:	4b09      	ldr	r3, [pc, #36]	; (8007bb8 <FLASH_MassErase+0x30>)
 8007b92:	2200      	movs	r2, #0
 8007b94:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8007b96:	4b09      	ldr	r3, [pc, #36]	; (8007bbc <FLASH_MassErase+0x34>)
 8007b98:	691b      	ldr	r3, [r3, #16]
 8007b9a:	4a08      	ldr	r2, [pc, #32]	; (8007bbc <FLASH_MassErase+0x34>)
 8007b9c:	f043 0304 	orr.w	r3, r3, #4
 8007ba0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8007ba2:	4b06      	ldr	r3, [pc, #24]	; (8007bbc <FLASH_MassErase+0x34>)
 8007ba4:	691b      	ldr	r3, [r3, #16]
 8007ba6:	4a05      	ldr	r2, [pc, #20]	; (8007bbc <FLASH_MassErase+0x34>)
 8007ba8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bac:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8007bae:	bf00      	nop
 8007bb0:	370c      	adds	r7, #12
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bc80      	pop	{r7}
 8007bb6:	4770      	bx	lr
 8007bb8:	200001c0 	.word	0x200001c0
 8007bbc:	40022000 	.word	0x40022000

08007bc0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007bc8:	4b0b      	ldr	r3, [pc, #44]	; (8007bf8 <FLASH_PageErase+0x38>)
 8007bca:	2200      	movs	r2, #0
 8007bcc:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8007bce:	4b0b      	ldr	r3, [pc, #44]	; (8007bfc <FLASH_PageErase+0x3c>)
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	4a0a      	ldr	r2, [pc, #40]	; (8007bfc <FLASH_PageErase+0x3c>)
 8007bd4:	f043 0302 	orr.w	r3, r3, #2
 8007bd8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8007bda:	4a08      	ldr	r2, [pc, #32]	; (8007bfc <FLASH_PageErase+0x3c>)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8007be0:	4b06      	ldr	r3, [pc, #24]	; (8007bfc <FLASH_PageErase+0x3c>)
 8007be2:	691b      	ldr	r3, [r3, #16]
 8007be4:	4a05      	ldr	r2, [pc, #20]	; (8007bfc <FLASH_PageErase+0x3c>)
 8007be6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bea:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bc80      	pop	{r7}
 8007bf4:	4770      	bx	lr
 8007bf6:	bf00      	nop
 8007bf8:	200001c0 	.word	0x200001c0
 8007bfc:	40022000 	.word	0x40022000

08007c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b08b      	sub	sp, #44	; 0x2c
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007c12:	e169      	b.n	8007ee8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007c14:	2201      	movs	r2, #1
 8007c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c18:	fa02 f303 	lsl.w	r3, r2, r3
 8007c1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	69fa      	ldr	r2, [r7, #28]
 8007c24:	4013      	ands	r3, r2
 8007c26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007c28:	69ba      	ldr	r2, [r7, #24]
 8007c2a:	69fb      	ldr	r3, [r7, #28]
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	f040 8158 	bne.w	8007ee2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	4a9a      	ldr	r2, [pc, #616]	; (8007ea0 <HAL_GPIO_Init+0x2a0>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d05e      	beq.n	8007cfa <HAL_GPIO_Init+0xfa>
 8007c3c:	4a98      	ldr	r2, [pc, #608]	; (8007ea0 <HAL_GPIO_Init+0x2a0>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d875      	bhi.n	8007d2e <HAL_GPIO_Init+0x12e>
 8007c42:	4a98      	ldr	r2, [pc, #608]	; (8007ea4 <HAL_GPIO_Init+0x2a4>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d058      	beq.n	8007cfa <HAL_GPIO_Init+0xfa>
 8007c48:	4a96      	ldr	r2, [pc, #600]	; (8007ea4 <HAL_GPIO_Init+0x2a4>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d86f      	bhi.n	8007d2e <HAL_GPIO_Init+0x12e>
 8007c4e:	4a96      	ldr	r2, [pc, #600]	; (8007ea8 <HAL_GPIO_Init+0x2a8>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d052      	beq.n	8007cfa <HAL_GPIO_Init+0xfa>
 8007c54:	4a94      	ldr	r2, [pc, #592]	; (8007ea8 <HAL_GPIO_Init+0x2a8>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d869      	bhi.n	8007d2e <HAL_GPIO_Init+0x12e>
 8007c5a:	4a94      	ldr	r2, [pc, #592]	; (8007eac <HAL_GPIO_Init+0x2ac>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d04c      	beq.n	8007cfa <HAL_GPIO_Init+0xfa>
 8007c60:	4a92      	ldr	r2, [pc, #584]	; (8007eac <HAL_GPIO_Init+0x2ac>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d863      	bhi.n	8007d2e <HAL_GPIO_Init+0x12e>
 8007c66:	4a92      	ldr	r2, [pc, #584]	; (8007eb0 <HAL_GPIO_Init+0x2b0>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d046      	beq.n	8007cfa <HAL_GPIO_Init+0xfa>
 8007c6c:	4a90      	ldr	r2, [pc, #576]	; (8007eb0 <HAL_GPIO_Init+0x2b0>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d85d      	bhi.n	8007d2e <HAL_GPIO_Init+0x12e>
 8007c72:	2b12      	cmp	r3, #18
 8007c74:	d82a      	bhi.n	8007ccc <HAL_GPIO_Init+0xcc>
 8007c76:	2b12      	cmp	r3, #18
 8007c78:	d859      	bhi.n	8007d2e <HAL_GPIO_Init+0x12e>
 8007c7a:	a201      	add	r2, pc, #4	; (adr r2, 8007c80 <HAL_GPIO_Init+0x80>)
 8007c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c80:	08007cfb 	.word	0x08007cfb
 8007c84:	08007cd5 	.word	0x08007cd5
 8007c88:	08007ce7 	.word	0x08007ce7
 8007c8c:	08007d29 	.word	0x08007d29
 8007c90:	08007d2f 	.word	0x08007d2f
 8007c94:	08007d2f 	.word	0x08007d2f
 8007c98:	08007d2f 	.word	0x08007d2f
 8007c9c:	08007d2f 	.word	0x08007d2f
 8007ca0:	08007d2f 	.word	0x08007d2f
 8007ca4:	08007d2f 	.word	0x08007d2f
 8007ca8:	08007d2f 	.word	0x08007d2f
 8007cac:	08007d2f 	.word	0x08007d2f
 8007cb0:	08007d2f 	.word	0x08007d2f
 8007cb4:	08007d2f 	.word	0x08007d2f
 8007cb8:	08007d2f 	.word	0x08007d2f
 8007cbc:	08007d2f 	.word	0x08007d2f
 8007cc0:	08007d2f 	.word	0x08007d2f
 8007cc4:	08007cdd 	.word	0x08007cdd
 8007cc8:	08007cf1 	.word	0x08007cf1
 8007ccc:	4a79      	ldr	r2, [pc, #484]	; (8007eb4 <HAL_GPIO_Init+0x2b4>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d013      	beq.n	8007cfa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8007cd2:	e02c      	b.n	8007d2e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	623b      	str	r3, [r7, #32]
          break;
 8007cda:	e029      	b.n	8007d30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	3304      	adds	r3, #4
 8007ce2:	623b      	str	r3, [r7, #32]
          break;
 8007ce4:	e024      	b.n	8007d30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	3308      	adds	r3, #8
 8007cec:	623b      	str	r3, [r7, #32]
          break;
 8007cee:	e01f      	b.n	8007d30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	330c      	adds	r3, #12
 8007cf6:	623b      	str	r3, [r7, #32]
          break;
 8007cf8:	e01a      	b.n	8007d30 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d102      	bne.n	8007d08 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007d02:	2304      	movs	r3, #4
 8007d04:	623b      	str	r3, [r7, #32]
          break;
 8007d06:	e013      	b.n	8007d30 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d105      	bne.n	8007d1c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007d10:	2308      	movs	r3, #8
 8007d12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	69fa      	ldr	r2, [r7, #28]
 8007d18:	611a      	str	r2, [r3, #16]
          break;
 8007d1a:	e009      	b.n	8007d30 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007d1c:	2308      	movs	r3, #8
 8007d1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	69fa      	ldr	r2, [r7, #28]
 8007d24:	615a      	str	r2, [r3, #20]
          break;
 8007d26:	e003      	b.n	8007d30 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	623b      	str	r3, [r7, #32]
          break;
 8007d2c:	e000      	b.n	8007d30 <HAL_GPIO_Init+0x130>
          break;
 8007d2e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007d30:	69bb      	ldr	r3, [r7, #24]
 8007d32:	2bff      	cmp	r3, #255	; 0xff
 8007d34:	d801      	bhi.n	8007d3a <HAL_GPIO_Init+0x13a>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	e001      	b.n	8007d3e <HAL_GPIO_Init+0x13e>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	3304      	adds	r3, #4
 8007d3e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007d40:	69bb      	ldr	r3, [r7, #24]
 8007d42:	2bff      	cmp	r3, #255	; 0xff
 8007d44:	d802      	bhi.n	8007d4c <HAL_GPIO_Init+0x14c>
 8007d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	e002      	b.n	8007d52 <HAL_GPIO_Init+0x152>
 8007d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4e:	3b08      	subs	r3, #8
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	210f      	movs	r1, #15
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007d60:	43db      	mvns	r3, r3
 8007d62:	401a      	ands	r2, r3
 8007d64:	6a39      	ldr	r1, [r7, #32]
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	fa01 f303 	lsl.w	r3, r1, r3
 8007d6c:	431a      	orrs	r2, r3
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f000 80b1 	beq.w	8007ee2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007d80:	4b4d      	ldr	r3, [pc, #308]	; (8007eb8 <HAL_GPIO_Init+0x2b8>)
 8007d82:	699b      	ldr	r3, [r3, #24]
 8007d84:	4a4c      	ldr	r2, [pc, #304]	; (8007eb8 <HAL_GPIO_Init+0x2b8>)
 8007d86:	f043 0301 	orr.w	r3, r3, #1
 8007d8a:	6193      	str	r3, [r2, #24]
 8007d8c:	4b4a      	ldr	r3, [pc, #296]	; (8007eb8 <HAL_GPIO_Init+0x2b8>)
 8007d8e:	699b      	ldr	r3, [r3, #24]
 8007d90:	f003 0301 	and.w	r3, r3, #1
 8007d94:	60bb      	str	r3, [r7, #8]
 8007d96:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007d98:	4a48      	ldr	r2, [pc, #288]	; (8007ebc <HAL_GPIO_Init+0x2bc>)
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9c:	089b      	lsrs	r3, r3, #2
 8007d9e:	3302      	adds	r3, #2
 8007da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007da4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da8:	f003 0303 	and.w	r3, r3, #3
 8007dac:	009b      	lsls	r3, r3, #2
 8007dae:	220f      	movs	r2, #15
 8007db0:	fa02 f303 	lsl.w	r3, r2, r3
 8007db4:	43db      	mvns	r3, r3
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	4013      	ands	r3, r2
 8007dba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a40      	ldr	r2, [pc, #256]	; (8007ec0 <HAL_GPIO_Init+0x2c0>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d013      	beq.n	8007dec <HAL_GPIO_Init+0x1ec>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a3f      	ldr	r2, [pc, #252]	; (8007ec4 <HAL_GPIO_Init+0x2c4>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d00d      	beq.n	8007de8 <HAL_GPIO_Init+0x1e8>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4a3e      	ldr	r2, [pc, #248]	; (8007ec8 <HAL_GPIO_Init+0x2c8>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d007      	beq.n	8007de4 <HAL_GPIO_Init+0x1e4>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a3d      	ldr	r2, [pc, #244]	; (8007ecc <HAL_GPIO_Init+0x2cc>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d101      	bne.n	8007de0 <HAL_GPIO_Init+0x1e0>
 8007ddc:	2303      	movs	r3, #3
 8007dde:	e006      	b.n	8007dee <HAL_GPIO_Init+0x1ee>
 8007de0:	2304      	movs	r3, #4
 8007de2:	e004      	b.n	8007dee <HAL_GPIO_Init+0x1ee>
 8007de4:	2302      	movs	r3, #2
 8007de6:	e002      	b.n	8007dee <HAL_GPIO_Init+0x1ee>
 8007de8:	2301      	movs	r3, #1
 8007dea:	e000      	b.n	8007dee <HAL_GPIO_Init+0x1ee>
 8007dec:	2300      	movs	r3, #0
 8007dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007df0:	f002 0203 	and.w	r2, r2, #3
 8007df4:	0092      	lsls	r2, r2, #2
 8007df6:	4093      	lsls	r3, r2
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007dfe:	492f      	ldr	r1, [pc, #188]	; (8007ebc <HAL_GPIO_Init+0x2bc>)
 8007e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e02:	089b      	lsrs	r3, r3, #2
 8007e04:	3302      	adds	r3, #2
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d006      	beq.n	8007e26 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007e18:	4b2d      	ldr	r3, [pc, #180]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	492c      	ldr	r1, [pc, #176]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e1e:	69bb      	ldr	r3, [r7, #24]
 8007e20:	4313      	orrs	r3, r2
 8007e22:	600b      	str	r3, [r1, #0]
 8007e24:	e006      	b.n	8007e34 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007e26:	4b2a      	ldr	r3, [pc, #168]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	69bb      	ldr	r3, [r7, #24]
 8007e2c:	43db      	mvns	r3, r3
 8007e2e:	4928      	ldr	r1, [pc, #160]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e30:	4013      	ands	r3, r2
 8007e32:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d006      	beq.n	8007e4e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007e40:	4b23      	ldr	r3, [pc, #140]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e42:	685a      	ldr	r2, [r3, #4]
 8007e44:	4922      	ldr	r1, [pc, #136]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	604b      	str	r3, [r1, #4]
 8007e4c:	e006      	b.n	8007e5c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007e4e:	4b20      	ldr	r3, [pc, #128]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e50:	685a      	ldr	r2, [r3, #4]
 8007e52:	69bb      	ldr	r3, [r7, #24]
 8007e54:	43db      	mvns	r3, r3
 8007e56:	491e      	ldr	r1, [pc, #120]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e58:	4013      	ands	r3, r2
 8007e5a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d006      	beq.n	8007e76 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007e68:	4b19      	ldr	r3, [pc, #100]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e6a:	689a      	ldr	r2, [r3, #8]
 8007e6c:	4918      	ldr	r1, [pc, #96]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	4313      	orrs	r3, r2
 8007e72:	608b      	str	r3, [r1, #8]
 8007e74:	e006      	b.n	8007e84 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007e76:	4b16      	ldr	r3, [pc, #88]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e78:	689a      	ldr	r2, [r3, #8]
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	43db      	mvns	r3, r3
 8007e7e:	4914      	ldr	r1, [pc, #80]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e80:	4013      	ands	r3, r2
 8007e82:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d021      	beq.n	8007ed4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007e90:	4b0f      	ldr	r3, [pc, #60]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e92:	68da      	ldr	r2, [r3, #12]
 8007e94:	490e      	ldr	r1, [pc, #56]	; (8007ed0 <HAL_GPIO_Init+0x2d0>)
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	60cb      	str	r3, [r1, #12]
 8007e9c:	e021      	b.n	8007ee2 <HAL_GPIO_Init+0x2e2>
 8007e9e:	bf00      	nop
 8007ea0:	10320000 	.word	0x10320000
 8007ea4:	10310000 	.word	0x10310000
 8007ea8:	10220000 	.word	0x10220000
 8007eac:	10210000 	.word	0x10210000
 8007eb0:	10120000 	.word	0x10120000
 8007eb4:	10110000 	.word	0x10110000
 8007eb8:	40021000 	.word	0x40021000
 8007ebc:	40010000 	.word	0x40010000
 8007ec0:	40010800 	.word	0x40010800
 8007ec4:	40010c00 	.word	0x40010c00
 8007ec8:	40011000 	.word	0x40011000
 8007ecc:	40011400 	.word	0x40011400
 8007ed0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8007ed4:	4b0b      	ldr	r3, [pc, #44]	; (8007f04 <HAL_GPIO_Init+0x304>)
 8007ed6:	68da      	ldr	r2, [r3, #12]
 8007ed8:	69bb      	ldr	r3, [r7, #24]
 8007eda:	43db      	mvns	r3, r3
 8007edc:	4909      	ldr	r1, [pc, #36]	; (8007f04 <HAL_GPIO_Init+0x304>)
 8007ede:	4013      	ands	r3, r2
 8007ee0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eee:	fa22 f303 	lsr.w	r3, r2, r3
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	f47f ae8e 	bne.w	8007c14 <HAL_GPIO_Init+0x14>
  }
}
 8007ef8:	bf00      	nop
 8007efa:	bf00      	nop
 8007efc:	372c      	adds	r7, #44	; 0x2c
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bc80      	pop	{r7}
 8007f02:	4770      	bx	lr
 8007f04:	40010400 	.word	0x40010400

08007f08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b083      	sub	sp, #12
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	460b      	mov	r3, r1
 8007f12:	807b      	strh	r3, [r7, #2]
 8007f14:	4613      	mov	r3, r2
 8007f16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007f18:	787b      	ldrb	r3, [r7, #1]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d003      	beq.n	8007f26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007f1e:	887a      	ldrh	r2, [r7, #2]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8007f24:	e003      	b.n	8007f2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8007f26:	887b      	ldrh	r3, [r7, #2]
 8007f28:	041a      	lsls	r2, r3, #16
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	611a      	str	r2, [r3, #16]
}
 8007f2e:	bf00      	nop
 8007f30:	370c      	adds	r7, #12
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bc80      	pop	{r7}
 8007f36:	4770      	bx	lr

08007f38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	4603      	mov	r3, r0
 8007f40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007f42:	4b08      	ldr	r3, [pc, #32]	; (8007f64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007f44:	695a      	ldr	r2, [r3, #20]
 8007f46:	88fb      	ldrh	r3, [r7, #6]
 8007f48:	4013      	ands	r3, r2
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d006      	beq.n	8007f5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007f4e:	4a05      	ldr	r2, [pc, #20]	; (8007f64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007f50:	88fb      	ldrh	r3, [r7, #6]
 8007f52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007f54:	88fb      	ldrh	r3, [r7, #6]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f000 f806 	bl	8007f68 <HAL_GPIO_EXTI_Callback>
  }
}
 8007f5c:	bf00      	nop
 8007f5e:	3708      	adds	r7, #8
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}
 8007f64:	40010400 	.word	0x40010400

08007f68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	4603      	mov	r3, r0
 8007f70:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007f72:	bf00      	nop
 8007f74:	370c      	adds	r7, #12
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bc80      	pop	{r7}
 8007f7a:	4770      	bx	lr

08007f7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b086      	sub	sp, #24
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d101      	bne.n	8007f8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	e26c      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 0301 	and.w	r3, r3, #1
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	f000 8087 	beq.w	80080aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007f9c:	4b92      	ldr	r3, [pc, #584]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	f003 030c 	and.w	r3, r3, #12
 8007fa4:	2b04      	cmp	r3, #4
 8007fa6:	d00c      	beq.n	8007fc2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007fa8:	4b8f      	ldr	r3, [pc, #572]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	f003 030c 	and.w	r3, r3, #12
 8007fb0:	2b08      	cmp	r3, #8
 8007fb2:	d112      	bne.n	8007fda <HAL_RCC_OscConfig+0x5e>
 8007fb4:	4b8c      	ldr	r3, [pc, #560]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fc0:	d10b      	bne.n	8007fda <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fc2:	4b89      	ldr	r3, [pc, #548]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d06c      	beq.n	80080a8 <HAL_RCC_OscConfig+0x12c>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d168      	bne.n	80080a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	e246      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fe2:	d106      	bne.n	8007ff2 <HAL_RCC_OscConfig+0x76>
 8007fe4:	4b80      	ldr	r3, [pc, #512]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a7f      	ldr	r2, [pc, #508]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8007fea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007fee:	6013      	str	r3, [r2, #0]
 8007ff0:	e02e      	b.n	8008050 <HAL_RCC_OscConfig+0xd4>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10c      	bne.n	8008014 <HAL_RCC_OscConfig+0x98>
 8007ffa:	4b7b      	ldr	r3, [pc, #492]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a7a      	ldr	r2, [pc, #488]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008000:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008004:	6013      	str	r3, [r2, #0]
 8008006:	4b78      	ldr	r3, [pc, #480]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a77      	ldr	r2, [pc, #476]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 800800c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008010:	6013      	str	r3, [r2, #0]
 8008012:	e01d      	b.n	8008050 <HAL_RCC_OscConfig+0xd4>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800801c:	d10c      	bne.n	8008038 <HAL_RCC_OscConfig+0xbc>
 800801e:	4b72      	ldr	r3, [pc, #456]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a71      	ldr	r2, [pc, #452]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008024:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008028:	6013      	str	r3, [r2, #0]
 800802a:	4b6f      	ldr	r3, [pc, #444]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a6e      	ldr	r2, [pc, #440]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008030:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008034:	6013      	str	r3, [r2, #0]
 8008036:	e00b      	b.n	8008050 <HAL_RCC_OscConfig+0xd4>
 8008038:	4b6b      	ldr	r3, [pc, #428]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a6a      	ldr	r2, [pc, #424]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 800803e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008042:	6013      	str	r3, [r2, #0]
 8008044:	4b68      	ldr	r3, [pc, #416]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a67      	ldr	r2, [pc, #412]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 800804a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800804e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d013      	beq.n	8008080 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008058:	f7fe fd40 	bl	8006adc <HAL_GetTick>
 800805c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800805e:	e008      	b.n	8008072 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008060:	f7fe fd3c 	bl	8006adc <HAL_GetTick>
 8008064:	4602      	mov	r2, r0
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	1ad3      	subs	r3, r2, r3
 800806a:	2b64      	cmp	r3, #100	; 0x64
 800806c:	d901      	bls.n	8008072 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800806e:	2303      	movs	r3, #3
 8008070:	e1fa      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008072:	4b5d      	ldr	r3, [pc, #372]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800807a:	2b00      	cmp	r3, #0
 800807c:	d0f0      	beq.n	8008060 <HAL_RCC_OscConfig+0xe4>
 800807e:	e014      	b.n	80080aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008080:	f7fe fd2c 	bl	8006adc <HAL_GetTick>
 8008084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008086:	e008      	b.n	800809a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008088:	f7fe fd28 	bl	8006adc <HAL_GetTick>
 800808c:	4602      	mov	r2, r0
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	1ad3      	subs	r3, r2, r3
 8008092:	2b64      	cmp	r3, #100	; 0x64
 8008094:	d901      	bls.n	800809a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008096:	2303      	movs	r3, #3
 8008098:	e1e6      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800809a:	4b53      	ldr	r3, [pc, #332]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1f0      	bne.n	8008088 <HAL_RCC_OscConfig+0x10c>
 80080a6:	e000      	b.n	80080aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 0302 	and.w	r3, r3, #2
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d063      	beq.n	800817e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80080b6:	4b4c      	ldr	r3, [pc, #304]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	f003 030c 	and.w	r3, r3, #12
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00b      	beq.n	80080da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80080c2:	4b49      	ldr	r3, [pc, #292]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	f003 030c 	and.w	r3, r3, #12
 80080ca:	2b08      	cmp	r3, #8
 80080cc:	d11c      	bne.n	8008108 <HAL_RCC_OscConfig+0x18c>
 80080ce:	4b46      	ldr	r3, [pc, #280]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d116      	bne.n	8008108 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080da:	4b43      	ldr	r3, [pc, #268]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f003 0302 	and.w	r3, r3, #2
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d005      	beq.n	80080f2 <HAL_RCC_OscConfig+0x176>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	691b      	ldr	r3, [r3, #16]
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d001      	beq.n	80080f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	e1ba      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080f2:	4b3d      	ldr	r3, [pc, #244]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	00db      	lsls	r3, r3, #3
 8008100:	4939      	ldr	r1, [pc, #228]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008102:	4313      	orrs	r3, r2
 8008104:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008106:	e03a      	b.n	800817e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	691b      	ldr	r3, [r3, #16]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d020      	beq.n	8008152 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008110:	4b36      	ldr	r3, [pc, #216]	; (80081ec <HAL_RCC_OscConfig+0x270>)
 8008112:	2201      	movs	r2, #1
 8008114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008116:	f7fe fce1 	bl	8006adc <HAL_GetTick>
 800811a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800811c:	e008      	b.n	8008130 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800811e:	f7fe fcdd 	bl	8006adc <HAL_GetTick>
 8008122:	4602      	mov	r2, r0
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	1ad3      	subs	r3, r2, r3
 8008128:	2b02      	cmp	r3, #2
 800812a:	d901      	bls.n	8008130 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800812c:	2303      	movs	r3, #3
 800812e:	e19b      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008130:	4b2d      	ldr	r3, [pc, #180]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 0302 	and.w	r3, r3, #2
 8008138:	2b00      	cmp	r3, #0
 800813a:	d0f0      	beq.n	800811e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800813c:	4b2a      	ldr	r3, [pc, #168]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	695b      	ldr	r3, [r3, #20]
 8008148:	00db      	lsls	r3, r3, #3
 800814a:	4927      	ldr	r1, [pc, #156]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 800814c:	4313      	orrs	r3, r2
 800814e:	600b      	str	r3, [r1, #0]
 8008150:	e015      	b.n	800817e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008152:	4b26      	ldr	r3, [pc, #152]	; (80081ec <HAL_RCC_OscConfig+0x270>)
 8008154:	2200      	movs	r2, #0
 8008156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008158:	f7fe fcc0 	bl	8006adc <HAL_GetTick>
 800815c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800815e:	e008      	b.n	8008172 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008160:	f7fe fcbc 	bl	8006adc <HAL_GetTick>
 8008164:	4602      	mov	r2, r0
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	2b02      	cmp	r3, #2
 800816c:	d901      	bls.n	8008172 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800816e:	2303      	movs	r3, #3
 8008170:	e17a      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008172:	4b1d      	ldr	r3, [pc, #116]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 0302 	and.w	r3, r3, #2
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1f0      	bne.n	8008160 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f003 0308 	and.w	r3, r3, #8
 8008186:	2b00      	cmp	r3, #0
 8008188:	d03a      	beq.n	8008200 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	699b      	ldr	r3, [r3, #24]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d019      	beq.n	80081c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008192:	4b17      	ldr	r3, [pc, #92]	; (80081f0 <HAL_RCC_OscConfig+0x274>)
 8008194:	2201      	movs	r2, #1
 8008196:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008198:	f7fe fca0 	bl	8006adc <HAL_GetTick>
 800819c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800819e:	e008      	b.n	80081b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081a0:	f7fe fc9c 	bl	8006adc <HAL_GetTick>
 80081a4:	4602      	mov	r2, r0
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	1ad3      	subs	r3, r2, r3
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d901      	bls.n	80081b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80081ae:	2303      	movs	r3, #3
 80081b0:	e15a      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081b2:	4b0d      	ldr	r3, [pc, #52]	; (80081e8 <HAL_RCC_OscConfig+0x26c>)
 80081b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b6:	f003 0302 	and.w	r3, r3, #2
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d0f0      	beq.n	80081a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80081be:	2001      	movs	r0, #1
 80081c0:	f000 fad8 	bl	8008774 <RCC_Delay>
 80081c4:	e01c      	b.n	8008200 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80081c6:	4b0a      	ldr	r3, [pc, #40]	; (80081f0 <HAL_RCC_OscConfig+0x274>)
 80081c8:	2200      	movs	r2, #0
 80081ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80081cc:	f7fe fc86 	bl	8006adc <HAL_GetTick>
 80081d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081d2:	e00f      	b.n	80081f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081d4:	f7fe fc82 	bl	8006adc <HAL_GetTick>
 80081d8:	4602      	mov	r2, r0
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	1ad3      	subs	r3, r2, r3
 80081de:	2b02      	cmp	r3, #2
 80081e0:	d908      	bls.n	80081f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80081e2:	2303      	movs	r3, #3
 80081e4:	e140      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
 80081e6:	bf00      	nop
 80081e8:	40021000 	.word	0x40021000
 80081ec:	42420000 	.word	0x42420000
 80081f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081f4:	4b9e      	ldr	r3, [pc, #632]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80081f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f8:	f003 0302 	and.w	r3, r3, #2
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1e9      	bne.n	80081d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 0304 	and.w	r3, r3, #4
 8008208:	2b00      	cmp	r3, #0
 800820a:	f000 80a6 	beq.w	800835a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800820e:	2300      	movs	r3, #0
 8008210:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008212:	4b97      	ldr	r3, [pc, #604]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008214:	69db      	ldr	r3, [r3, #28]
 8008216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800821a:	2b00      	cmp	r3, #0
 800821c:	d10d      	bne.n	800823a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800821e:	4b94      	ldr	r3, [pc, #592]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008220:	69db      	ldr	r3, [r3, #28]
 8008222:	4a93      	ldr	r2, [pc, #588]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008224:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008228:	61d3      	str	r3, [r2, #28]
 800822a:	4b91      	ldr	r3, [pc, #580]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 800822c:	69db      	ldr	r3, [r3, #28]
 800822e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008232:	60bb      	str	r3, [r7, #8]
 8008234:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008236:	2301      	movs	r3, #1
 8008238:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800823a:	4b8e      	ldr	r3, [pc, #568]	; (8008474 <HAL_RCC_OscConfig+0x4f8>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008242:	2b00      	cmp	r3, #0
 8008244:	d118      	bne.n	8008278 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008246:	4b8b      	ldr	r3, [pc, #556]	; (8008474 <HAL_RCC_OscConfig+0x4f8>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a8a      	ldr	r2, [pc, #552]	; (8008474 <HAL_RCC_OscConfig+0x4f8>)
 800824c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008250:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008252:	f7fe fc43 	bl	8006adc <HAL_GetTick>
 8008256:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008258:	e008      	b.n	800826c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800825a:	f7fe fc3f 	bl	8006adc <HAL_GetTick>
 800825e:	4602      	mov	r2, r0
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	1ad3      	subs	r3, r2, r3
 8008264:	2b64      	cmp	r3, #100	; 0x64
 8008266:	d901      	bls.n	800826c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008268:	2303      	movs	r3, #3
 800826a:	e0fd      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800826c:	4b81      	ldr	r3, [pc, #516]	; (8008474 <HAL_RCC_OscConfig+0x4f8>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008274:	2b00      	cmp	r3, #0
 8008276:	d0f0      	beq.n	800825a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	2b01      	cmp	r3, #1
 800827e:	d106      	bne.n	800828e <HAL_RCC_OscConfig+0x312>
 8008280:	4b7b      	ldr	r3, [pc, #492]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008282:	6a1b      	ldr	r3, [r3, #32]
 8008284:	4a7a      	ldr	r2, [pc, #488]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008286:	f043 0301 	orr.w	r3, r3, #1
 800828a:	6213      	str	r3, [r2, #32]
 800828c:	e02d      	b.n	80082ea <HAL_RCC_OscConfig+0x36e>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d10c      	bne.n	80082b0 <HAL_RCC_OscConfig+0x334>
 8008296:	4b76      	ldr	r3, [pc, #472]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008298:	6a1b      	ldr	r3, [r3, #32]
 800829a:	4a75      	ldr	r2, [pc, #468]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 800829c:	f023 0301 	bic.w	r3, r3, #1
 80082a0:	6213      	str	r3, [r2, #32]
 80082a2:	4b73      	ldr	r3, [pc, #460]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082a4:	6a1b      	ldr	r3, [r3, #32]
 80082a6:	4a72      	ldr	r2, [pc, #456]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082a8:	f023 0304 	bic.w	r3, r3, #4
 80082ac:	6213      	str	r3, [r2, #32]
 80082ae:	e01c      	b.n	80082ea <HAL_RCC_OscConfig+0x36e>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	68db      	ldr	r3, [r3, #12]
 80082b4:	2b05      	cmp	r3, #5
 80082b6:	d10c      	bne.n	80082d2 <HAL_RCC_OscConfig+0x356>
 80082b8:	4b6d      	ldr	r3, [pc, #436]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082ba:	6a1b      	ldr	r3, [r3, #32]
 80082bc:	4a6c      	ldr	r2, [pc, #432]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082be:	f043 0304 	orr.w	r3, r3, #4
 80082c2:	6213      	str	r3, [r2, #32]
 80082c4:	4b6a      	ldr	r3, [pc, #424]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082c6:	6a1b      	ldr	r3, [r3, #32]
 80082c8:	4a69      	ldr	r2, [pc, #420]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082ca:	f043 0301 	orr.w	r3, r3, #1
 80082ce:	6213      	str	r3, [r2, #32]
 80082d0:	e00b      	b.n	80082ea <HAL_RCC_OscConfig+0x36e>
 80082d2:	4b67      	ldr	r3, [pc, #412]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082d4:	6a1b      	ldr	r3, [r3, #32]
 80082d6:	4a66      	ldr	r2, [pc, #408]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082d8:	f023 0301 	bic.w	r3, r3, #1
 80082dc:	6213      	str	r3, [r2, #32]
 80082de:	4b64      	ldr	r3, [pc, #400]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082e0:	6a1b      	ldr	r3, [r3, #32]
 80082e2:	4a63      	ldr	r2, [pc, #396]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80082e4:	f023 0304 	bic.w	r3, r3, #4
 80082e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d015      	beq.n	800831e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082f2:	f7fe fbf3 	bl	8006adc <HAL_GetTick>
 80082f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082f8:	e00a      	b.n	8008310 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082fa:	f7fe fbef 	bl	8006adc <HAL_GetTick>
 80082fe:	4602      	mov	r2, r0
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	1ad3      	subs	r3, r2, r3
 8008304:	f241 3288 	movw	r2, #5000	; 0x1388
 8008308:	4293      	cmp	r3, r2
 800830a:	d901      	bls.n	8008310 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800830c:	2303      	movs	r3, #3
 800830e:	e0ab      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008310:	4b57      	ldr	r3, [pc, #348]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008312:	6a1b      	ldr	r3, [r3, #32]
 8008314:	f003 0302 	and.w	r3, r3, #2
 8008318:	2b00      	cmp	r3, #0
 800831a:	d0ee      	beq.n	80082fa <HAL_RCC_OscConfig+0x37e>
 800831c:	e014      	b.n	8008348 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800831e:	f7fe fbdd 	bl	8006adc <HAL_GetTick>
 8008322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008324:	e00a      	b.n	800833c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008326:	f7fe fbd9 	bl	8006adc <HAL_GetTick>
 800832a:	4602      	mov	r2, r0
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	1ad3      	subs	r3, r2, r3
 8008330:	f241 3288 	movw	r2, #5000	; 0x1388
 8008334:	4293      	cmp	r3, r2
 8008336:	d901      	bls.n	800833c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008338:	2303      	movs	r3, #3
 800833a:	e095      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800833c:	4b4c      	ldr	r3, [pc, #304]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 800833e:	6a1b      	ldr	r3, [r3, #32]
 8008340:	f003 0302 	and.w	r3, r3, #2
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1ee      	bne.n	8008326 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008348:	7dfb      	ldrb	r3, [r7, #23]
 800834a:	2b01      	cmp	r3, #1
 800834c:	d105      	bne.n	800835a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800834e:	4b48      	ldr	r3, [pc, #288]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008350:	69db      	ldr	r3, [r3, #28]
 8008352:	4a47      	ldr	r2, [pc, #284]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008354:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008358:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	69db      	ldr	r3, [r3, #28]
 800835e:	2b00      	cmp	r3, #0
 8008360:	f000 8081 	beq.w	8008466 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008364:	4b42      	ldr	r3, [pc, #264]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	f003 030c 	and.w	r3, r3, #12
 800836c:	2b08      	cmp	r3, #8
 800836e:	d061      	beq.n	8008434 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	69db      	ldr	r3, [r3, #28]
 8008374:	2b02      	cmp	r3, #2
 8008376:	d146      	bne.n	8008406 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008378:	4b3f      	ldr	r3, [pc, #252]	; (8008478 <HAL_RCC_OscConfig+0x4fc>)
 800837a:	2200      	movs	r2, #0
 800837c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800837e:	f7fe fbad 	bl	8006adc <HAL_GetTick>
 8008382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008384:	e008      	b.n	8008398 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008386:	f7fe fba9 	bl	8006adc <HAL_GetTick>
 800838a:	4602      	mov	r2, r0
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	1ad3      	subs	r3, r2, r3
 8008390:	2b02      	cmp	r3, #2
 8008392:	d901      	bls.n	8008398 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008394:	2303      	movs	r3, #3
 8008396:	e067      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008398:	4b35      	ldr	r3, [pc, #212]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d1f0      	bne.n	8008386 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a1b      	ldr	r3, [r3, #32]
 80083a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083ac:	d108      	bne.n	80083c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80083ae:	4b30      	ldr	r3, [pc, #192]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	689b      	ldr	r3, [r3, #8]
 80083ba:	492d      	ldr	r1, [pc, #180]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80083bc:	4313      	orrs	r3, r2
 80083be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80083c0:	4b2b      	ldr	r3, [pc, #172]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6a19      	ldr	r1, [r3, #32]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d0:	430b      	orrs	r3, r1
 80083d2:	4927      	ldr	r1, [pc, #156]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083d8:	4b27      	ldr	r3, [pc, #156]	; (8008478 <HAL_RCC_OscConfig+0x4fc>)
 80083da:	2201      	movs	r2, #1
 80083dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083de:	f7fe fb7d 	bl	8006adc <HAL_GetTick>
 80083e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083e4:	e008      	b.n	80083f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083e6:	f7fe fb79 	bl	8006adc <HAL_GetTick>
 80083ea:	4602      	mov	r2, r0
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	2b02      	cmp	r3, #2
 80083f2:	d901      	bls.n	80083f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80083f4:	2303      	movs	r3, #3
 80083f6:	e037      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083f8:	4b1d      	ldr	r3, [pc, #116]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008400:	2b00      	cmp	r3, #0
 8008402:	d0f0      	beq.n	80083e6 <HAL_RCC_OscConfig+0x46a>
 8008404:	e02f      	b.n	8008466 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008406:	4b1c      	ldr	r3, [pc, #112]	; (8008478 <HAL_RCC_OscConfig+0x4fc>)
 8008408:	2200      	movs	r2, #0
 800840a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800840c:	f7fe fb66 	bl	8006adc <HAL_GetTick>
 8008410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008412:	e008      	b.n	8008426 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008414:	f7fe fb62 	bl	8006adc <HAL_GetTick>
 8008418:	4602      	mov	r2, r0
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	1ad3      	subs	r3, r2, r3
 800841e:	2b02      	cmp	r3, #2
 8008420:	d901      	bls.n	8008426 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008422:	2303      	movs	r3, #3
 8008424:	e020      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008426:	4b12      	ldr	r3, [pc, #72]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1f0      	bne.n	8008414 <HAL_RCC_OscConfig+0x498>
 8008432:	e018      	b.n	8008466 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	69db      	ldr	r3, [r3, #28]
 8008438:	2b01      	cmp	r3, #1
 800843a:	d101      	bne.n	8008440 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800843c:	2301      	movs	r3, #1
 800843e:	e013      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008440:	4b0b      	ldr	r3, [pc, #44]	; (8008470 <HAL_RCC_OscConfig+0x4f4>)
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6a1b      	ldr	r3, [r3, #32]
 8008450:	429a      	cmp	r2, r3
 8008452:	d106      	bne.n	8008462 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800845e:	429a      	cmp	r2, r3
 8008460:	d001      	beq.n	8008466 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	e000      	b.n	8008468 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8008466:	2300      	movs	r3, #0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3718      	adds	r7, #24
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	40021000 	.word	0x40021000
 8008474:	40007000 	.word	0x40007000
 8008478:	42420060 	.word	0x42420060

0800847c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d101      	bne.n	8008490 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800848c:	2301      	movs	r3, #1
 800848e:	e0d0      	b.n	8008632 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008490:	4b6a      	ldr	r3, [pc, #424]	; (800863c <HAL_RCC_ClockConfig+0x1c0>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 0307 	and.w	r3, r3, #7
 8008498:	683a      	ldr	r2, [r7, #0]
 800849a:	429a      	cmp	r2, r3
 800849c:	d910      	bls.n	80084c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800849e:	4b67      	ldr	r3, [pc, #412]	; (800863c <HAL_RCC_ClockConfig+0x1c0>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f023 0207 	bic.w	r2, r3, #7
 80084a6:	4965      	ldr	r1, [pc, #404]	; (800863c <HAL_RCC_ClockConfig+0x1c0>)
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80084ae:	4b63      	ldr	r3, [pc, #396]	; (800863c <HAL_RCC_ClockConfig+0x1c0>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f003 0307 	and.w	r3, r3, #7
 80084b6:	683a      	ldr	r2, [r7, #0]
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d001      	beq.n	80084c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e0b8      	b.n	8008632 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0302 	and.w	r3, r3, #2
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d020      	beq.n	800850e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f003 0304 	and.w	r3, r3, #4
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d005      	beq.n	80084e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80084d8:	4b59      	ldr	r3, [pc, #356]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	4a58      	ldr	r2, [pc, #352]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 80084de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80084e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 0308 	and.w	r3, r3, #8
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d005      	beq.n	80084fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80084f0:	4b53      	ldr	r3, [pc, #332]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	4a52      	ldr	r2, [pc, #328]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 80084f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80084fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80084fc:	4b50      	ldr	r3, [pc, #320]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	494d      	ldr	r1, [pc, #308]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 800850a:	4313      	orrs	r3, r2
 800850c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f003 0301 	and.w	r3, r3, #1
 8008516:	2b00      	cmp	r3, #0
 8008518:	d040      	beq.n	800859c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	2b01      	cmp	r3, #1
 8008520:	d107      	bne.n	8008532 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008522:	4b47      	ldr	r3, [pc, #284]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d115      	bne.n	800855a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	e07f      	b.n	8008632 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	2b02      	cmp	r3, #2
 8008538:	d107      	bne.n	800854a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800853a:	4b41      	ldr	r3, [pc, #260]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008542:	2b00      	cmp	r3, #0
 8008544:	d109      	bne.n	800855a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	e073      	b.n	8008632 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800854a:	4b3d      	ldr	r3, [pc, #244]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f003 0302 	and.w	r3, r3, #2
 8008552:	2b00      	cmp	r3, #0
 8008554:	d101      	bne.n	800855a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	e06b      	b.n	8008632 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800855a:	4b39      	ldr	r3, [pc, #228]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	f023 0203 	bic.w	r2, r3, #3
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	4936      	ldr	r1, [pc, #216]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 8008568:	4313      	orrs	r3, r2
 800856a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800856c:	f7fe fab6 	bl	8006adc <HAL_GetTick>
 8008570:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008572:	e00a      	b.n	800858a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008574:	f7fe fab2 	bl	8006adc <HAL_GetTick>
 8008578:	4602      	mov	r2, r0
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008582:	4293      	cmp	r3, r2
 8008584:	d901      	bls.n	800858a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008586:	2303      	movs	r3, #3
 8008588:	e053      	b.n	8008632 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800858a:	4b2d      	ldr	r3, [pc, #180]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	f003 020c 	and.w	r2, r3, #12
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	429a      	cmp	r2, r3
 800859a:	d1eb      	bne.n	8008574 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800859c:	4b27      	ldr	r3, [pc, #156]	; (800863c <HAL_RCC_ClockConfig+0x1c0>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 0307 	and.w	r3, r3, #7
 80085a4:	683a      	ldr	r2, [r7, #0]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d210      	bcs.n	80085cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085aa:	4b24      	ldr	r3, [pc, #144]	; (800863c <HAL_RCC_ClockConfig+0x1c0>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f023 0207 	bic.w	r2, r3, #7
 80085b2:	4922      	ldr	r1, [pc, #136]	; (800863c <HAL_RCC_ClockConfig+0x1c0>)
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085ba:	4b20      	ldr	r3, [pc, #128]	; (800863c <HAL_RCC_ClockConfig+0x1c0>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f003 0307 	and.w	r3, r3, #7
 80085c2:	683a      	ldr	r2, [r7, #0]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d001      	beq.n	80085cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e032      	b.n	8008632 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f003 0304 	and.w	r3, r3, #4
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d008      	beq.n	80085ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80085d8:	4b19      	ldr	r3, [pc, #100]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	4916      	ldr	r1, [pc, #88]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 80085e6:	4313      	orrs	r3, r2
 80085e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f003 0308 	and.w	r3, r3, #8
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d009      	beq.n	800860a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80085f6:	4b12      	ldr	r3, [pc, #72]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	691b      	ldr	r3, [r3, #16]
 8008602:	00db      	lsls	r3, r3, #3
 8008604:	490e      	ldr	r1, [pc, #56]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 8008606:	4313      	orrs	r3, r2
 8008608:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800860a:	f000 f821 	bl	8008650 <HAL_RCC_GetSysClockFreq>
 800860e:	4602      	mov	r2, r0
 8008610:	4b0b      	ldr	r3, [pc, #44]	; (8008640 <HAL_RCC_ClockConfig+0x1c4>)
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	091b      	lsrs	r3, r3, #4
 8008616:	f003 030f 	and.w	r3, r3, #15
 800861a:	490a      	ldr	r1, [pc, #40]	; (8008644 <HAL_RCC_ClockConfig+0x1c8>)
 800861c:	5ccb      	ldrb	r3, [r1, r3]
 800861e:	fa22 f303 	lsr.w	r3, r2, r3
 8008622:	4a09      	ldr	r2, [pc, #36]	; (8008648 <HAL_RCC_ClockConfig+0x1cc>)
 8008624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008626:	4b09      	ldr	r3, [pc, #36]	; (800864c <HAL_RCC_ClockConfig+0x1d0>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4618      	mov	r0, r3
 800862c:	f7fe fa14 	bl	8006a58 <HAL_InitTick>

  return HAL_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	40022000 	.word	0x40022000
 8008640:	40021000 	.word	0x40021000
 8008644:	0800b134 	.word	0x0800b134
 8008648:	20000004 	.word	0x20000004
 800864c:	20000008 	.word	0x20000008

08008650 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008650:	b490      	push	{r4, r7}
 8008652:	b08a      	sub	sp, #40	; 0x28
 8008654:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008656:	4b2a      	ldr	r3, [pc, #168]	; (8008700 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008658:	1d3c      	adds	r4, r7, #4
 800865a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800865c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008660:	f240 2301 	movw	r3, #513	; 0x201
 8008664:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008666:	2300      	movs	r3, #0
 8008668:	61fb      	str	r3, [r7, #28]
 800866a:	2300      	movs	r3, #0
 800866c:	61bb      	str	r3, [r7, #24]
 800866e:	2300      	movs	r3, #0
 8008670:	627b      	str	r3, [r7, #36]	; 0x24
 8008672:	2300      	movs	r3, #0
 8008674:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008676:	2300      	movs	r3, #0
 8008678:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800867a:	4b22      	ldr	r3, [pc, #136]	; (8008704 <HAL_RCC_GetSysClockFreq+0xb4>)
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	f003 030c 	and.w	r3, r3, #12
 8008686:	2b04      	cmp	r3, #4
 8008688:	d002      	beq.n	8008690 <HAL_RCC_GetSysClockFreq+0x40>
 800868a:	2b08      	cmp	r3, #8
 800868c:	d003      	beq.n	8008696 <HAL_RCC_GetSysClockFreq+0x46>
 800868e:	e02d      	b.n	80086ec <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008690:	4b1d      	ldr	r3, [pc, #116]	; (8008708 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008692:	623b      	str	r3, [r7, #32]
      break;
 8008694:	e02d      	b.n	80086f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008696:	69fb      	ldr	r3, [r7, #28]
 8008698:	0c9b      	lsrs	r3, r3, #18
 800869a:	f003 030f 	and.w	r3, r3, #15
 800869e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80086a2:	4413      	add	r3, r2
 80086a4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80086a8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80086aa:	69fb      	ldr	r3, [r7, #28]
 80086ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d013      	beq.n	80086dc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80086b4:	4b13      	ldr	r3, [pc, #76]	; (8008704 <HAL_RCC_GetSysClockFreq+0xb4>)
 80086b6:	685b      	ldr	r3, [r3, #4]
 80086b8:	0c5b      	lsrs	r3, r3, #17
 80086ba:	f003 0301 	and.w	r3, r3, #1
 80086be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80086c2:	4413      	add	r3, r2
 80086c4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80086c8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	4a0e      	ldr	r2, [pc, #56]	; (8008708 <HAL_RCC_GetSysClockFreq+0xb8>)
 80086ce:	fb02 f203 	mul.w	r2, r2, r3
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80086d8:	627b      	str	r3, [r7, #36]	; 0x24
 80086da:	e004      	b.n	80086e6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	4a0b      	ldr	r2, [pc, #44]	; (800870c <HAL_RCC_GetSysClockFreq+0xbc>)
 80086e0:	fb02 f303 	mul.w	r3, r2, r3
 80086e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80086e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e8:	623b      	str	r3, [r7, #32]
      break;
 80086ea:	e002      	b.n	80086f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80086ec:	4b06      	ldr	r3, [pc, #24]	; (8008708 <HAL_RCC_GetSysClockFreq+0xb8>)
 80086ee:	623b      	str	r3, [r7, #32]
      break;
 80086f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80086f2:	6a3b      	ldr	r3, [r7, #32]
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3728      	adds	r7, #40	; 0x28
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bc90      	pop	{r4, r7}
 80086fc:	4770      	bx	lr
 80086fe:	bf00      	nop
 8008700:	0800b114 	.word	0x0800b114
 8008704:	40021000 	.word	0x40021000
 8008708:	007a1200 	.word	0x007a1200
 800870c:	003d0900 	.word	0x003d0900

08008710 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008710:	b480      	push	{r7}
 8008712:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008714:	4b02      	ldr	r3, [pc, #8]	; (8008720 <HAL_RCC_GetHCLKFreq+0x10>)
 8008716:	681b      	ldr	r3, [r3, #0]
}
 8008718:	4618      	mov	r0, r3
 800871a:	46bd      	mov	sp, r7
 800871c:	bc80      	pop	{r7}
 800871e:	4770      	bx	lr
 8008720:	20000004 	.word	0x20000004

08008724 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008728:	f7ff fff2 	bl	8008710 <HAL_RCC_GetHCLKFreq>
 800872c:	4602      	mov	r2, r0
 800872e:	4b05      	ldr	r3, [pc, #20]	; (8008744 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	0a1b      	lsrs	r3, r3, #8
 8008734:	f003 0307 	and.w	r3, r3, #7
 8008738:	4903      	ldr	r1, [pc, #12]	; (8008748 <HAL_RCC_GetPCLK1Freq+0x24>)
 800873a:	5ccb      	ldrb	r3, [r1, r3]
 800873c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008740:	4618      	mov	r0, r3
 8008742:	bd80      	pop	{r7, pc}
 8008744:	40021000 	.word	0x40021000
 8008748:	0800b144 	.word	0x0800b144

0800874c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008750:	f7ff ffde 	bl	8008710 <HAL_RCC_GetHCLKFreq>
 8008754:	4602      	mov	r2, r0
 8008756:	4b05      	ldr	r3, [pc, #20]	; (800876c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	0adb      	lsrs	r3, r3, #11
 800875c:	f003 0307 	and.w	r3, r3, #7
 8008760:	4903      	ldr	r1, [pc, #12]	; (8008770 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008762:	5ccb      	ldrb	r3, [r1, r3]
 8008764:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008768:	4618      	mov	r0, r3
 800876a:	bd80      	pop	{r7, pc}
 800876c:	40021000 	.word	0x40021000
 8008770:	0800b144 	.word	0x0800b144

08008774 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008774:	b480      	push	{r7}
 8008776:	b085      	sub	sp, #20
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800877c:	4b0a      	ldr	r3, [pc, #40]	; (80087a8 <RCC_Delay+0x34>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a0a      	ldr	r2, [pc, #40]	; (80087ac <RCC_Delay+0x38>)
 8008782:	fba2 2303 	umull	r2, r3, r2, r3
 8008786:	0a5b      	lsrs	r3, r3, #9
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	fb02 f303 	mul.w	r3, r2, r3
 800878e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008790:	bf00      	nop
  }
  while (Delay --);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	1e5a      	subs	r2, r3, #1
 8008796:	60fa      	str	r2, [r7, #12]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d1f9      	bne.n	8008790 <RCC_Delay+0x1c>
}
 800879c:	bf00      	nop
 800879e:	bf00      	nop
 80087a0:	3714      	adds	r7, #20
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bc80      	pop	{r7}
 80087a6:	4770      	bx	lr
 80087a8:	20000004 	.word	0x20000004
 80087ac:	10624dd3 	.word	0x10624dd3

080087b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b086      	sub	sp, #24
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80087b8:	2300      	movs	r3, #0
 80087ba:	613b      	str	r3, [r7, #16]
 80087bc:	2300      	movs	r3, #0
 80087be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 0301 	and.w	r3, r3, #1
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d07d      	beq.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80087cc:	2300      	movs	r3, #0
 80087ce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80087d0:	4b4f      	ldr	r3, [pc, #316]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80087d2:	69db      	ldr	r3, [r3, #28]
 80087d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d10d      	bne.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80087dc:	4b4c      	ldr	r3, [pc, #304]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80087de:	69db      	ldr	r3, [r3, #28]
 80087e0:	4a4b      	ldr	r2, [pc, #300]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80087e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087e6:	61d3      	str	r3, [r2, #28]
 80087e8:	4b49      	ldr	r3, [pc, #292]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80087ea:	69db      	ldr	r3, [r3, #28]
 80087ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087f0:	60bb      	str	r3, [r7, #8]
 80087f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087f4:	2301      	movs	r3, #1
 80087f6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087f8:	4b46      	ldr	r3, [pc, #280]	; (8008914 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008800:	2b00      	cmp	r3, #0
 8008802:	d118      	bne.n	8008836 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008804:	4b43      	ldr	r3, [pc, #268]	; (8008914 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a42      	ldr	r2, [pc, #264]	; (8008914 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800880a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800880e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008810:	f7fe f964 	bl	8006adc <HAL_GetTick>
 8008814:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008816:	e008      	b.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008818:	f7fe f960 	bl	8006adc <HAL_GetTick>
 800881c:	4602      	mov	r2, r0
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	2b64      	cmp	r3, #100	; 0x64
 8008824:	d901      	bls.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008826:	2303      	movs	r3, #3
 8008828:	e06d      	b.n	8008906 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800882a:	4b3a      	ldr	r3, [pc, #232]	; (8008914 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008832:	2b00      	cmp	r3, #0
 8008834:	d0f0      	beq.n	8008818 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008836:	4b36      	ldr	r3, [pc, #216]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008838:	6a1b      	ldr	r3, [r3, #32]
 800883a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800883e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d02e      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800884e:	68fa      	ldr	r2, [r7, #12]
 8008850:	429a      	cmp	r2, r3
 8008852:	d027      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008854:	4b2e      	ldr	r3, [pc, #184]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008856:	6a1b      	ldr	r3, [r3, #32]
 8008858:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800885c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800885e:	4b2e      	ldr	r3, [pc, #184]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008860:	2201      	movs	r2, #1
 8008862:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008864:	4b2c      	ldr	r3, [pc, #176]	; (8008918 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008866:	2200      	movs	r2, #0
 8008868:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800886a:	4a29      	ldr	r2, [pc, #164]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f003 0301 	and.w	r3, r3, #1
 8008876:	2b00      	cmp	r3, #0
 8008878:	d014      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800887a:	f7fe f92f 	bl	8006adc <HAL_GetTick>
 800887e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008880:	e00a      	b.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008882:	f7fe f92b 	bl	8006adc <HAL_GetTick>
 8008886:	4602      	mov	r2, r0
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	1ad3      	subs	r3, r2, r3
 800888c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008890:	4293      	cmp	r3, r2
 8008892:	d901      	bls.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008894:	2303      	movs	r3, #3
 8008896:	e036      	b.n	8008906 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008898:	4b1d      	ldr	r3, [pc, #116]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800889a:	6a1b      	ldr	r3, [r3, #32]
 800889c:	f003 0302 	and.w	r3, r3, #2
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d0ee      	beq.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80088a4:	4b1a      	ldr	r3, [pc, #104]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80088a6:	6a1b      	ldr	r3, [r3, #32]
 80088a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	4917      	ldr	r1, [pc, #92]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80088b2:	4313      	orrs	r3, r2
 80088b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80088b6:	7dfb      	ldrb	r3, [r7, #23]
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d105      	bne.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80088bc:	4b14      	ldr	r3, [pc, #80]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80088be:	69db      	ldr	r3, [r3, #28]
 80088c0:	4a13      	ldr	r2, [pc, #76]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80088c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80088c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f003 0302 	and.w	r3, r3, #2
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d008      	beq.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80088d4:	4b0e      	ldr	r3, [pc, #56]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	490b      	ldr	r1, [pc, #44]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80088e2:	4313      	orrs	r3, r2
 80088e4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 0310 	and.w	r3, r3, #16
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d008      	beq.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80088f2:	4b07      	ldr	r3, [pc, #28]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	68db      	ldr	r3, [r3, #12]
 80088fe:	4904      	ldr	r1, [pc, #16]	; (8008910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008900:	4313      	orrs	r3, r2
 8008902:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	3718      	adds	r7, #24
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	40021000 	.word	0x40021000
 8008914:	40007000 	.word	0x40007000
 8008918:	42420440 	.word	0x42420440

0800891c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800891c:	b590      	push	{r4, r7, lr}
 800891e:	b08d      	sub	sp, #52	; 0x34
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008924:	4b5a      	ldr	r3, [pc, #360]	; (8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8008926:	f107 040c 	add.w	r4, r7, #12
 800892a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800892c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008930:	f240 2301 	movw	r3, #513	; 0x201
 8008934:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008936:	2300      	movs	r3, #0
 8008938:	627b      	str	r3, [r7, #36]	; 0x24
 800893a:	2300      	movs	r3, #0
 800893c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800893e:	2300      	movs	r3, #0
 8008940:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008942:	2300      	movs	r3, #0
 8008944:	61fb      	str	r3, [r7, #28]
 8008946:	2300      	movs	r3, #0
 8008948:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2b10      	cmp	r3, #16
 800894e:	d00a      	beq.n	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b10      	cmp	r3, #16
 8008954:	f200 8091 	bhi.w	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2b01      	cmp	r3, #1
 800895c:	d04c      	beq.n	80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2b02      	cmp	r3, #2
 8008962:	d07c      	beq.n	8008a5e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8008964:	e089      	b.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8008966:	4b4b      	ldr	r3, [pc, #300]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800896c:	4b49      	ldr	r3, [pc, #292]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 8082 	beq.w	8008a7e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	0c9b      	lsrs	r3, r3, #18
 800897e:	f003 030f 	and.w	r3, r3, #15
 8008982:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008986:	4413      	add	r3, r2
 8008988:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800898c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008994:	2b00      	cmp	r3, #0
 8008996:	d018      	beq.n	80089ca <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008998:	4b3e      	ldr	r3, [pc, #248]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	0c5b      	lsrs	r3, r3, #17
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80089a6:	4413      	add	r3, r2
 80089a8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80089ac:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80089ae:	69fb      	ldr	r3, [r7, #28]
 80089b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d00d      	beq.n	80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80089b8:	4a37      	ldr	r2, [pc, #220]	; (8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80089ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80089c0:	6a3b      	ldr	r3, [r7, #32]
 80089c2:	fb02 f303 	mul.w	r3, r2, r3
 80089c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80089c8:	e004      	b.n	80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80089ca:	6a3b      	ldr	r3, [r7, #32]
 80089cc:	4a33      	ldr	r2, [pc, #204]	; (8008a9c <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80089ce:	fb02 f303 	mul.w	r3, r2, r3
 80089d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80089d4:	4b2f      	ldr	r3, [pc, #188]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80089e0:	d102      	bne.n	80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80089e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089e4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80089e6:	e04a      	b.n	8008a7e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 80089e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089ea:	005b      	lsls	r3, r3, #1
 80089ec:	4a2c      	ldr	r2, [pc, #176]	; (8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 80089ee:	fba2 2303 	umull	r2, r3, r2, r3
 80089f2:	085b      	lsrs	r3, r3, #1
 80089f4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80089f6:	e042      	b.n	8008a7e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 80089f8:	4b26      	ldr	r3, [pc, #152]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80089fa:	6a1b      	ldr	r3, [r3, #32]
 80089fc:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80089fe:	69fb      	ldr	r3, [r7, #28]
 8008a00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a08:	d108      	bne.n	8008a1c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	f003 0302 	and.w	r3, r3, #2
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d003      	beq.n	8008a1c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8008a14:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a18:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a1a:	e01f      	b.n	8008a5c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008a1c:	69fb      	ldr	r3, [r7, #28]
 8008a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a26:	d109      	bne.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8008a28:	4b1a      	ldr	r3, [pc, #104]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a2c:	f003 0302 	and.w	r3, r3, #2
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d003      	beq.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8008a34:	f649 4340 	movw	r3, #40000	; 0x9c40
 8008a38:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a3a:	e00f      	b.n	8008a5c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008a3c:	69fb      	ldr	r3, [r7, #28]
 8008a3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a46:	d11c      	bne.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8008a48:	4b12      	ldr	r3, [pc, #72]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d016      	beq.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8008a54:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008a58:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008a5a:	e012      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8008a5c:	e011      	b.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008a5e:	f7ff fe75 	bl	800874c <HAL_RCC_GetPCLK2Freq>
 8008a62:	4602      	mov	r2, r0
 8008a64:	4b0b      	ldr	r3, [pc, #44]	; (8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	0b9b      	lsrs	r3, r3, #14
 8008a6a:	f003 0303 	and.w	r3, r3, #3
 8008a6e:	3301      	adds	r3, #1
 8008a70:	005b      	lsls	r3, r3, #1
 8008a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a76:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008a78:	e004      	b.n	8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8008a7a:	bf00      	nop
 8008a7c:	e002      	b.n	8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8008a7e:	bf00      	nop
 8008a80:	e000      	b.n	8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8008a82:	bf00      	nop
    }
  }
  return (frequency);
 8008a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3734      	adds	r7, #52	; 0x34
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd90      	pop	{r4, r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	0800b124 	.word	0x0800b124
 8008a94:	40021000 	.word	0x40021000
 8008a98:	007a1200 	.word	0x007a1200
 8008a9c:	003d0900 	.word	0x003d0900
 8008aa0:	aaaaaaab 	.word	0xaaaaaaab

08008aa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d101      	bne.n	8008ab6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	e041      	b.n	8008b3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d106      	bne.n	8008ad0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7fd fdfe 	bl	80066cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2202      	movs	r2, #2
 8008ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	3304      	adds	r3, #4
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	4610      	mov	r0, r2
 8008ae4:	f000 fa44 	bl	8008f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2201      	movs	r2, #1
 8008b24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3708      	adds	r7, #8
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008b42:	b580      	push	{r7, lr}
 8008b44:	b082      	sub	sp, #8
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d101      	bne.n	8008b54 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008b50:	2301      	movs	r3, #1
 8008b52:	e041      	b.n	8008bd8 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b5a:	b2db      	uxtb	r3, r3
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d106      	bne.n	8008b6e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 f839 	bl	8008be0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2202      	movs	r2, #2
 8008b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	3304      	adds	r3, #4
 8008b7e:	4619      	mov	r1, r3
 8008b80:	4610      	mov	r0, r2
 8008b82:	f000 f9f5 	bl	8008f70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2201      	movs	r2, #1
 8008b8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2201      	movs	r2, #1
 8008b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2201      	movs	r2, #1
 8008b9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2201      	movs	r2, #1
 8008ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2201      	movs	r2, #1
 8008bba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2201      	movs	r2, #1
 8008bc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2201      	movs	r2, #1
 8008bca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3708      	adds	r7, #8
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b083      	sub	sp, #12
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008be8:	bf00      	nop
 8008bea:	370c      	adds	r7, #12
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bc80      	pop	{r7}
 8008bf0:	4770      	bx	lr
	...

08008bf4 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d109      	bne.n	8008c18 <HAL_TIM_OC_Start+0x24>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c0a:	b2db      	uxtb	r3, r3
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	bf14      	ite	ne
 8008c10:	2301      	movne	r3, #1
 8008c12:	2300      	moveq	r3, #0
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	e022      	b.n	8008c5e <HAL_TIM_OC_Start+0x6a>
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	2b04      	cmp	r3, #4
 8008c1c:	d109      	bne.n	8008c32 <HAL_TIM_OC_Start+0x3e>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	bf14      	ite	ne
 8008c2a:	2301      	movne	r3, #1
 8008c2c:	2300      	moveq	r3, #0
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	e015      	b.n	8008c5e <HAL_TIM_OC_Start+0x6a>
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	2b08      	cmp	r3, #8
 8008c36:	d109      	bne.n	8008c4c <HAL_TIM_OC_Start+0x58>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c3e:	b2db      	uxtb	r3, r3
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	bf14      	ite	ne
 8008c44:	2301      	movne	r3, #1
 8008c46:	2300      	moveq	r3, #0
 8008c48:	b2db      	uxtb	r3, r3
 8008c4a:	e008      	b.n	8008c5e <HAL_TIM_OC_Start+0x6a>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c52:	b2db      	uxtb	r3, r3
 8008c54:	2b01      	cmp	r3, #1
 8008c56:	bf14      	ite	ne
 8008c58:	2301      	movne	r3, #1
 8008c5a:	2300      	moveq	r3, #0
 8008c5c:	b2db      	uxtb	r3, r3
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d001      	beq.n	8008c66 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8008c62:	2301      	movs	r3, #1
 8008c64:	e05e      	b.n	8008d24 <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d104      	bne.n	8008c76 <HAL_TIM_OC_Start+0x82>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2202      	movs	r2, #2
 8008c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c74:	e013      	b.n	8008c9e <HAL_TIM_OC_Start+0xaa>
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	2b04      	cmp	r3, #4
 8008c7a:	d104      	bne.n	8008c86 <HAL_TIM_OC_Start+0x92>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2202      	movs	r2, #2
 8008c80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c84:	e00b      	b.n	8008c9e <HAL_TIM_OC_Start+0xaa>
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	2b08      	cmp	r3, #8
 8008c8a:	d104      	bne.n	8008c96 <HAL_TIM_OC_Start+0xa2>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2202      	movs	r2, #2
 8008c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c94:	e003      	b.n	8008c9e <HAL_TIM_OC_Start+0xaa>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2202      	movs	r2, #2
 8008c9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	6839      	ldr	r1, [r7, #0]
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f000 fbe2 	bl	8009470 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a1e      	ldr	r2, [pc, #120]	; (8008d2c <HAL_TIM_OC_Start+0x138>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d107      	bne.n	8008cc6 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008cc4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a18      	ldr	r2, [pc, #96]	; (8008d2c <HAL_TIM_OC_Start+0x138>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d00e      	beq.n	8008cee <HAL_TIM_OC_Start+0xfa>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cd8:	d009      	beq.n	8008cee <HAL_TIM_OC_Start+0xfa>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4a14      	ldr	r2, [pc, #80]	; (8008d30 <HAL_TIM_OC_Start+0x13c>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	d004      	beq.n	8008cee <HAL_TIM_OC_Start+0xfa>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	4a12      	ldr	r2, [pc, #72]	; (8008d34 <HAL_TIM_OC_Start+0x140>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d111      	bne.n	8008d12 <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	f003 0307 	and.w	r3, r3, #7
 8008cf8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2b06      	cmp	r3, #6
 8008cfe:	d010      	beq.n	8008d22 <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	681a      	ldr	r2, [r3, #0]
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f042 0201 	orr.w	r2, r2, #1
 8008d0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d10:	e007      	b.n	8008d22 <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	681a      	ldr	r2, [r3, #0]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f042 0201 	orr.w	r2, r2, #1
 8008d20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d22:	2300      	movs	r3, #0
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3710      	adds	r7, #16
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}
 8008d2c:	40012c00 	.word	0x40012c00
 8008d30:	40000400 	.word	0x40000400
 8008d34:	40000800 	.word	0x40000800

08008d38 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b084      	sub	sp, #16
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	60f8      	str	r0, [r7, #12]
 8008d40:	60b9      	str	r1, [r7, #8]
 8008d42:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d101      	bne.n	8008d52 <HAL_TIM_OC_ConfigChannel+0x1a>
 8008d4e:	2302      	movs	r3, #2
 8008d50:	e046      	b.n	8008de0 <HAL_TIM_OC_ConfigChannel+0xa8>
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2201      	movs	r2, #1
 8008d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2b0c      	cmp	r3, #12
 8008d5e:	d839      	bhi.n	8008dd4 <HAL_TIM_OC_ConfigChannel+0x9c>
 8008d60:	a201      	add	r2, pc, #4	; (adr r2, 8008d68 <HAL_TIM_OC_ConfigChannel+0x30>)
 8008d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d66:	bf00      	nop
 8008d68:	08008d9d 	.word	0x08008d9d
 8008d6c:	08008dd5 	.word	0x08008dd5
 8008d70:	08008dd5 	.word	0x08008dd5
 8008d74:	08008dd5 	.word	0x08008dd5
 8008d78:	08008dab 	.word	0x08008dab
 8008d7c:	08008dd5 	.word	0x08008dd5
 8008d80:	08008dd5 	.word	0x08008dd5
 8008d84:	08008dd5 	.word	0x08008dd5
 8008d88:	08008db9 	.word	0x08008db9
 8008d8c:	08008dd5 	.word	0x08008dd5
 8008d90:	08008dd5 	.word	0x08008dd5
 8008d94:	08008dd5 	.word	0x08008dd5
 8008d98:	08008dc7 	.word	0x08008dc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	68b9      	ldr	r1, [r7, #8]
 8008da2:	4618      	mov	r0, r3
 8008da4:	f000 f946 	bl	8009034 <TIM_OC1_SetConfig>
      break;
 8008da8:	e015      	b.n	8008dd6 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	68b9      	ldr	r1, [r7, #8]
 8008db0:	4618      	mov	r0, r3
 8008db2:	f000 f9a5 	bl	8009100 <TIM_OC2_SetConfig>
      break;
 8008db6:	e00e      	b.n	8008dd6 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	68b9      	ldr	r1, [r7, #8]
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f000 fa08 	bl	80091d4 <TIM_OC3_SetConfig>
      break;
 8008dc4:	e007      	b.n	8008dd6 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	68b9      	ldr	r1, [r7, #8]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f000 fa6b 	bl	80092a8 <TIM_OC4_SetConfig>
      break;
 8008dd2:	e000      	b.n	8008dd6 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8008dd4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008dde:	2300      	movs	r3, #0
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3710      	adds	r7, #16
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d101      	bne.n	8008e00 <HAL_TIM_ConfigClockSource+0x18>
 8008dfc:	2302      	movs	r3, #2
 8008dfe:	e0b3      	b.n	8008f68 <HAL_TIM_ConfigClockSource+0x180>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2201      	movs	r2, #1
 8008e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2202      	movs	r2, #2
 8008e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	689b      	ldr	r3, [r3, #8]
 8008e16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008e1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008e26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	68fa      	ldr	r2, [r7, #12]
 8008e2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e38:	d03e      	beq.n	8008eb8 <HAL_TIM_ConfigClockSource+0xd0>
 8008e3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e3e:	f200 8087 	bhi.w	8008f50 <HAL_TIM_ConfigClockSource+0x168>
 8008e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e46:	f000 8085 	beq.w	8008f54 <HAL_TIM_ConfigClockSource+0x16c>
 8008e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e4e:	d87f      	bhi.n	8008f50 <HAL_TIM_ConfigClockSource+0x168>
 8008e50:	2b70      	cmp	r3, #112	; 0x70
 8008e52:	d01a      	beq.n	8008e8a <HAL_TIM_ConfigClockSource+0xa2>
 8008e54:	2b70      	cmp	r3, #112	; 0x70
 8008e56:	d87b      	bhi.n	8008f50 <HAL_TIM_ConfigClockSource+0x168>
 8008e58:	2b60      	cmp	r3, #96	; 0x60
 8008e5a:	d050      	beq.n	8008efe <HAL_TIM_ConfigClockSource+0x116>
 8008e5c:	2b60      	cmp	r3, #96	; 0x60
 8008e5e:	d877      	bhi.n	8008f50 <HAL_TIM_ConfigClockSource+0x168>
 8008e60:	2b50      	cmp	r3, #80	; 0x50
 8008e62:	d03c      	beq.n	8008ede <HAL_TIM_ConfigClockSource+0xf6>
 8008e64:	2b50      	cmp	r3, #80	; 0x50
 8008e66:	d873      	bhi.n	8008f50 <HAL_TIM_ConfigClockSource+0x168>
 8008e68:	2b40      	cmp	r3, #64	; 0x40
 8008e6a:	d058      	beq.n	8008f1e <HAL_TIM_ConfigClockSource+0x136>
 8008e6c:	2b40      	cmp	r3, #64	; 0x40
 8008e6e:	d86f      	bhi.n	8008f50 <HAL_TIM_ConfigClockSource+0x168>
 8008e70:	2b30      	cmp	r3, #48	; 0x30
 8008e72:	d064      	beq.n	8008f3e <HAL_TIM_ConfigClockSource+0x156>
 8008e74:	2b30      	cmp	r3, #48	; 0x30
 8008e76:	d86b      	bhi.n	8008f50 <HAL_TIM_ConfigClockSource+0x168>
 8008e78:	2b20      	cmp	r3, #32
 8008e7a:	d060      	beq.n	8008f3e <HAL_TIM_ConfigClockSource+0x156>
 8008e7c:	2b20      	cmp	r3, #32
 8008e7e:	d867      	bhi.n	8008f50 <HAL_TIM_ConfigClockSource+0x168>
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d05c      	beq.n	8008f3e <HAL_TIM_ConfigClockSource+0x156>
 8008e84:	2b10      	cmp	r3, #16
 8008e86:	d05a      	beq.n	8008f3e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008e88:	e062      	b.n	8008f50 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6818      	ldr	r0, [r3, #0]
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	6899      	ldr	r1, [r3, #8]
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	685a      	ldr	r2, [r3, #4]
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	f000 faca 	bl	8009432 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008eac:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68fa      	ldr	r2, [r7, #12]
 8008eb4:	609a      	str	r2, [r3, #8]
      break;
 8008eb6:	e04e      	b.n	8008f56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6818      	ldr	r0, [r3, #0]
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	6899      	ldr	r1, [r3, #8]
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	685a      	ldr	r2, [r3, #4]
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	f000 fab3 	bl	8009432 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	689a      	ldr	r2, [r3, #8]
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008eda:	609a      	str	r2, [r3, #8]
      break;
 8008edc:	e03b      	b.n	8008f56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6818      	ldr	r0, [r3, #0]
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	6859      	ldr	r1, [r3, #4]
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	68db      	ldr	r3, [r3, #12]
 8008eea:	461a      	mov	r2, r3
 8008eec:	f000 fa2a 	bl	8009344 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2150      	movs	r1, #80	; 0x50
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f000 fa81 	bl	80093fe <TIM_ITRx_SetConfig>
      break;
 8008efc:	e02b      	b.n	8008f56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6818      	ldr	r0, [r3, #0]
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	6859      	ldr	r1, [r3, #4]
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	461a      	mov	r2, r3
 8008f0c:	f000 fa48 	bl	80093a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2160      	movs	r1, #96	; 0x60
 8008f16:	4618      	mov	r0, r3
 8008f18:	f000 fa71 	bl	80093fe <TIM_ITRx_SetConfig>
      break;
 8008f1c:	e01b      	b.n	8008f56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6818      	ldr	r0, [r3, #0]
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	6859      	ldr	r1, [r3, #4]
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	f000 fa0a 	bl	8009344 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2140      	movs	r1, #64	; 0x40
 8008f36:	4618      	mov	r0, r3
 8008f38:	f000 fa61 	bl	80093fe <TIM_ITRx_SetConfig>
      break;
 8008f3c:	e00b      	b.n	8008f56 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4619      	mov	r1, r3
 8008f48:	4610      	mov	r0, r2
 8008f4a:	f000 fa58 	bl	80093fe <TIM_ITRx_SetConfig>
        break;
 8008f4e:	e002      	b.n	8008f56 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008f50:	bf00      	nop
 8008f52:	e000      	b.n	8008f56 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008f54:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2201      	movs	r2, #1
 8008f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f66:	2300      	movs	r3, #0
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4a29      	ldr	r2, [pc, #164]	; (8009028 <TIM_Base_SetConfig+0xb8>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d00b      	beq.n	8008fa0 <TIM_Base_SetConfig+0x30>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f8e:	d007      	beq.n	8008fa0 <TIM_Base_SetConfig+0x30>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	4a26      	ldr	r2, [pc, #152]	; (800902c <TIM_Base_SetConfig+0xbc>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d003      	beq.n	8008fa0 <TIM_Base_SetConfig+0x30>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	4a25      	ldr	r2, [pc, #148]	; (8009030 <TIM_Base_SetConfig+0xc0>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d108      	bne.n	8008fb2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	68fa      	ldr	r2, [r7, #12]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	4a1c      	ldr	r2, [pc, #112]	; (8009028 <TIM_Base_SetConfig+0xb8>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d00b      	beq.n	8008fd2 <TIM_Base_SetConfig+0x62>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fc0:	d007      	beq.n	8008fd2 <TIM_Base_SetConfig+0x62>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	4a19      	ldr	r2, [pc, #100]	; (800902c <TIM_Base_SetConfig+0xbc>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d003      	beq.n	8008fd2 <TIM_Base_SetConfig+0x62>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	4a18      	ldr	r2, [pc, #96]	; (8009030 <TIM_Base_SetConfig+0xc0>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d108      	bne.n	8008fe4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	68db      	ldr	r3, [r3, #12]
 8008fde:	68fa      	ldr	r2, [r7, #12]
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	695b      	ldr	r3, [r3, #20]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	68fa      	ldr	r2, [r7, #12]
 8008ff6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	689a      	ldr	r2, [r3, #8]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	681a      	ldr	r2, [r3, #0]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	4a07      	ldr	r2, [pc, #28]	; (8009028 <TIM_Base_SetConfig+0xb8>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d103      	bne.n	8009018 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	691a      	ldr	r2, [r3, #16]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2201      	movs	r2, #1
 800901c:	615a      	str	r2, [r3, #20]
}
 800901e:	bf00      	nop
 8009020:	3714      	adds	r7, #20
 8009022:	46bd      	mov	sp, r7
 8009024:	bc80      	pop	{r7}
 8009026:	4770      	bx	lr
 8009028:	40012c00 	.word	0x40012c00
 800902c:	40000400 	.word	0x40000400
 8009030:	40000800 	.word	0x40000800

08009034 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009034:	b480      	push	{r7}
 8009036:	b087      	sub	sp, #28
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	f023 0201 	bic.w	r2, r3, #1
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6a1b      	ldr	r3, [r3, #32]
 800904e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	699b      	ldr	r3, [r3, #24]
 800905a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f023 0303 	bic.w	r3, r3, #3
 800906a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	68fa      	ldr	r2, [r7, #12]
 8009072:	4313      	orrs	r3, r2
 8009074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	f023 0302 	bic.w	r3, r3, #2
 800907c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	689b      	ldr	r3, [r3, #8]
 8009082:	697a      	ldr	r2, [r7, #20]
 8009084:	4313      	orrs	r3, r2
 8009086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	4a1c      	ldr	r2, [pc, #112]	; (80090fc <TIM_OC1_SetConfig+0xc8>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d10c      	bne.n	80090aa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	f023 0308 	bic.w	r3, r3, #8
 8009096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	697a      	ldr	r2, [r7, #20]
 800909e:	4313      	orrs	r3, r2
 80090a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	f023 0304 	bic.w	r3, r3, #4
 80090a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	4a13      	ldr	r2, [pc, #76]	; (80090fc <TIM_OC1_SetConfig+0xc8>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d111      	bne.n	80090d6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80090c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	695b      	ldr	r3, [r3, #20]
 80090c6:	693a      	ldr	r2, [r7, #16]
 80090c8:	4313      	orrs	r3, r2
 80090ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	699b      	ldr	r3, [r3, #24]
 80090d0:	693a      	ldr	r2, [r7, #16]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	693a      	ldr	r2, [r7, #16]
 80090da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	68fa      	ldr	r2, [r7, #12]
 80090e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	685a      	ldr	r2, [r3, #4]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	697a      	ldr	r2, [r7, #20]
 80090ee:	621a      	str	r2, [r3, #32]
}
 80090f0:	bf00      	nop
 80090f2:	371c      	adds	r7, #28
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bc80      	pop	{r7}
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop
 80090fc:	40012c00 	.word	0x40012c00

08009100 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009100:	b480      	push	{r7}
 8009102:	b087      	sub	sp, #28
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6a1b      	ldr	r3, [r3, #32]
 800910e:	f023 0210 	bic.w	r2, r3, #16
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6a1b      	ldr	r3, [r3, #32]
 800911a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	699b      	ldr	r3, [r3, #24]
 8009126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800912e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009136:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	021b      	lsls	r3, r3, #8
 800913e:	68fa      	ldr	r2, [r7, #12]
 8009140:	4313      	orrs	r3, r2
 8009142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	f023 0320 	bic.w	r3, r3, #32
 800914a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	011b      	lsls	r3, r3, #4
 8009152:	697a      	ldr	r2, [r7, #20]
 8009154:	4313      	orrs	r3, r2
 8009156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a1d      	ldr	r2, [pc, #116]	; (80091d0 <TIM_OC2_SetConfig+0xd0>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d10d      	bne.n	800917c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009166:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	011b      	lsls	r3, r3, #4
 800916e:	697a      	ldr	r2, [r7, #20]
 8009170:	4313      	orrs	r3, r2
 8009172:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800917a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	4a14      	ldr	r2, [pc, #80]	; (80091d0 <TIM_OC2_SetConfig+0xd0>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d113      	bne.n	80091ac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009184:	693b      	ldr	r3, [r7, #16]
 8009186:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800918a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009192:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	695b      	ldr	r3, [r3, #20]
 8009198:	009b      	lsls	r3, r3, #2
 800919a:	693a      	ldr	r2, [r7, #16]
 800919c:	4313      	orrs	r3, r2
 800919e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	699b      	ldr	r3, [r3, #24]
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	693a      	ldr	r2, [r7, #16]
 80091a8:	4313      	orrs	r3, r2
 80091aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	693a      	ldr	r2, [r7, #16]
 80091b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	685a      	ldr	r2, [r3, #4]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	697a      	ldr	r2, [r7, #20]
 80091c4:	621a      	str	r2, [r3, #32]
}
 80091c6:	bf00      	nop
 80091c8:	371c      	adds	r7, #28
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bc80      	pop	{r7}
 80091ce:	4770      	bx	lr
 80091d0:	40012c00 	.word	0x40012c00

080091d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b087      	sub	sp, #28
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6a1b      	ldr	r3, [r3, #32]
 80091e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6a1b      	ldr	r3, [r3, #32]
 80091ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	69db      	ldr	r3, [r3, #28]
 80091fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f023 0303 	bic.w	r3, r3, #3
 800920a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	68fa      	ldr	r2, [r7, #12]
 8009212:	4313      	orrs	r3, r2
 8009214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800921c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	689b      	ldr	r3, [r3, #8]
 8009222:	021b      	lsls	r3, r3, #8
 8009224:	697a      	ldr	r2, [r7, #20]
 8009226:	4313      	orrs	r3, r2
 8009228:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a1d      	ldr	r2, [pc, #116]	; (80092a4 <TIM_OC3_SetConfig+0xd0>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d10d      	bne.n	800924e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009238:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	68db      	ldr	r3, [r3, #12]
 800923e:	021b      	lsls	r3, r3, #8
 8009240:	697a      	ldr	r2, [r7, #20]
 8009242:	4313      	orrs	r3, r2
 8009244:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800924c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	4a14      	ldr	r2, [pc, #80]	; (80092a4 <TIM_OC3_SetConfig+0xd0>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d113      	bne.n	800927e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800925c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009264:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	695b      	ldr	r3, [r3, #20]
 800926a:	011b      	lsls	r3, r3, #4
 800926c:	693a      	ldr	r2, [r7, #16]
 800926e:	4313      	orrs	r3, r2
 8009270:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	699b      	ldr	r3, [r3, #24]
 8009276:	011b      	lsls	r3, r3, #4
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	4313      	orrs	r3, r2
 800927c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	693a      	ldr	r2, [r7, #16]
 8009282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	685a      	ldr	r2, [r3, #4]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	697a      	ldr	r2, [r7, #20]
 8009296:	621a      	str	r2, [r3, #32]
}
 8009298:	bf00      	nop
 800929a:	371c      	adds	r7, #28
 800929c:	46bd      	mov	sp, r7
 800929e:	bc80      	pop	{r7}
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop
 80092a4:	40012c00 	.word	0x40012c00

080092a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b087      	sub	sp, #28
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6a1b      	ldr	r3, [r3, #32]
 80092b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	69db      	ldr	r3, [r3, #28]
 80092ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	021b      	lsls	r3, r3, #8
 80092e6:	68fa      	ldr	r2, [r7, #12]
 80092e8:	4313      	orrs	r3, r2
 80092ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80092f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	031b      	lsls	r3, r3, #12
 80092fa:	693a      	ldr	r2, [r7, #16]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	4a0f      	ldr	r2, [pc, #60]	; (8009340 <TIM_OC4_SetConfig+0x98>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d109      	bne.n	800931c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800930e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	695b      	ldr	r3, [r3, #20]
 8009314:	019b      	lsls	r3, r3, #6
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	4313      	orrs	r3, r2
 800931a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	697a      	ldr	r2, [r7, #20]
 8009320:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	68fa      	ldr	r2, [r7, #12]
 8009326:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	685a      	ldr	r2, [r3, #4]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	693a      	ldr	r2, [r7, #16]
 8009334:	621a      	str	r2, [r3, #32]
}
 8009336:	bf00      	nop
 8009338:	371c      	adds	r7, #28
 800933a:	46bd      	mov	sp, r7
 800933c:	bc80      	pop	{r7}
 800933e:	4770      	bx	lr
 8009340:	40012c00 	.word	0x40012c00

08009344 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009344:	b480      	push	{r7}
 8009346:	b087      	sub	sp, #28
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	6a1b      	ldr	r3, [r3, #32]
 8009354:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	6a1b      	ldr	r3, [r3, #32]
 800935a:	f023 0201 	bic.w	r2, r3, #1
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	699b      	ldr	r3, [r3, #24]
 8009366:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009368:	693b      	ldr	r3, [r7, #16]
 800936a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800936e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	011b      	lsls	r3, r3, #4
 8009374:	693a      	ldr	r2, [r7, #16]
 8009376:	4313      	orrs	r3, r2
 8009378:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	f023 030a 	bic.w	r3, r3, #10
 8009380:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009382:	697a      	ldr	r2, [r7, #20]
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	4313      	orrs	r3, r2
 8009388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	693a      	ldr	r2, [r7, #16]
 800938e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	697a      	ldr	r2, [r7, #20]
 8009394:	621a      	str	r2, [r3, #32]
}
 8009396:	bf00      	nop
 8009398:	371c      	adds	r7, #28
 800939a:	46bd      	mov	sp, r7
 800939c:	bc80      	pop	{r7}
 800939e:	4770      	bx	lr

080093a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b087      	sub	sp, #28
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6a1b      	ldr	r3, [r3, #32]
 80093b0:	f023 0210 	bic.w	r2, r3, #16
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	699b      	ldr	r3, [r3, #24]
 80093bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	6a1b      	ldr	r3, [r3, #32]
 80093c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80093ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	031b      	lsls	r3, r3, #12
 80093d0:	697a      	ldr	r2, [r7, #20]
 80093d2:	4313      	orrs	r3, r2
 80093d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80093dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	011b      	lsls	r3, r3, #4
 80093e2:	693a      	ldr	r2, [r7, #16]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	697a      	ldr	r2, [r7, #20]
 80093ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	621a      	str	r2, [r3, #32]
}
 80093f4:	bf00      	nop
 80093f6:	371c      	adds	r7, #28
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bc80      	pop	{r7}
 80093fc:	4770      	bx	lr

080093fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80093fe:	b480      	push	{r7}
 8009400:	b085      	sub	sp, #20
 8009402:	af00      	add	r7, sp, #0
 8009404:	6078      	str	r0, [r7, #4]
 8009406:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009414:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009416:	683a      	ldr	r2, [r7, #0]
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	4313      	orrs	r3, r2
 800941c:	f043 0307 	orr.w	r3, r3, #7
 8009420:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	68fa      	ldr	r2, [r7, #12]
 8009426:	609a      	str	r2, [r3, #8]
}
 8009428:	bf00      	nop
 800942a:	3714      	adds	r7, #20
 800942c:	46bd      	mov	sp, r7
 800942e:	bc80      	pop	{r7}
 8009430:	4770      	bx	lr

08009432 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009432:	b480      	push	{r7}
 8009434:	b087      	sub	sp, #28
 8009436:	af00      	add	r7, sp, #0
 8009438:	60f8      	str	r0, [r7, #12]
 800943a:	60b9      	str	r1, [r7, #8]
 800943c:	607a      	str	r2, [r7, #4]
 800943e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	689b      	ldr	r3, [r3, #8]
 8009444:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800944c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	021a      	lsls	r2, r3, #8
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	431a      	orrs	r2, r3
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	4313      	orrs	r3, r2
 800945a:	697a      	ldr	r2, [r7, #20]
 800945c:	4313      	orrs	r3, r2
 800945e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	697a      	ldr	r2, [r7, #20]
 8009464:	609a      	str	r2, [r3, #8]
}
 8009466:	bf00      	nop
 8009468:	371c      	adds	r7, #28
 800946a:	46bd      	mov	sp, r7
 800946c:	bc80      	pop	{r7}
 800946e:	4770      	bx	lr

08009470 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009470:	b480      	push	{r7}
 8009472:	b087      	sub	sp, #28
 8009474:	af00      	add	r7, sp, #0
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	f003 031f 	and.w	r3, r3, #31
 8009482:	2201      	movs	r2, #1
 8009484:	fa02 f303 	lsl.w	r3, r2, r3
 8009488:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	6a1a      	ldr	r2, [r3, #32]
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	43db      	mvns	r3, r3
 8009492:	401a      	ands	r2, r3
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	6a1a      	ldr	r2, [r3, #32]
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	f003 031f 	and.w	r3, r3, #31
 80094a2:	6879      	ldr	r1, [r7, #4]
 80094a4:	fa01 f303 	lsl.w	r3, r1, r3
 80094a8:	431a      	orrs	r2, r3
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	621a      	str	r2, [r3, #32]
}
 80094ae:	bf00      	nop
 80094b0:	371c      	adds	r7, #28
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bc80      	pop	{r7}
 80094b6:	4770      	bx	lr

080094b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d101      	bne.n	80094d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094cc:	2302      	movs	r3, #2
 80094ce:	e046      	b.n	800955e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2201      	movs	r2, #1
 80094d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2202      	movs	r2, #2
 80094dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	4313      	orrs	r3, r2
 8009500:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68fa      	ldr	r2, [r7, #12]
 8009508:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a16      	ldr	r2, [pc, #88]	; (8009568 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d00e      	beq.n	8009532 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800951c:	d009      	beq.n	8009532 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a12      	ldr	r2, [pc, #72]	; (800956c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d004      	beq.n	8009532 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a10      	ldr	r2, [pc, #64]	; (8009570 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d10c      	bne.n	800954c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009538:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	68ba      	ldr	r2, [r7, #8]
 8009540:	4313      	orrs	r3, r2
 8009542:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	68ba      	ldr	r2, [r7, #8]
 800954a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2201      	movs	r2, #1
 8009550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800955c:	2300      	movs	r3, #0
}
 800955e:	4618      	mov	r0, r3
 8009560:	3714      	adds	r7, #20
 8009562:	46bd      	mov	sp, r7
 8009564:	bc80      	pop	{r7}
 8009566:	4770      	bx	lr
 8009568:	40012c00 	.word	0x40012c00
 800956c:	40000400 	.word	0x40000400
 8009570:	40000800 	.word	0x40000800

08009574 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009574:	b480      	push	{r7}
 8009576:	b085      	sub	sp, #20
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009588:	2b01      	cmp	r3, #1
 800958a:	d101      	bne.n	8009590 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800958c:	2302      	movs	r3, #2
 800958e:	e03d      	b.n	800960c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2201      	movs	r2, #1
 8009594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	68db      	ldr	r3, [r3, #12]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	4313      	orrs	r3, r2
 80095b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	4313      	orrs	r3, r2
 80095c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4313      	orrs	r3, r2
 80095ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	691b      	ldr	r3, [r3, #16]
 80095da:	4313      	orrs	r3, r2
 80095dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	4313      	orrs	r3, r2
 80095ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	69db      	ldr	r3, [r3, #28]
 80095f6:	4313      	orrs	r3, r2
 80095f8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	68fa      	ldr	r2, [r7, #12]
 8009600:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2200      	movs	r2, #0
 8009606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800960a:	2300      	movs	r3, #0
}
 800960c:	4618      	mov	r0, r3
 800960e:	3714      	adds	r7, #20
 8009610:	46bd      	mov	sp, r7
 8009612:	bc80      	pop	{r7}
 8009614:	4770      	bx	lr

08009616 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009616:	b580      	push	{r7, lr}
 8009618:	b082      	sub	sp, #8
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d101      	bne.n	8009628 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	e03f      	b.n	80096a8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800962e:	b2db      	uxtb	r3, r3
 8009630:	2b00      	cmp	r3, #0
 8009632:	d106      	bne.n	8009642 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2200      	movs	r2, #0
 8009638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f7fd f863 	bl	8006708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2224      	movs	r2, #36	; 0x24
 8009646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	68da      	ldr	r2, [r3, #12]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009658:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f000 fd26 	bl	800a0ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	691a      	ldr	r2, [r3, #16]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800966e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	695a      	ldr	r2, [r3, #20]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800967e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	68da      	ldr	r2, [r3, #12]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800968e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2220      	movs	r2, #32
 800969a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2220      	movs	r2, #32
 80096a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80096a6:	2300      	movs	r3, #0
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3708      	adds	r7, #8
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b08a      	sub	sp, #40	; 0x28
 80096b4:	af02      	add	r7, sp, #8
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	60b9      	str	r1, [r7, #8]
 80096ba:	603b      	str	r3, [r7, #0]
 80096bc:	4613      	mov	r3, r2
 80096be:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80096c0:	2300      	movs	r3, #0
 80096c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096ca:	b2db      	uxtb	r3, r3
 80096cc:	2b20      	cmp	r3, #32
 80096ce:	d17c      	bne.n	80097ca <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d002      	beq.n	80096dc <HAL_UART_Transmit+0x2c>
 80096d6:	88fb      	ldrh	r3, [r7, #6]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d101      	bne.n	80096e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	e075      	b.n	80097cc <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096e6:	2b01      	cmp	r3, #1
 80096e8:	d101      	bne.n	80096ee <HAL_UART_Transmit+0x3e>
 80096ea:	2302      	movs	r3, #2
 80096ec:	e06e      	b.n	80097cc <HAL_UART_Transmit+0x11c>
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2201      	movs	r2, #1
 80096f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2200      	movs	r2, #0
 80096fa:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	2221      	movs	r2, #33	; 0x21
 8009700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009704:	f7fd f9ea 	bl	8006adc <HAL_GetTick>
 8009708:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	88fa      	ldrh	r2, [r7, #6]
 800970e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	88fa      	ldrh	r2, [r7, #6]
 8009714:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	689b      	ldr	r3, [r3, #8]
 800971a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800971e:	d108      	bne.n	8009732 <HAL_UART_Transmit+0x82>
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	691b      	ldr	r3, [r3, #16]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d104      	bne.n	8009732 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009728:	2300      	movs	r3, #0
 800972a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	61bb      	str	r3, [r7, #24]
 8009730:	e003      	b.n	800973a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009736:	2300      	movs	r3, #0
 8009738:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009742:	e02a      	b.n	800979a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	9300      	str	r3, [sp, #0]
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	2200      	movs	r2, #0
 800974c:	2180      	movs	r1, #128	; 0x80
 800974e:	68f8      	ldr	r0, [r7, #12]
 8009750:	f000 fad9 	bl	8009d06 <UART_WaitOnFlagUntilTimeout>
 8009754:	4603      	mov	r3, r0
 8009756:	2b00      	cmp	r3, #0
 8009758:	d001      	beq.n	800975e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800975a:	2303      	movs	r3, #3
 800975c:	e036      	b.n	80097cc <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800975e:	69fb      	ldr	r3, [r7, #28]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d10b      	bne.n	800977c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009764:	69bb      	ldr	r3, [r7, #24]
 8009766:	881b      	ldrh	r3, [r3, #0]
 8009768:	461a      	mov	r2, r3
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009772:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009774:	69bb      	ldr	r3, [r7, #24]
 8009776:	3302      	adds	r3, #2
 8009778:	61bb      	str	r3, [r7, #24]
 800977a:	e007      	b.n	800978c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	781a      	ldrb	r2, [r3, #0]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009786:	69fb      	ldr	r3, [r7, #28]
 8009788:	3301      	adds	r3, #1
 800978a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009790:	b29b      	uxth	r3, r3
 8009792:	3b01      	subs	r3, #1
 8009794:	b29a      	uxth	r2, r3
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800979e:	b29b      	uxth	r3, r3
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1cf      	bne.n	8009744 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	9300      	str	r3, [sp, #0]
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	2200      	movs	r2, #0
 80097ac:	2140      	movs	r1, #64	; 0x40
 80097ae:	68f8      	ldr	r0, [r7, #12]
 80097b0:	f000 faa9 	bl	8009d06 <UART_WaitOnFlagUntilTimeout>
 80097b4:	4603      	mov	r3, r0
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d001      	beq.n	80097be <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80097ba:	2303      	movs	r3, #3
 80097bc:	e006      	b.n	80097cc <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	2220      	movs	r2, #32
 80097c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80097c6:	2300      	movs	r3, #0
 80097c8:	e000      	b.n	80097cc <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80097ca:	2302      	movs	r3, #2
  }
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3720      	adds	r7, #32
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}

080097d4 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b08a      	sub	sp, #40	; 0x28
 80097d8:	af02      	add	r7, sp, #8
 80097da:	60f8      	str	r0, [r7, #12]
 80097dc:	60b9      	str	r1, [r7, #8]
 80097de:	603b      	str	r3, [r7, #0]
 80097e0:	4613      	mov	r3, r2
 80097e2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80097e4:	2300      	movs	r3, #0
 80097e6:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80097ee:	b2db      	uxtb	r3, r3
 80097f0:	2b20      	cmp	r3, #32
 80097f2:	f040 808c 	bne.w	800990e <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d002      	beq.n	8009802 <HAL_UART_Receive+0x2e>
 80097fc:	88fb      	ldrh	r3, [r7, #6]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d101      	bne.n	8009806 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	e084      	b.n	8009910 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800980c:	2b01      	cmp	r3, #1
 800980e:	d101      	bne.n	8009814 <HAL_UART_Receive+0x40>
 8009810:	2302      	movs	r3, #2
 8009812:	e07d      	b.n	8009910 <HAL_UART_Receive+0x13c>
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2201      	movs	r2, #1
 8009818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2222      	movs	r2, #34	; 0x22
 8009826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2200      	movs	r2, #0
 800982e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009830:	f7fd f954 	bl	8006adc <HAL_GetTick>
 8009834:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	88fa      	ldrh	r2, [r7, #6]
 800983a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	88fa      	ldrh	r2, [r7, #6]
 8009840:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800984a:	d108      	bne.n	800985e <HAL_UART_Receive+0x8a>
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d104      	bne.n	800985e <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8009854:	2300      	movs	r3, #0
 8009856:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	61bb      	str	r3, [r7, #24]
 800985c:	e003      	b.n	8009866 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009862:	2300      	movs	r3, #0
 8009864:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2200      	movs	r2, #0
 800986a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800986e:	e043      	b.n	80098f8 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	2200      	movs	r2, #0
 8009878:	2120      	movs	r1, #32
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	f000 fa43 	bl	8009d06 <UART_WaitOnFlagUntilTimeout>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d001      	beq.n	800988a <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8009886:	2303      	movs	r3, #3
 8009888:	e042      	b.n	8009910 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800988a:	69fb      	ldr	r3, [r7, #28]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d10c      	bne.n	80098aa <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	b29b      	uxth	r3, r3
 8009898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800989c:	b29a      	uxth	r2, r3
 800989e:	69bb      	ldr	r3, [r7, #24]
 80098a0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80098a2:	69bb      	ldr	r3, [r7, #24]
 80098a4:	3302      	adds	r3, #2
 80098a6:	61bb      	str	r3, [r7, #24]
 80098a8:	e01f      	b.n	80098ea <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	689b      	ldr	r3, [r3, #8]
 80098ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098b2:	d007      	beq.n	80098c4 <HAL_UART_Receive+0xf0>
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d10a      	bne.n	80098d2 <HAL_UART_Receive+0xfe>
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d106      	bne.n	80098d2 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	b2da      	uxtb	r2, r3
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	701a      	strb	r2, [r3, #0]
 80098d0:	e008      	b.n	80098e4 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098de:	b2da      	uxtb	r2, r3
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80098e4:	69fb      	ldr	r3, [r7, #28]
 80098e6:	3301      	adds	r3, #1
 80098e8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	3b01      	subs	r3, #1
 80098f2:	b29a      	uxth	r2, r3
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d1b6      	bne.n	8009870 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	2220      	movs	r2, #32
 8009906:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800990a:	2300      	movs	r3, #0
 800990c:	e000      	b.n	8009910 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800990e:	2302      	movs	r3, #2
  }
}
 8009910:	4618      	mov	r0, r3
 8009912:	3720      	adds	r7, #32
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b084      	sub	sp, #16
 800991c:	af00      	add	r7, sp, #0
 800991e:	60f8      	str	r0, [r7, #12]
 8009920:	60b9      	str	r1, [r7, #8]
 8009922:	4613      	mov	r3, r2
 8009924:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b20      	cmp	r3, #32
 8009930:	d11d      	bne.n	800996e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d002      	beq.n	800993e <HAL_UART_Receive_IT+0x26>
 8009938:	88fb      	ldrh	r3, [r7, #6]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d101      	bne.n	8009942 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	e016      	b.n	8009970 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009948:	2b01      	cmp	r3, #1
 800994a:	d101      	bne.n	8009950 <HAL_UART_Receive_IT+0x38>
 800994c:	2302      	movs	r3, #2
 800994e:	e00f      	b.n	8009970 <HAL_UART_Receive_IT+0x58>
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2201      	movs	r2, #1
 8009954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2200      	movs	r2, #0
 800995c:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800995e:	88fb      	ldrh	r3, [r7, #6]
 8009960:	461a      	mov	r2, r3
 8009962:	68b9      	ldr	r1, [r7, #8]
 8009964:	68f8      	ldr	r0, [r7, #12]
 8009966:	f000 fa18 	bl	8009d9a <UART_Start_Receive_IT>
 800996a:	4603      	mov	r3, r0
 800996c:	e000      	b.n	8009970 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800996e:	2302      	movs	r3, #2
  }
}
 8009970:	4618      	mov	r0, r3
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b08a      	sub	sp, #40	; 0x28
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	68db      	ldr	r3, [r3, #12]
 800998e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	695b      	ldr	r3, [r3, #20]
 8009996:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8009998:	2300      	movs	r3, #0
 800999a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800999c:	2300      	movs	r3, #0
 800999e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80099a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a2:	f003 030f 	and.w	r3, r3, #15
 80099a6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d10d      	bne.n	80099ca <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80099ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b0:	f003 0320 	and.w	r3, r3, #32
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d008      	beq.n	80099ca <HAL_UART_IRQHandler+0x52>
 80099b8:	6a3b      	ldr	r3, [r7, #32]
 80099ba:	f003 0320 	and.w	r3, r3, #32
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d003      	beq.n	80099ca <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 fac9 	bl	8009f5a <UART_Receive_IT>
      return;
 80099c8:	e17b      	b.n	8009cc2 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80099ca:	69bb      	ldr	r3, [r7, #24]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 80b1 	beq.w	8009b34 <HAL_UART_IRQHandler+0x1bc>
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	f003 0301 	and.w	r3, r3, #1
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d105      	bne.n	80099e8 <HAL_UART_IRQHandler+0x70>
 80099dc:	6a3b      	ldr	r3, [r7, #32]
 80099de:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	f000 80a6 	beq.w	8009b34 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80099e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ea:	f003 0301 	and.w	r3, r3, #1
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d00a      	beq.n	8009a08 <HAL_UART_IRQHandler+0x90>
 80099f2:	6a3b      	ldr	r3, [r7, #32]
 80099f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d005      	beq.n	8009a08 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a00:	f043 0201 	orr.w	r2, r3, #1
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a0a:	f003 0304 	and.w	r3, r3, #4
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d00a      	beq.n	8009a28 <HAL_UART_IRQHandler+0xb0>
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	f003 0301 	and.w	r3, r3, #1
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d005      	beq.n	8009a28 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a20:	f043 0202 	orr.w	r2, r3, #2
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2a:	f003 0302 	and.w	r3, r3, #2
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d00a      	beq.n	8009a48 <HAL_UART_IRQHandler+0xd0>
 8009a32:	69fb      	ldr	r3, [r7, #28]
 8009a34:	f003 0301 	and.w	r3, r3, #1
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d005      	beq.n	8009a48 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a40:	f043 0204 	orr.w	r2, r3, #4
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4a:	f003 0308 	and.w	r3, r3, #8
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d00f      	beq.n	8009a72 <HAL_UART_IRQHandler+0xfa>
 8009a52:	6a3b      	ldr	r3, [r7, #32]
 8009a54:	f003 0320 	and.w	r3, r3, #32
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d104      	bne.n	8009a66 <HAL_UART_IRQHandler+0xee>
 8009a5c:	69fb      	ldr	r3, [r7, #28]
 8009a5e:	f003 0301 	and.w	r3, r3, #1
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d005      	beq.n	8009a72 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a6a:	f043 0208 	orr.w	r2, r3, #8
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	f000 811e 	beq.w	8009cb8 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7e:	f003 0320 	and.w	r3, r3, #32
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d007      	beq.n	8009a96 <HAL_UART_IRQHandler+0x11e>
 8009a86:	6a3b      	ldr	r3, [r7, #32]
 8009a88:	f003 0320 	and.w	r3, r3, #32
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d002      	beq.n	8009a96 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f000 fa62 	bl	8009f5a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	695b      	ldr	r3, [r3, #20]
 8009a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	bf14      	ite	ne
 8009aa4:	2301      	movne	r3, #1
 8009aa6:	2300      	moveq	r3, #0
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ab0:	f003 0308 	and.w	r3, r3, #8
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d102      	bne.n	8009abe <HAL_UART_IRQHandler+0x146>
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d031      	beq.n	8009b22 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f000 f9a4 	bl	8009e0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	695b      	ldr	r3, [r3, #20]
 8009aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d023      	beq.n	8009b1a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	695a      	ldr	r2, [r3, #20]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ae0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d013      	beq.n	8009b12 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aee:	4a76      	ldr	r2, [pc, #472]	; (8009cc8 <HAL_UART_IRQHandler+0x350>)
 8009af0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009af6:	4618      	mov	r0, r3
 8009af8:	f7fd fe0c 	bl	8007714 <HAL_DMA_Abort_IT>
 8009afc:	4603      	mov	r3, r0
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d016      	beq.n	8009b30 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b08:	687a      	ldr	r2, [r7, #4]
 8009b0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b10:	e00e      	b.n	8009b30 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 f8e3 	bl	8009cde <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b18:	e00a      	b.n	8009b30 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f000 f8df 	bl	8009cde <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b20:	e006      	b.n	8009b30 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f000 f8db 	bl	8009cde <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009b2e:	e0c3      	b.n	8009cb8 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b30:	bf00      	nop
    return;
 8009b32:	e0c1      	b.n	8009cb8 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	f040 80a1 	bne.w	8009c80 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b40:	f003 0310 	and.w	r3, r3, #16
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f000 809b 	beq.w	8009c80 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8009b4a:	6a3b      	ldr	r3, [r7, #32]
 8009b4c:	f003 0310 	and.w	r3, r3, #16
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	f000 8095 	beq.w	8009c80 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009b56:	2300      	movs	r3, #0
 8009b58:	60fb      	str	r3, [r7, #12]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	60fb      	str	r3, [r7, #12]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	685b      	ldr	r3, [r3, #4]
 8009b68:	60fb      	str	r3, [r7, #12]
 8009b6a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	695b      	ldr	r3, [r3, #20]
 8009b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d04e      	beq.n	8009c18 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8009b84:	8a3b      	ldrh	r3, [r7, #16]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	f000 8098 	beq.w	8009cbc <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009b90:	8a3a      	ldrh	r2, [r7, #16]
 8009b92:	429a      	cmp	r2, r3
 8009b94:	f080 8092 	bcs.w	8009cbc <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	8a3a      	ldrh	r2, [r7, #16]
 8009b9c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ba2:	699b      	ldr	r3, [r3, #24]
 8009ba4:	2b20      	cmp	r3, #32
 8009ba6:	d02b      	beq.n	8009c00 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	68da      	ldr	r2, [r3, #12]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009bb6:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	695a      	ldr	r2, [r3, #20]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f022 0201 	bic.w	r2, r2, #1
 8009bc6:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	695a      	ldr	r2, [r3, #20]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009bd6:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2220      	movs	r2, #32
 8009bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2200      	movs	r2, #0
 8009be4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	68da      	ldr	r2, [r3, #12]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f022 0210 	bic.w	r2, r2, #16
 8009bf4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fd fd4f 	bl	800769e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c08:	b29b      	uxth	r3, r3
 8009c0a:	1ad3      	subs	r3, r2, r3
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	4619      	mov	r1, r3
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 f86d 	bl	8009cf0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009c16:	e051      	b.n	8009cbc <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c20:	b29b      	uxth	r3, r3
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c2a:	b29b      	uxth	r3, r3
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d047      	beq.n	8009cc0 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8009c30:	8a7b      	ldrh	r3, [r7, #18]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d044      	beq.n	8009cc0 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	68da      	ldr	r2, [r3, #12]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009c44:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	695a      	ldr	r2, [r3, #20]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f022 0201 	bic.w	r2, r2, #1
 8009c54:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2220      	movs	r2, #32
 8009c5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2200      	movs	r2, #0
 8009c62:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	68da      	ldr	r2, [r3, #12]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f022 0210 	bic.w	r2, r2, #16
 8009c72:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009c74:	8a7b      	ldrh	r3, [r7, #18]
 8009c76:	4619      	mov	r1, r3
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f000 f839 	bl	8009cf0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009c7e:	e01f      	b.n	8009cc0 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d008      	beq.n	8009c9c <HAL_UART_IRQHandler+0x324>
 8009c8a:	6a3b      	ldr	r3, [r7, #32]
 8009c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d003      	beq.n	8009c9c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 f8f9 	bl	8009e8c <UART_Transmit_IT>
    return;
 8009c9a:	e012      	b.n	8009cc2 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d00d      	beq.n	8009cc2 <HAL_UART_IRQHandler+0x34a>
 8009ca6:	6a3b      	ldr	r3, [r7, #32]
 8009ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d008      	beq.n	8009cc2 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 f93a 	bl	8009f2a <UART_EndTransmit_IT>
    return;
 8009cb6:	e004      	b.n	8009cc2 <HAL_UART_IRQHandler+0x34a>
    return;
 8009cb8:	bf00      	nop
 8009cba:	e002      	b.n	8009cc2 <HAL_UART_IRQHandler+0x34a>
      return;
 8009cbc:	bf00      	nop
 8009cbe:	e000      	b.n	8009cc2 <HAL_UART_IRQHandler+0x34a>
      return;
 8009cc0:	bf00      	nop
  }
}
 8009cc2:	3728      	adds	r7, #40	; 0x28
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}
 8009cc8:	08009e65 	.word	0x08009e65

08009ccc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b083      	sub	sp, #12
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009cd4:	bf00      	nop
 8009cd6:	370c      	adds	r7, #12
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bc80      	pop	{r7}
 8009cdc:	4770      	bx	lr

08009cde <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009cde:	b480      	push	{r7}
 8009ce0:	b083      	sub	sp, #12
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009ce6:	bf00      	nop
 8009ce8:	370c      	adds	r7, #12
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bc80      	pop	{r7}
 8009cee:	4770      	bx	lr

08009cf0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b083      	sub	sp, #12
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	460b      	mov	r3, r1
 8009cfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009cfc:	bf00      	nop
 8009cfe:	370c      	adds	r7, #12
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bc80      	pop	{r7}
 8009d04:	4770      	bx	lr

08009d06 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b084      	sub	sp, #16
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	60f8      	str	r0, [r7, #12]
 8009d0e:	60b9      	str	r1, [r7, #8]
 8009d10:	603b      	str	r3, [r7, #0]
 8009d12:	4613      	mov	r3, r2
 8009d14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d16:	e02c      	b.n	8009d72 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d18:	69bb      	ldr	r3, [r7, #24]
 8009d1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d1e:	d028      	beq.n	8009d72 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009d20:	69bb      	ldr	r3, [r7, #24]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d007      	beq.n	8009d36 <UART_WaitOnFlagUntilTimeout+0x30>
 8009d26:	f7fc fed9 	bl	8006adc <HAL_GetTick>
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	1ad3      	subs	r3, r2, r3
 8009d30:	69ba      	ldr	r2, [r7, #24]
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d21d      	bcs.n	8009d72 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68da      	ldr	r2, [r3, #12]
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009d44:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	695a      	ldr	r2, [r3, #20]
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f022 0201 	bic.w	r2, r2, #1
 8009d54:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2220      	movs	r2, #32
 8009d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	2220      	movs	r2, #32
 8009d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009d6e:	2303      	movs	r3, #3
 8009d70:	e00f      	b.n	8009d92 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	681a      	ldr	r2, [r3, #0]
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	4013      	ands	r3, r2
 8009d7c:	68ba      	ldr	r2, [r7, #8]
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	bf0c      	ite	eq
 8009d82:	2301      	moveq	r3, #1
 8009d84:	2300      	movne	r3, #0
 8009d86:	b2db      	uxtb	r3, r3
 8009d88:	461a      	mov	r2, r3
 8009d8a:	79fb      	ldrb	r3, [r7, #7]
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	d0c3      	beq.n	8009d18 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009d90:	2300      	movs	r3, #0
}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3710      	adds	r7, #16
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}

08009d9a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d9a:	b480      	push	{r7}
 8009d9c:	b085      	sub	sp, #20
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	60f8      	str	r0, [r7, #12]
 8009da2:	60b9      	str	r1, [r7, #8]
 8009da4:	4613      	mov	r3, r2
 8009da6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	68ba      	ldr	r2, [r7, #8]
 8009dac:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	88fa      	ldrh	r2, [r7, #6]
 8009db2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	88fa      	ldrh	r2, [r7, #6]
 8009db8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	2222      	movs	r2, #34	; 0x22
 8009dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	2200      	movs	r2, #0
 8009dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	68da      	ldr	r2, [r3, #12]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009dde:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	695a      	ldr	r2, [r3, #20]
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f042 0201 	orr.w	r2, r2, #1
 8009dee:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	68da      	ldr	r2, [r3, #12]
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f042 0220 	orr.w	r2, r2, #32
 8009dfe:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009e00:	2300      	movs	r3, #0
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3714      	adds	r7, #20
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bc80      	pop	{r7}
 8009e0a:	4770      	bx	lr

08009e0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b083      	sub	sp, #12
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	68da      	ldr	r2, [r3, #12]
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009e22:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	695a      	ldr	r2, [r3, #20]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f022 0201 	bic.w	r2, r2, #1
 8009e32:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d107      	bne.n	8009e4c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	68da      	ldr	r2, [r3, #12]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f022 0210 	bic.w	r2, r2, #16
 8009e4a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2220      	movs	r2, #32
 8009e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009e5a:	bf00      	nop
 8009e5c:	370c      	adds	r7, #12
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bc80      	pop	{r7}
 8009e62:	4770      	bx	lr

08009e64 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2200      	movs	r2, #0
 8009e76:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e7e:	68f8      	ldr	r0, [r7, #12]
 8009e80:	f7ff ff2d 	bl	8009cde <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e84:	bf00      	nop
 8009e86:	3710      	adds	r7, #16
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b085      	sub	sp, #20
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e9a:	b2db      	uxtb	r3, r3
 8009e9c:	2b21      	cmp	r3, #33	; 0x21
 8009e9e:	d13e      	bne.n	8009f1e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	689b      	ldr	r3, [r3, #8]
 8009ea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ea8:	d114      	bne.n	8009ed4 <UART_Transmit_IT+0x48>
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	691b      	ldr	r3, [r3, #16]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d110      	bne.n	8009ed4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6a1b      	ldr	r3, [r3, #32]
 8009eb6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	881b      	ldrh	r3, [r3, #0]
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ec6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6a1b      	ldr	r3, [r3, #32]
 8009ecc:	1c9a      	adds	r2, r3, #2
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	621a      	str	r2, [r3, #32]
 8009ed2:	e008      	b.n	8009ee6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6a1b      	ldr	r3, [r3, #32]
 8009ed8:	1c59      	adds	r1, r3, #1
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	6211      	str	r1, [r2, #32]
 8009ede:	781a      	ldrb	r2, [r3, #0]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	3b01      	subs	r3, #1
 8009eee:	b29b      	uxth	r3, r3
 8009ef0:	687a      	ldr	r2, [r7, #4]
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d10f      	bne.n	8009f1a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	68da      	ldr	r2, [r3, #12]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009f08:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	68da      	ldr	r2, [r3, #12]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f18:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	e000      	b.n	8009f20 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009f1e:	2302      	movs	r3, #2
  }
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3714      	adds	r7, #20
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bc80      	pop	{r7}
 8009f28:	4770      	bx	lr

08009f2a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f2a:	b580      	push	{r7, lr}
 8009f2c:	b082      	sub	sp, #8
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	68da      	ldr	r2, [r3, #12]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f40:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2220      	movs	r2, #32
 8009f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f7ff febe 	bl	8009ccc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009f50:	2300      	movs	r3, #0
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3708      	adds	r7, #8
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009f5a:	b580      	push	{r7, lr}
 8009f5c:	b086      	sub	sp, #24
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009f68:	b2db      	uxtb	r3, r3
 8009f6a:	2b22      	cmp	r3, #34	; 0x22
 8009f6c:	f040 8099 	bne.w	800a0a2 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f78:	d117      	bne.n	8009faa <UART_Receive_IT+0x50>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	691b      	ldr	r3, [r3, #16]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d113      	bne.n	8009faa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009f82:	2300      	movs	r3, #0
 8009f84:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f8a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	685b      	ldr	r3, [r3, #4]
 8009f92:	b29b      	uxth	r3, r3
 8009f94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f98:	b29a      	uxth	r2, r3
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fa2:	1c9a      	adds	r2, r3, #2
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	629a      	str	r2, [r3, #40]	; 0x28
 8009fa8:	e026      	b.n	8009ff8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fae:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	689b      	ldr	r3, [r3, #8]
 8009fb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fbc:	d007      	beq.n	8009fce <UART_Receive_IT+0x74>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	689b      	ldr	r3, [r3, #8]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d10a      	bne.n	8009fdc <UART_Receive_IT+0x82>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d106      	bne.n	8009fdc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	b2da      	uxtb	r2, r3
 8009fd6:	697b      	ldr	r3, [r7, #20]
 8009fd8:	701a      	strb	r2, [r3, #0]
 8009fda:	e008      	b.n	8009fee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	b2db      	uxtb	r3, r3
 8009fe4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fe8:	b2da      	uxtb	r2, r3
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ff2:	1c5a      	adds	r2, r3, #1
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	3b01      	subs	r3, #1
 800a000:	b29b      	uxth	r3, r3
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	4619      	mov	r1, r3
 800a006:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d148      	bne.n	800a09e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	68da      	ldr	r2, [r3, #12]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f022 0220 	bic.w	r2, r2, #32
 800a01a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	68da      	ldr	r2, [r3, #12]
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a02a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	695a      	ldr	r2, [r3, #20]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f022 0201 	bic.w	r2, r2, #1
 800a03a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2220      	movs	r2, #32
 800a040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a048:	2b01      	cmp	r3, #1
 800a04a:	d123      	bne.n	800a094 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2200      	movs	r2, #0
 800a050:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	68da      	ldr	r2, [r3, #12]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f022 0210 	bic.w	r2, r2, #16
 800a060:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f003 0310 	and.w	r3, r3, #16
 800a06c:	2b10      	cmp	r3, #16
 800a06e:	d10a      	bne.n	800a086 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a070:	2300      	movs	r3, #0
 800a072:	60fb      	str	r3, [r7, #12]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	60fb      	str	r3, [r7, #12]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	685b      	ldr	r3, [r3, #4]
 800a082:	60fb      	str	r3, [r7, #12]
 800a084:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a08a:	4619      	mov	r1, r3
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f7ff fe2f 	bl	8009cf0 <HAL_UARTEx_RxEventCallback>
 800a092:	e002      	b.n	800a09a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f7fc f927 	bl	80062e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a09a:	2300      	movs	r3, #0
 800a09c:	e002      	b.n	800a0a4 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	e000      	b.n	800a0a4 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800a0a2:	2302      	movs	r3, #2
  }
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3718      	adds	r7, #24
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}

0800a0ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b084      	sub	sp, #16
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	691b      	ldr	r3, [r3, #16]
 800a0ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	68da      	ldr	r2, [r3, #12]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	689a      	ldr	r2, [r3, #8]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	691b      	ldr	r3, [r3, #16]
 800a0d2:	431a      	orrs	r2, r3
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	695b      	ldr	r3, [r3, #20]
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a0e6:	f023 030c 	bic.w	r3, r3, #12
 800a0ea:	687a      	ldr	r2, [r7, #4]
 800a0ec:	6812      	ldr	r2, [r2, #0]
 800a0ee:	68b9      	ldr	r1, [r7, #8]
 800a0f0:	430b      	orrs	r3, r1
 800a0f2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	695b      	ldr	r3, [r3, #20]
 800a0fa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	699a      	ldr	r2, [r3, #24]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	430a      	orrs	r2, r1
 800a108:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a2c      	ldr	r2, [pc, #176]	; (800a1c0 <UART_SetConfig+0x114>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d103      	bne.n	800a11c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a114:	f7fe fb1a 	bl	800874c <HAL_RCC_GetPCLK2Freq>
 800a118:	60f8      	str	r0, [r7, #12]
 800a11a:	e002      	b.n	800a122 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a11c:	f7fe fb02 	bl	8008724 <HAL_RCC_GetPCLK1Freq>
 800a120:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a122:	68fa      	ldr	r2, [r7, #12]
 800a124:	4613      	mov	r3, r2
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	4413      	add	r3, r2
 800a12a:	009a      	lsls	r2, r3, #2
 800a12c:	441a      	add	r2, r3
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	009b      	lsls	r3, r3, #2
 800a134:	fbb2 f3f3 	udiv	r3, r2, r3
 800a138:	4a22      	ldr	r2, [pc, #136]	; (800a1c4 <UART_SetConfig+0x118>)
 800a13a:	fba2 2303 	umull	r2, r3, r2, r3
 800a13e:	095b      	lsrs	r3, r3, #5
 800a140:	0119      	lsls	r1, r3, #4
 800a142:	68fa      	ldr	r2, [r7, #12]
 800a144:	4613      	mov	r3, r2
 800a146:	009b      	lsls	r3, r3, #2
 800a148:	4413      	add	r3, r2
 800a14a:	009a      	lsls	r2, r3, #2
 800a14c:	441a      	add	r2, r3
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	685b      	ldr	r3, [r3, #4]
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	fbb2 f2f3 	udiv	r2, r2, r3
 800a158:	4b1a      	ldr	r3, [pc, #104]	; (800a1c4 <UART_SetConfig+0x118>)
 800a15a:	fba3 0302 	umull	r0, r3, r3, r2
 800a15e:	095b      	lsrs	r3, r3, #5
 800a160:	2064      	movs	r0, #100	; 0x64
 800a162:	fb00 f303 	mul.w	r3, r0, r3
 800a166:	1ad3      	subs	r3, r2, r3
 800a168:	011b      	lsls	r3, r3, #4
 800a16a:	3332      	adds	r3, #50	; 0x32
 800a16c:	4a15      	ldr	r2, [pc, #84]	; (800a1c4 <UART_SetConfig+0x118>)
 800a16e:	fba2 2303 	umull	r2, r3, r2, r3
 800a172:	095b      	lsrs	r3, r3, #5
 800a174:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a178:	4419      	add	r1, r3
 800a17a:	68fa      	ldr	r2, [r7, #12]
 800a17c:	4613      	mov	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	4413      	add	r3, r2
 800a182:	009a      	lsls	r2, r3, #2
 800a184:	441a      	add	r2, r3
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	009b      	lsls	r3, r3, #2
 800a18c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a190:	4b0c      	ldr	r3, [pc, #48]	; (800a1c4 <UART_SetConfig+0x118>)
 800a192:	fba3 0302 	umull	r0, r3, r3, r2
 800a196:	095b      	lsrs	r3, r3, #5
 800a198:	2064      	movs	r0, #100	; 0x64
 800a19a:	fb00 f303 	mul.w	r3, r0, r3
 800a19e:	1ad3      	subs	r3, r2, r3
 800a1a0:	011b      	lsls	r3, r3, #4
 800a1a2:	3332      	adds	r3, #50	; 0x32
 800a1a4:	4a07      	ldr	r2, [pc, #28]	; (800a1c4 <UART_SetConfig+0x118>)
 800a1a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1aa:	095b      	lsrs	r3, r3, #5
 800a1ac:	f003 020f 	and.w	r2, r3, #15
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	440a      	add	r2, r1
 800a1b6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a1b8:	bf00      	nop
 800a1ba:	3710      	adds	r7, #16
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}
 800a1c0:	40013800 	.word	0x40013800
 800a1c4:	51eb851f 	.word	0x51eb851f

0800a1c8 <__errno>:
 800a1c8:	4b01      	ldr	r3, [pc, #4]	; (800a1d0 <__errno+0x8>)
 800a1ca:	6818      	ldr	r0, [r3, #0]
 800a1cc:	4770      	bx	lr
 800a1ce:	bf00      	nop
 800a1d0:	20000010 	.word	0x20000010

0800a1d4 <__libc_init_array>:
 800a1d4:	b570      	push	{r4, r5, r6, lr}
 800a1d6:	2600      	movs	r6, #0
 800a1d8:	4d0c      	ldr	r5, [pc, #48]	; (800a20c <__libc_init_array+0x38>)
 800a1da:	4c0d      	ldr	r4, [pc, #52]	; (800a210 <__libc_init_array+0x3c>)
 800a1dc:	1b64      	subs	r4, r4, r5
 800a1de:	10a4      	asrs	r4, r4, #2
 800a1e0:	42a6      	cmp	r6, r4
 800a1e2:	d109      	bne.n	800a1f8 <__libc_init_array+0x24>
 800a1e4:	f000 ff82 	bl	800b0ec <_init>
 800a1e8:	2600      	movs	r6, #0
 800a1ea:	4d0a      	ldr	r5, [pc, #40]	; (800a214 <__libc_init_array+0x40>)
 800a1ec:	4c0a      	ldr	r4, [pc, #40]	; (800a218 <__libc_init_array+0x44>)
 800a1ee:	1b64      	subs	r4, r4, r5
 800a1f0:	10a4      	asrs	r4, r4, #2
 800a1f2:	42a6      	cmp	r6, r4
 800a1f4:	d105      	bne.n	800a202 <__libc_init_array+0x2e>
 800a1f6:	bd70      	pop	{r4, r5, r6, pc}
 800a1f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1fc:	4798      	blx	r3
 800a1fe:	3601      	adds	r6, #1
 800a200:	e7ee      	b.n	800a1e0 <__libc_init_array+0xc>
 800a202:	f855 3b04 	ldr.w	r3, [r5], #4
 800a206:	4798      	blx	r3
 800a208:	3601      	adds	r6, #1
 800a20a:	e7f2      	b.n	800a1f2 <__libc_init_array+0x1e>
 800a20c:	0800b1e4 	.word	0x0800b1e4
 800a210:	0800b1e4 	.word	0x0800b1e4
 800a214:	0800b1e4 	.word	0x0800b1e4
 800a218:	0800b1e8 	.word	0x0800b1e8

0800a21c <memset>:
 800a21c:	4603      	mov	r3, r0
 800a21e:	4402      	add	r2, r0
 800a220:	4293      	cmp	r3, r2
 800a222:	d100      	bne.n	800a226 <memset+0xa>
 800a224:	4770      	bx	lr
 800a226:	f803 1b01 	strb.w	r1, [r3], #1
 800a22a:	e7f9      	b.n	800a220 <memset+0x4>

0800a22c <iprintf>:
 800a22c:	b40f      	push	{r0, r1, r2, r3}
 800a22e:	4b0a      	ldr	r3, [pc, #40]	; (800a258 <iprintf+0x2c>)
 800a230:	b513      	push	{r0, r1, r4, lr}
 800a232:	681c      	ldr	r4, [r3, #0]
 800a234:	b124      	cbz	r4, 800a240 <iprintf+0x14>
 800a236:	69a3      	ldr	r3, [r4, #24]
 800a238:	b913      	cbnz	r3, 800a240 <iprintf+0x14>
 800a23a:	4620      	mov	r0, r4
 800a23c:	f000 f866 	bl	800a30c <__sinit>
 800a240:	ab05      	add	r3, sp, #20
 800a242:	4620      	mov	r0, r4
 800a244:	9a04      	ldr	r2, [sp, #16]
 800a246:	68a1      	ldr	r1, [r4, #8]
 800a248:	9301      	str	r3, [sp, #4]
 800a24a:	f000 f981 	bl	800a550 <_vfiprintf_r>
 800a24e:	b002      	add	sp, #8
 800a250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a254:	b004      	add	sp, #16
 800a256:	4770      	bx	lr
 800a258:	20000010 	.word	0x20000010

0800a25c <std>:
 800a25c:	2300      	movs	r3, #0
 800a25e:	b510      	push	{r4, lr}
 800a260:	4604      	mov	r4, r0
 800a262:	e9c0 3300 	strd	r3, r3, [r0]
 800a266:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a26a:	6083      	str	r3, [r0, #8]
 800a26c:	8181      	strh	r1, [r0, #12]
 800a26e:	6643      	str	r3, [r0, #100]	; 0x64
 800a270:	81c2      	strh	r2, [r0, #14]
 800a272:	6183      	str	r3, [r0, #24]
 800a274:	4619      	mov	r1, r3
 800a276:	2208      	movs	r2, #8
 800a278:	305c      	adds	r0, #92	; 0x5c
 800a27a:	f7ff ffcf 	bl	800a21c <memset>
 800a27e:	4b05      	ldr	r3, [pc, #20]	; (800a294 <std+0x38>)
 800a280:	6224      	str	r4, [r4, #32]
 800a282:	6263      	str	r3, [r4, #36]	; 0x24
 800a284:	4b04      	ldr	r3, [pc, #16]	; (800a298 <std+0x3c>)
 800a286:	62a3      	str	r3, [r4, #40]	; 0x28
 800a288:	4b04      	ldr	r3, [pc, #16]	; (800a29c <std+0x40>)
 800a28a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a28c:	4b04      	ldr	r3, [pc, #16]	; (800a2a0 <std+0x44>)
 800a28e:	6323      	str	r3, [r4, #48]	; 0x30
 800a290:	bd10      	pop	{r4, pc}
 800a292:	bf00      	nop
 800a294:	0800aafd 	.word	0x0800aafd
 800a298:	0800ab1f 	.word	0x0800ab1f
 800a29c:	0800ab57 	.word	0x0800ab57
 800a2a0:	0800ab7b 	.word	0x0800ab7b

0800a2a4 <_cleanup_r>:
 800a2a4:	4901      	ldr	r1, [pc, #4]	; (800a2ac <_cleanup_r+0x8>)
 800a2a6:	f000 b8af 	b.w	800a408 <_fwalk_reent>
 800a2aa:	bf00      	nop
 800a2ac:	0800ae55 	.word	0x0800ae55

0800a2b0 <__sfmoreglue>:
 800a2b0:	b570      	push	{r4, r5, r6, lr}
 800a2b2:	2568      	movs	r5, #104	; 0x68
 800a2b4:	1e4a      	subs	r2, r1, #1
 800a2b6:	4355      	muls	r5, r2
 800a2b8:	460e      	mov	r6, r1
 800a2ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a2be:	f000 f8c5 	bl	800a44c <_malloc_r>
 800a2c2:	4604      	mov	r4, r0
 800a2c4:	b140      	cbz	r0, 800a2d8 <__sfmoreglue+0x28>
 800a2c6:	2100      	movs	r1, #0
 800a2c8:	e9c0 1600 	strd	r1, r6, [r0]
 800a2cc:	300c      	adds	r0, #12
 800a2ce:	60a0      	str	r0, [r4, #8]
 800a2d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a2d4:	f7ff ffa2 	bl	800a21c <memset>
 800a2d8:	4620      	mov	r0, r4
 800a2da:	bd70      	pop	{r4, r5, r6, pc}

0800a2dc <__sfp_lock_acquire>:
 800a2dc:	4801      	ldr	r0, [pc, #4]	; (800a2e4 <__sfp_lock_acquire+0x8>)
 800a2de:	f000 b8b3 	b.w	800a448 <__retarget_lock_acquire_recursive>
 800a2e2:	bf00      	nop
 800a2e4:	200001e8 	.word	0x200001e8

0800a2e8 <__sfp_lock_release>:
 800a2e8:	4801      	ldr	r0, [pc, #4]	; (800a2f0 <__sfp_lock_release+0x8>)
 800a2ea:	f000 b8ae 	b.w	800a44a <__retarget_lock_release_recursive>
 800a2ee:	bf00      	nop
 800a2f0:	200001e8 	.word	0x200001e8

0800a2f4 <__sinit_lock_acquire>:
 800a2f4:	4801      	ldr	r0, [pc, #4]	; (800a2fc <__sinit_lock_acquire+0x8>)
 800a2f6:	f000 b8a7 	b.w	800a448 <__retarget_lock_acquire_recursive>
 800a2fa:	bf00      	nop
 800a2fc:	200001e3 	.word	0x200001e3

0800a300 <__sinit_lock_release>:
 800a300:	4801      	ldr	r0, [pc, #4]	; (800a308 <__sinit_lock_release+0x8>)
 800a302:	f000 b8a2 	b.w	800a44a <__retarget_lock_release_recursive>
 800a306:	bf00      	nop
 800a308:	200001e3 	.word	0x200001e3

0800a30c <__sinit>:
 800a30c:	b510      	push	{r4, lr}
 800a30e:	4604      	mov	r4, r0
 800a310:	f7ff fff0 	bl	800a2f4 <__sinit_lock_acquire>
 800a314:	69a3      	ldr	r3, [r4, #24]
 800a316:	b11b      	cbz	r3, 800a320 <__sinit+0x14>
 800a318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a31c:	f7ff bff0 	b.w	800a300 <__sinit_lock_release>
 800a320:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a324:	6523      	str	r3, [r4, #80]	; 0x50
 800a326:	4b13      	ldr	r3, [pc, #76]	; (800a374 <__sinit+0x68>)
 800a328:	4a13      	ldr	r2, [pc, #76]	; (800a378 <__sinit+0x6c>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a32e:	42a3      	cmp	r3, r4
 800a330:	bf08      	it	eq
 800a332:	2301      	moveq	r3, #1
 800a334:	4620      	mov	r0, r4
 800a336:	bf08      	it	eq
 800a338:	61a3      	streq	r3, [r4, #24]
 800a33a:	f000 f81f 	bl	800a37c <__sfp>
 800a33e:	6060      	str	r0, [r4, #4]
 800a340:	4620      	mov	r0, r4
 800a342:	f000 f81b 	bl	800a37c <__sfp>
 800a346:	60a0      	str	r0, [r4, #8]
 800a348:	4620      	mov	r0, r4
 800a34a:	f000 f817 	bl	800a37c <__sfp>
 800a34e:	2200      	movs	r2, #0
 800a350:	2104      	movs	r1, #4
 800a352:	60e0      	str	r0, [r4, #12]
 800a354:	6860      	ldr	r0, [r4, #4]
 800a356:	f7ff ff81 	bl	800a25c <std>
 800a35a:	2201      	movs	r2, #1
 800a35c:	2109      	movs	r1, #9
 800a35e:	68a0      	ldr	r0, [r4, #8]
 800a360:	f7ff ff7c 	bl	800a25c <std>
 800a364:	2202      	movs	r2, #2
 800a366:	2112      	movs	r1, #18
 800a368:	68e0      	ldr	r0, [r4, #12]
 800a36a:	f7ff ff77 	bl	800a25c <std>
 800a36e:	2301      	movs	r3, #1
 800a370:	61a3      	str	r3, [r4, #24]
 800a372:	e7d1      	b.n	800a318 <__sinit+0xc>
 800a374:	0800b14c 	.word	0x0800b14c
 800a378:	0800a2a5 	.word	0x0800a2a5

0800a37c <__sfp>:
 800a37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a37e:	4607      	mov	r7, r0
 800a380:	f7ff ffac 	bl	800a2dc <__sfp_lock_acquire>
 800a384:	4b1e      	ldr	r3, [pc, #120]	; (800a400 <__sfp+0x84>)
 800a386:	681e      	ldr	r6, [r3, #0]
 800a388:	69b3      	ldr	r3, [r6, #24]
 800a38a:	b913      	cbnz	r3, 800a392 <__sfp+0x16>
 800a38c:	4630      	mov	r0, r6
 800a38e:	f7ff ffbd 	bl	800a30c <__sinit>
 800a392:	3648      	adds	r6, #72	; 0x48
 800a394:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a398:	3b01      	subs	r3, #1
 800a39a:	d503      	bpl.n	800a3a4 <__sfp+0x28>
 800a39c:	6833      	ldr	r3, [r6, #0]
 800a39e:	b30b      	cbz	r3, 800a3e4 <__sfp+0x68>
 800a3a0:	6836      	ldr	r6, [r6, #0]
 800a3a2:	e7f7      	b.n	800a394 <__sfp+0x18>
 800a3a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a3a8:	b9d5      	cbnz	r5, 800a3e0 <__sfp+0x64>
 800a3aa:	4b16      	ldr	r3, [pc, #88]	; (800a404 <__sfp+0x88>)
 800a3ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3b0:	60e3      	str	r3, [r4, #12]
 800a3b2:	6665      	str	r5, [r4, #100]	; 0x64
 800a3b4:	f000 f847 	bl	800a446 <__retarget_lock_init_recursive>
 800a3b8:	f7ff ff96 	bl	800a2e8 <__sfp_lock_release>
 800a3bc:	2208      	movs	r2, #8
 800a3be:	4629      	mov	r1, r5
 800a3c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a3c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a3c8:	6025      	str	r5, [r4, #0]
 800a3ca:	61a5      	str	r5, [r4, #24]
 800a3cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a3d0:	f7ff ff24 	bl	800a21c <memset>
 800a3d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a3d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a3dc:	4620      	mov	r0, r4
 800a3de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3e0:	3468      	adds	r4, #104	; 0x68
 800a3e2:	e7d9      	b.n	800a398 <__sfp+0x1c>
 800a3e4:	2104      	movs	r1, #4
 800a3e6:	4638      	mov	r0, r7
 800a3e8:	f7ff ff62 	bl	800a2b0 <__sfmoreglue>
 800a3ec:	4604      	mov	r4, r0
 800a3ee:	6030      	str	r0, [r6, #0]
 800a3f0:	2800      	cmp	r0, #0
 800a3f2:	d1d5      	bne.n	800a3a0 <__sfp+0x24>
 800a3f4:	f7ff ff78 	bl	800a2e8 <__sfp_lock_release>
 800a3f8:	230c      	movs	r3, #12
 800a3fa:	603b      	str	r3, [r7, #0]
 800a3fc:	e7ee      	b.n	800a3dc <__sfp+0x60>
 800a3fe:	bf00      	nop
 800a400:	0800b14c 	.word	0x0800b14c
 800a404:	ffff0001 	.word	0xffff0001

0800a408 <_fwalk_reent>:
 800a408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a40c:	4606      	mov	r6, r0
 800a40e:	4688      	mov	r8, r1
 800a410:	2700      	movs	r7, #0
 800a412:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a416:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a41a:	f1b9 0901 	subs.w	r9, r9, #1
 800a41e:	d505      	bpl.n	800a42c <_fwalk_reent+0x24>
 800a420:	6824      	ldr	r4, [r4, #0]
 800a422:	2c00      	cmp	r4, #0
 800a424:	d1f7      	bne.n	800a416 <_fwalk_reent+0xe>
 800a426:	4638      	mov	r0, r7
 800a428:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a42c:	89ab      	ldrh	r3, [r5, #12]
 800a42e:	2b01      	cmp	r3, #1
 800a430:	d907      	bls.n	800a442 <_fwalk_reent+0x3a>
 800a432:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a436:	3301      	adds	r3, #1
 800a438:	d003      	beq.n	800a442 <_fwalk_reent+0x3a>
 800a43a:	4629      	mov	r1, r5
 800a43c:	4630      	mov	r0, r6
 800a43e:	47c0      	blx	r8
 800a440:	4307      	orrs	r7, r0
 800a442:	3568      	adds	r5, #104	; 0x68
 800a444:	e7e9      	b.n	800a41a <_fwalk_reent+0x12>

0800a446 <__retarget_lock_init_recursive>:
 800a446:	4770      	bx	lr

0800a448 <__retarget_lock_acquire_recursive>:
 800a448:	4770      	bx	lr

0800a44a <__retarget_lock_release_recursive>:
 800a44a:	4770      	bx	lr

0800a44c <_malloc_r>:
 800a44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44e:	1ccd      	adds	r5, r1, #3
 800a450:	f025 0503 	bic.w	r5, r5, #3
 800a454:	3508      	adds	r5, #8
 800a456:	2d0c      	cmp	r5, #12
 800a458:	bf38      	it	cc
 800a45a:	250c      	movcc	r5, #12
 800a45c:	2d00      	cmp	r5, #0
 800a45e:	4606      	mov	r6, r0
 800a460:	db01      	blt.n	800a466 <_malloc_r+0x1a>
 800a462:	42a9      	cmp	r1, r5
 800a464:	d903      	bls.n	800a46e <_malloc_r+0x22>
 800a466:	230c      	movs	r3, #12
 800a468:	6033      	str	r3, [r6, #0]
 800a46a:	2000      	movs	r0, #0
 800a46c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a46e:	f000 fdb1 	bl	800afd4 <__malloc_lock>
 800a472:	4921      	ldr	r1, [pc, #132]	; (800a4f8 <_malloc_r+0xac>)
 800a474:	680a      	ldr	r2, [r1, #0]
 800a476:	4614      	mov	r4, r2
 800a478:	b99c      	cbnz	r4, 800a4a2 <_malloc_r+0x56>
 800a47a:	4f20      	ldr	r7, [pc, #128]	; (800a4fc <_malloc_r+0xb0>)
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	b923      	cbnz	r3, 800a48a <_malloc_r+0x3e>
 800a480:	4621      	mov	r1, r4
 800a482:	4630      	mov	r0, r6
 800a484:	f000 fb2a 	bl	800aadc <_sbrk_r>
 800a488:	6038      	str	r0, [r7, #0]
 800a48a:	4629      	mov	r1, r5
 800a48c:	4630      	mov	r0, r6
 800a48e:	f000 fb25 	bl	800aadc <_sbrk_r>
 800a492:	1c43      	adds	r3, r0, #1
 800a494:	d123      	bne.n	800a4de <_malloc_r+0x92>
 800a496:	230c      	movs	r3, #12
 800a498:	4630      	mov	r0, r6
 800a49a:	6033      	str	r3, [r6, #0]
 800a49c:	f000 fda0 	bl	800afe0 <__malloc_unlock>
 800a4a0:	e7e3      	b.n	800a46a <_malloc_r+0x1e>
 800a4a2:	6823      	ldr	r3, [r4, #0]
 800a4a4:	1b5b      	subs	r3, r3, r5
 800a4a6:	d417      	bmi.n	800a4d8 <_malloc_r+0x8c>
 800a4a8:	2b0b      	cmp	r3, #11
 800a4aa:	d903      	bls.n	800a4b4 <_malloc_r+0x68>
 800a4ac:	6023      	str	r3, [r4, #0]
 800a4ae:	441c      	add	r4, r3
 800a4b0:	6025      	str	r5, [r4, #0]
 800a4b2:	e004      	b.n	800a4be <_malloc_r+0x72>
 800a4b4:	6863      	ldr	r3, [r4, #4]
 800a4b6:	42a2      	cmp	r2, r4
 800a4b8:	bf0c      	ite	eq
 800a4ba:	600b      	streq	r3, [r1, #0]
 800a4bc:	6053      	strne	r3, [r2, #4]
 800a4be:	4630      	mov	r0, r6
 800a4c0:	f000 fd8e 	bl	800afe0 <__malloc_unlock>
 800a4c4:	f104 000b 	add.w	r0, r4, #11
 800a4c8:	1d23      	adds	r3, r4, #4
 800a4ca:	f020 0007 	bic.w	r0, r0, #7
 800a4ce:	1ac2      	subs	r2, r0, r3
 800a4d0:	d0cc      	beq.n	800a46c <_malloc_r+0x20>
 800a4d2:	1a1b      	subs	r3, r3, r0
 800a4d4:	50a3      	str	r3, [r4, r2]
 800a4d6:	e7c9      	b.n	800a46c <_malloc_r+0x20>
 800a4d8:	4622      	mov	r2, r4
 800a4da:	6864      	ldr	r4, [r4, #4]
 800a4dc:	e7cc      	b.n	800a478 <_malloc_r+0x2c>
 800a4de:	1cc4      	adds	r4, r0, #3
 800a4e0:	f024 0403 	bic.w	r4, r4, #3
 800a4e4:	42a0      	cmp	r0, r4
 800a4e6:	d0e3      	beq.n	800a4b0 <_malloc_r+0x64>
 800a4e8:	1a21      	subs	r1, r4, r0
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	f000 faf6 	bl	800aadc <_sbrk_r>
 800a4f0:	3001      	adds	r0, #1
 800a4f2:	d1dd      	bne.n	800a4b0 <_malloc_r+0x64>
 800a4f4:	e7cf      	b.n	800a496 <_malloc_r+0x4a>
 800a4f6:	bf00      	nop
 800a4f8:	200000a0 	.word	0x200000a0
 800a4fc:	200000a4 	.word	0x200000a4

0800a500 <__sfputc_r>:
 800a500:	6893      	ldr	r3, [r2, #8]
 800a502:	b410      	push	{r4}
 800a504:	3b01      	subs	r3, #1
 800a506:	2b00      	cmp	r3, #0
 800a508:	6093      	str	r3, [r2, #8]
 800a50a:	da07      	bge.n	800a51c <__sfputc_r+0x1c>
 800a50c:	6994      	ldr	r4, [r2, #24]
 800a50e:	42a3      	cmp	r3, r4
 800a510:	db01      	blt.n	800a516 <__sfputc_r+0x16>
 800a512:	290a      	cmp	r1, #10
 800a514:	d102      	bne.n	800a51c <__sfputc_r+0x1c>
 800a516:	bc10      	pop	{r4}
 800a518:	f000 bb34 	b.w	800ab84 <__swbuf_r>
 800a51c:	6813      	ldr	r3, [r2, #0]
 800a51e:	1c58      	adds	r0, r3, #1
 800a520:	6010      	str	r0, [r2, #0]
 800a522:	7019      	strb	r1, [r3, #0]
 800a524:	4608      	mov	r0, r1
 800a526:	bc10      	pop	{r4}
 800a528:	4770      	bx	lr

0800a52a <__sfputs_r>:
 800a52a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a52c:	4606      	mov	r6, r0
 800a52e:	460f      	mov	r7, r1
 800a530:	4614      	mov	r4, r2
 800a532:	18d5      	adds	r5, r2, r3
 800a534:	42ac      	cmp	r4, r5
 800a536:	d101      	bne.n	800a53c <__sfputs_r+0x12>
 800a538:	2000      	movs	r0, #0
 800a53a:	e007      	b.n	800a54c <__sfputs_r+0x22>
 800a53c:	463a      	mov	r2, r7
 800a53e:	4630      	mov	r0, r6
 800a540:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a544:	f7ff ffdc 	bl	800a500 <__sfputc_r>
 800a548:	1c43      	adds	r3, r0, #1
 800a54a:	d1f3      	bne.n	800a534 <__sfputs_r+0xa>
 800a54c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a550 <_vfiprintf_r>:
 800a550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a554:	460d      	mov	r5, r1
 800a556:	4614      	mov	r4, r2
 800a558:	4698      	mov	r8, r3
 800a55a:	4606      	mov	r6, r0
 800a55c:	b09d      	sub	sp, #116	; 0x74
 800a55e:	b118      	cbz	r0, 800a568 <_vfiprintf_r+0x18>
 800a560:	6983      	ldr	r3, [r0, #24]
 800a562:	b90b      	cbnz	r3, 800a568 <_vfiprintf_r+0x18>
 800a564:	f7ff fed2 	bl	800a30c <__sinit>
 800a568:	4b89      	ldr	r3, [pc, #548]	; (800a790 <_vfiprintf_r+0x240>)
 800a56a:	429d      	cmp	r5, r3
 800a56c:	d11b      	bne.n	800a5a6 <_vfiprintf_r+0x56>
 800a56e:	6875      	ldr	r5, [r6, #4]
 800a570:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a572:	07d9      	lsls	r1, r3, #31
 800a574:	d405      	bmi.n	800a582 <_vfiprintf_r+0x32>
 800a576:	89ab      	ldrh	r3, [r5, #12]
 800a578:	059a      	lsls	r2, r3, #22
 800a57a:	d402      	bmi.n	800a582 <_vfiprintf_r+0x32>
 800a57c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a57e:	f7ff ff63 	bl	800a448 <__retarget_lock_acquire_recursive>
 800a582:	89ab      	ldrh	r3, [r5, #12]
 800a584:	071b      	lsls	r3, r3, #28
 800a586:	d501      	bpl.n	800a58c <_vfiprintf_r+0x3c>
 800a588:	692b      	ldr	r3, [r5, #16]
 800a58a:	b9eb      	cbnz	r3, 800a5c8 <_vfiprintf_r+0x78>
 800a58c:	4629      	mov	r1, r5
 800a58e:	4630      	mov	r0, r6
 800a590:	f000 fb5c 	bl	800ac4c <__swsetup_r>
 800a594:	b1c0      	cbz	r0, 800a5c8 <_vfiprintf_r+0x78>
 800a596:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a598:	07dc      	lsls	r4, r3, #31
 800a59a:	d50e      	bpl.n	800a5ba <_vfiprintf_r+0x6a>
 800a59c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a5a0:	b01d      	add	sp, #116	; 0x74
 800a5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5a6:	4b7b      	ldr	r3, [pc, #492]	; (800a794 <_vfiprintf_r+0x244>)
 800a5a8:	429d      	cmp	r5, r3
 800a5aa:	d101      	bne.n	800a5b0 <_vfiprintf_r+0x60>
 800a5ac:	68b5      	ldr	r5, [r6, #8]
 800a5ae:	e7df      	b.n	800a570 <_vfiprintf_r+0x20>
 800a5b0:	4b79      	ldr	r3, [pc, #484]	; (800a798 <_vfiprintf_r+0x248>)
 800a5b2:	429d      	cmp	r5, r3
 800a5b4:	bf08      	it	eq
 800a5b6:	68f5      	ldreq	r5, [r6, #12]
 800a5b8:	e7da      	b.n	800a570 <_vfiprintf_r+0x20>
 800a5ba:	89ab      	ldrh	r3, [r5, #12]
 800a5bc:	0598      	lsls	r0, r3, #22
 800a5be:	d4ed      	bmi.n	800a59c <_vfiprintf_r+0x4c>
 800a5c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5c2:	f7ff ff42 	bl	800a44a <__retarget_lock_release_recursive>
 800a5c6:	e7e9      	b.n	800a59c <_vfiprintf_r+0x4c>
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	9309      	str	r3, [sp, #36]	; 0x24
 800a5cc:	2320      	movs	r3, #32
 800a5ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5d2:	2330      	movs	r3, #48	; 0x30
 800a5d4:	f04f 0901 	mov.w	r9, #1
 800a5d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5dc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a79c <_vfiprintf_r+0x24c>
 800a5e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5e4:	4623      	mov	r3, r4
 800a5e6:	469a      	mov	sl, r3
 800a5e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5ec:	b10a      	cbz	r2, 800a5f2 <_vfiprintf_r+0xa2>
 800a5ee:	2a25      	cmp	r2, #37	; 0x25
 800a5f0:	d1f9      	bne.n	800a5e6 <_vfiprintf_r+0x96>
 800a5f2:	ebba 0b04 	subs.w	fp, sl, r4
 800a5f6:	d00b      	beq.n	800a610 <_vfiprintf_r+0xc0>
 800a5f8:	465b      	mov	r3, fp
 800a5fa:	4622      	mov	r2, r4
 800a5fc:	4629      	mov	r1, r5
 800a5fe:	4630      	mov	r0, r6
 800a600:	f7ff ff93 	bl	800a52a <__sfputs_r>
 800a604:	3001      	adds	r0, #1
 800a606:	f000 80aa 	beq.w	800a75e <_vfiprintf_r+0x20e>
 800a60a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a60c:	445a      	add	r2, fp
 800a60e:	9209      	str	r2, [sp, #36]	; 0x24
 800a610:	f89a 3000 	ldrb.w	r3, [sl]
 800a614:	2b00      	cmp	r3, #0
 800a616:	f000 80a2 	beq.w	800a75e <_vfiprintf_r+0x20e>
 800a61a:	2300      	movs	r3, #0
 800a61c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a620:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a624:	f10a 0a01 	add.w	sl, sl, #1
 800a628:	9304      	str	r3, [sp, #16]
 800a62a:	9307      	str	r3, [sp, #28]
 800a62c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a630:	931a      	str	r3, [sp, #104]	; 0x68
 800a632:	4654      	mov	r4, sl
 800a634:	2205      	movs	r2, #5
 800a636:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a63a:	4858      	ldr	r0, [pc, #352]	; (800a79c <_vfiprintf_r+0x24c>)
 800a63c:	f000 fcbc 	bl	800afb8 <memchr>
 800a640:	9a04      	ldr	r2, [sp, #16]
 800a642:	b9d8      	cbnz	r0, 800a67c <_vfiprintf_r+0x12c>
 800a644:	06d1      	lsls	r1, r2, #27
 800a646:	bf44      	itt	mi
 800a648:	2320      	movmi	r3, #32
 800a64a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a64e:	0713      	lsls	r3, r2, #28
 800a650:	bf44      	itt	mi
 800a652:	232b      	movmi	r3, #43	; 0x2b
 800a654:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a658:	f89a 3000 	ldrb.w	r3, [sl]
 800a65c:	2b2a      	cmp	r3, #42	; 0x2a
 800a65e:	d015      	beq.n	800a68c <_vfiprintf_r+0x13c>
 800a660:	4654      	mov	r4, sl
 800a662:	2000      	movs	r0, #0
 800a664:	f04f 0c0a 	mov.w	ip, #10
 800a668:	9a07      	ldr	r2, [sp, #28]
 800a66a:	4621      	mov	r1, r4
 800a66c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a670:	3b30      	subs	r3, #48	; 0x30
 800a672:	2b09      	cmp	r3, #9
 800a674:	d94e      	bls.n	800a714 <_vfiprintf_r+0x1c4>
 800a676:	b1b0      	cbz	r0, 800a6a6 <_vfiprintf_r+0x156>
 800a678:	9207      	str	r2, [sp, #28]
 800a67a:	e014      	b.n	800a6a6 <_vfiprintf_r+0x156>
 800a67c:	eba0 0308 	sub.w	r3, r0, r8
 800a680:	fa09 f303 	lsl.w	r3, r9, r3
 800a684:	4313      	orrs	r3, r2
 800a686:	46a2      	mov	sl, r4
 800a688:	9304      	str	r3, [sp, #16]
 800a68a:	e7d2      	b.n	800a632 <_vfiprintf_r+0xe2>
 800a68c:	9b03      	ldr	r3, [sp, #12]
 800a68e:	1d19      	adds	r1, r3, #4
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	9103      	str	r1, [sp, #12]
 800a694:	2b00      	cmp	r3, #0
 800a696:	bfbb      	ittet	lt
 800a698:	425b      	neglt	r3, r3
 800a69a:	f042 0202 	orrlt.w	r2, r2, #2
 800a69e:	9307      	strge	r3, [sp, #28]
 800a6a0:	9307      	strlt	r3, [sp, #28]
 800a6a2:	bfb8      	it	lt
 800a6a4:	9204      	strlt	r2, [sp, #16]
 800a6a6:	7823      	ldrb	r3, [r4, #0]
 800a6a8:	2b2e      	cmp	r3, #46	; 0x2e
 800a6aa:	d10c      	bne.n	800a6c6 <_vfiprintf_r+0x176>
 800a6ac:	7863      	ldrb	r3, [r4, #1]
 800a6ae:	2b2a      	cmp	r3, #42	; 0x2a
 800a6b0:	d135      	bne.n	800a71e <_vfiprintf_r+0x1ce>
 800a6b2:	9b03      	ldr	r3, [sp, #12]
 800a6b4:	3402      	adds	r4, #2
 800a6b6:	1d1a      	adds	r2, r3, #4
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	9203      	str	r2, [sp, #12]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	bfb8      	it	lt
 800a6c0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a6c4:	9305      	str	r3, [sp, #20]
 800a6c6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a7ac <_vfiprintf_r+0x25c>
 800a6ca:	2203      	movs	r2, #3
 800a6cc:	4650      	mov	r0, sl
 800a6ce:	7821      	ldrb	r1, [r4, #0]
 800a6d0:	f000 fc72 	bl	800afb8 <memchr>
 800a6d4:	b140      	cbz	r0, 800a6e8 <_vfiprintf_r+0x198>
 800a6d6:	2340      	movs	r3, #64	; 0x40
 800a6d8:	eba0 000a 	sub.w	r0, r0, sl
 800a6dc:	fa03 f000 	lsl.w	r0, r3, r0
 800a6e0:	9b04      	ldr	r3, [sp, #16]
 800a6e2:	3401      	adds	r4, #1
 800a6e4:	4303      	orrs	r3, r0
 800a6e6:	9304      	str	r3, [sp, #16]
 800a6e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6ec:	2206      	movs	r2, #6
 800a6ee:	482c      	ldr	r0, [pc, #176]	; (800a7a0 <_vfiprintf_r+0x250>)
 800a6f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6f4:	f000 fc60 	bl	800afb8 <memchr>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	d03f      	beq.n	800a77c <_vfiprintf_r+0x22c>
 800a6fc:	4b29      	ldr	r3, [pc, #164]	; (800a7a4 <_vfiprintf_r+0x254>)
 800a6fe:	bb1b      	cbnz	r3, 800a748 <_vfiprintf_r+0x1f8>
 800a700:	9b03      	ldr	r3, [sp, #12]
 800a702:	3307      	adds	r3, #7
 800a704:	f023 0307 	bic.w	r3, r3, #7
 800a708:	3308      	adds	r3, #8
 800a70a:	9303      	str	r3, [sp, #12]
 800a70c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a70e:	443b      	add	r3, r7
 800a710:	9309      	str	r3, [sp, #36]	; 0x24
 800a712:	e767      	b.n	800a5e4 <_vfiprintf_r+0x94>
 800a714:	460c      	mov	r4, r1
 800a716:	2001      	movs	r0, #1
 800a718:	fb0c 3202 	mla	r2, ip, r2, r3
 800a71c:	e7a5      	b.n	800a66a <_vfiprintf_r+0x11a>
 800a71e:	2300      	movs	r3, #0
 800a720:	f04f 0c0a 	mov.w	ip, #10
 800a724:	4619      	mov	r1, r3
 800a726:	3401      	adds	r4, #1
 800a728:	9305      	str	r3, [sp, #20]
 800a72a:	4620      	mov	r0, r4
 800a72c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a730:	3a30      	subs	r2, #48	; 0x30
 800a732:	2a09      	cmp	r2, #9
 800a734:	d903      	bls.n	800a73e <_vfiprintf_r+0x1ee>
 800a736:	2b00      	cmp	r3, #0
 800a738:	d0c5      	beq.n	800a6c6 <_vfiprintf_r+0x176>
 800a73a:	9105      	str	r1, [sp, #20]
 800a73c:	e7c3      	b.n	800a6c6 <_vfiprintf_r+0x176>
 800a73e:	4604      	mov	r4, r0
 800a740:	2301      	movs	r3, #1
 800a742:	fb0c 2101 	mla	r1, ip, r1, r2
 800a746:	e7f0      	b.n	800a72a <_vfiprintf_r+0x1da>
 800a748:	ab03      	add	r3, sp, #12
 800a74a:	9300      	str	r3, [sp, #0]
 800a74c:	462a      	mov	r2, r5
 800a74e:	4630      	mov	r0, r6
 800a750:	4b15      	ldr	r3, [pc, #84]	; (800a7a8 <_vfiprintf_r+0x258>)
 800a752:	a904      	add	r1, sp, #16
 800a754:	f3af 8000 	nop.w
 800a758:	4607      	mov	r7, r0
 800a75a:	1c78      	adds	r0, r7, #1
 800a75c:	d1d6      	bne.n	800a70c <_vfiprintf_r+0x1bc>
 800a75e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a760:	07d9      	lsls	r1, r3, #31
 800a762:	d405      	bmi.n	800a770 <_vfiprintf_r+0x220>
 800a764:	89ab      	ldrh	r3, [r5, #12]
 800a766:	059a      	lsls	r2, r3, #22
 800a768:	d402      	bmi.n	800a770 <_vfiprintf_r+0x220>
 800a76a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a76c:	f7ff fe6d 	bl	800a44a <__retarget_lock_release_recursive>
 800a770:	89ab      	ldrh	r3, [r5, #12]
 800a772:	065b      	lsls	r3, r3, #25
 800a774:	f53f af12 	bmi.w	800a59c <_vfiprintf_r+0x4c>
 800a778:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a77a:	e711      	b.n	800a5a0 <_vfiprintf_r+0x50>
 800a77c:	ab03      	add	r3, sp, #12
 800a77e:	9300      	str	r3, [sp, #0]
 800a780:	462a      	mov	r2, r5
 800a782:	4630      	mov	r0, r6
 800a784:	4b08      	ldr	r3, [pc, #32]	; (800a7a8 <_vfiprintf_r+0x258>)
 800a786:	a904      	add	r1, sp, #16
 800a788:	f000 f882 	bl	800a890 <_printf_i>
 800a78c:	e7e4      	b.n	800a758 <_vfiprintf_r+0x208>
 800a78e:	bf00      	nop
 800a790:	0800b170 	.word	0x0800b170
 800a794:	0800b190 	.word	0x0800b190
 800a798:	0800b150 	.word	0x0800b150
 800a79c:	0800b1b0 	.word	0x0800b1b0
 800a7a0:	0800b1ba 	.word	0x0800b1ba
 800a7a4:	00000000 	.word	0x00000000
 800a7a8:	0800a52b 	.word	0x0800a52b
 800a7ac:	0800b1b6 	.word	0x0800b1b6

0800a7b0 <_printf_common>:
 800a7b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7b4:	4616      	mov	r6, r2
 800a7b6:	4699      	mov	r9, r3
 800a7b8:	688a      	ldr	r2, [r1, #8]
 800a7ba:	690b      	ldr	r3, [r1, #16]
 800a7bc:	4607      	mov	r7, r0
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	bfb8      	it	lt
 800a7c2:	4613      	movlt	r3, r2
 800a7c4:	6033      	str	r3, [r6, #0]
 800a7c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a7ca:	460c      	mov	r4, r1
 800a7cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a7d0:	b10a      	cbz	r2, 800a7d6 <_printf_common+0x26>
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	6033      	str	r3, [r6, #0]
 800a7d6:	6823      	ldr	r3, [r4, #0]
 800a7d8:	0699      	lsls	r1, r3, #26
 800a7da:	bf42      	ittt	mi
 800a7dc:	6833      	ldrmi	r3, [r6, #0]
 800a7de:	3302      	addmi	r3, #2
 800a7e0:	6033      	strmi	r3, [r6, #0]
 800a7e2:	6825      	ldr	r5, [r4, #0]
 800a7e4:	f015 0506 	ands.w	r5, r5, #6
 800a7e8:	d106      	bne.n	800a7f8 <_printf_common+0x48>
 800a7ea:	f104 0a19 	add.w	sl, r4, #25
 800a7ee:	68e3      	ldr	r3, [r4, #12]
 800a7f0:	6832      	ldr	r2, [r6, #0]
 800a7f2:	1a9b      	subs	r3, r3, r2
 800a7f4:	42ab      	cmp	r3, r5
 800a7f6:	dc28      	bgt.n	800a84a <_printf_common+0x9a>
 800a7f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a7fc:	1e13      	subs	r3, r2, #0
 800a7fe:	6822      	ldr	r2, [r4, #0]
 800a800:	bf18      	it	ne
 800a802:	2301      	movne	r3, #1
 800a804:	0692      	lsls	r2, r2, #26
 800a806:	d42d      	bmi.n	800a864 <_printf_common+0xb4>
 800a808:	4649      	mov	r1, r9
 800a80a:	4638      	mov	r0, r7
 800a80c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a810:	47c0      	blx	r8
 800a812:	3001      	adds	r0, #1
 800a814:	d020      	beq.n	800a858 <_printf_common+0xa8>
 800a816:	6823      	ldr	r3, [r4, #0]
 800a818:	68e5      	ldr	r5, [r4, #12]
 800a81a:	f003 0306 	and.w	r3, r3, #6
 800a81e:	2b04      	cmp	r3, #4
 800a820:	bf18      	it	ne
 800a822:	2500      	movne	r5, #0
 800a824:	6832      	ldr	r2, [r6, #0]
 800a826:	f04f 0600 	mov.w	r6, #0
 800a82a:	68a3      	ldr	r3, [r4, #8]
 800a82c:	bf08      	it	eq
 800a82e:	1aad      	subeq	r5, r5, r2
 800a830:	6922      	ldr	r2, [r4, #16]
 800a832:	bf08      	it	eq
 800a834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a838:	4293      	cmp	r3, r2
 800a83a:	bfc4      	itt	gt
 800a83c:	1a9b      	subgt	r3, r3, r2
 800a83e:	18ed      	addgt	r5, r5, r3
 800a840:	341a      	adds	r4, #26
 800a842:	42b5      	cmp	r5, r6
 800a844:	d11a      	bne.n	800a87c <_printf_common+0xcc>
 800a846:	2000      	movs	r0, #0
 800a848:	e008      	b.n	800a85c <_printf_common+0xac>
 800a84a:	2301      	movs	r3, #1
 800a84c:	4652      	mov	r2, sl
 800a84e:	4649      	mov	r1, r9
 800a850:	4638      	mov	r0, r7
 800a852:	47c0      	blx	r8
 800a854:	3001      	adds	r0, #1
 800a856:	d103      	bne.n	800a860 <_printf_common+0xb0>
 800a858:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a85c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a860:	3501      	adds	r5, #1
 800a862:	e7c4      	b.n	800a7ee <_printf_common+0x3e>
 800a864:	2030      	movs	r0, #48	; 0x30
 800a866:	18e1      	adds	r1, r4, r3
 800a868:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a86c:	1c5a      	adds	r2, r3, #1
 800a86e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a872:	4422      	add	r2, r4
 800a874:	3302      	adds	r3, #2
 800a876:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a87a:	e7c5      	b.n	800a808 <_printf_common+0x58>
 800a87c:	2301      	movs	r3, #1
 800a87e:	4622      	mov	r2, r4
 800a880:	4649      	mov	r1, r9
 800a882:	4638      	mov	r0, r7
 800a884:	47c0      	blx	r8
 800a886:	3001      	adds	r0, #1
 800a888:	d0e6      	beq.n	800a858 <_printf_common+0xa8>
 800a88a:	3601      	adds	r6, #1
 800a88c:	e7d9      	b.n	800a842 <_printf_common+0x92>
	...

0800a890 <_printf_i>:
 800a890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a894:	460c      	mov	r4, r1
 800a896:	7e27      	ldrb	r7, [r4, #24]
 800a898:	4691      	mov	r9, r2
 800a89a:	2f78      	cmp	r7, #120	; 0x78
 800a89c:	4680      	mov	r8, r0
 800a89e:	469a      	mov	sl, r3
 800a8a0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a8a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a8a6:	d807      	bhi.n	800a8b8 <_printf_i+0x28>
 800a8a8:	2f62      	cmp	r7, #98	; 0x62
 800a8aa:	d80a      	bhi.n	800a8c2 <_printf_i+0x32>
 800a8ac:	2f00      	cmp	r7, #0
 800a8ae:	f000 80d9 	beq.w	800aa64 <_printf_i+0x1d4>
 800a8b2:	2f58      	cmp	r7, #88	; 0x58
 800a8b4:	f000 80a4 	beq.w	800aa00 <_printf_i+0x170>
 800a8b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a8bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a8c0:	e03a      	b.n	800a938 <_printf_i+0xa8>
 800a8c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a8c6:	2b15      	cmp	r3, #21
 800a8c8:	d8f6      	bhi.n	800a8b8 <_printf_i+0x28>
 800a8ca:	a001      	add	r0, pc, #4	; (adr r0, 800a8d0 <_printf_i+0x40>)
 800a8cc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a8d0:	0800a929 	.word	0x0800a929
 800a8d4:	0800a93d 	.word	0x0800a93d
 800a8d8:	0800a8b9 	.word	0x0800a8b9
 800a8dc:	0800a8b9 	.word	0x0800a8b9
 800a8e0:	0800a8b9 	.word	0x0800a8b9
 800a8e4:	0800a8b9 	.word	0x0800a8b9
 800a8e8:	0800a93d 	.word	0x0800a93d
 800a8ec:	0800a8b9 	.word	0x0800a8b9
 800a8f0:	0800a8b9 	.word	0x0800a8b9
 800a8f4:	0800a8b9 	.word	0x0800a8b9
 800a8f8:	0800a8b9 	.word	0x0800a8b9
 800a8fc:	0800aa4b 	.word	0x0800aa4b
 800a900:	0800a96d 	.word	0x0800a96d
 800a904:	0800aa2d 	.word	0x0800aa2d
 800a908:	0800a8b9 	.word	0x0800a8b9
 800a90c:	0800a8b9 	.word	0x0800a8b9
 800a910:	0800aa6d 	.word	0x0800aa6d
 800a914:	0800a8b9 	.word	0x0800a8b9
 800a918:	0800a96d 	.word	0x0800a96d
 800a91c:	0800a8b9 	.word	0x0800a8b9
 800a920:	0800a8b9 	.word	0x0800a8b9
 800a924:	0800aa35 	.word	0x0800aa35
 800a928:	680b      	ldr	r3, [r1, #0]
 800a92a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a92e:	1d1a      	adds	r2, r3, #4
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	600a      	str	r2, [r1, #0]
 800a934:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a938:	2301      	movs	r3, #1
 800a93a:	e0a4      	b.n	800aa86 <_printf_i+0x1f6>
 800a93c:	6825      	ldr	r5, [r4, #0]
 800a93e:	6808      	ldr	r0, [r1, #0]
 800a940:	062e      	lsls	r6, r5, #24
 800a942:	f100 0304 	add.w	r3, r0, #4
 800a946:	d50a      	bpl.n	800a95e <_printf_i+0xce>
 800a948:	6805      	ldr	r5, [r0, #0]
 800a94a:	600b      	str	r3, [r1, #0]
 800a94c:	2d00      	cmp	r5, #0
 800a94e:	da03      	bge.n	800a958 <_printf_i+0xc8>
 800a950:	232d      	movs	r3, #45	; 0x2d
 800a952:	426d      	negs	r5, r5
 800a954:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a958:	230a      	movs	r3, #10
 800a95a:	485e      	ldr	r0, [pc, #376]	; (800aad4 <_printf_i+0x244>)
 800a95c:	e019      	b.n	800a992 <_printf_i+0x102>
 800a95e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a962:	6805      	ldr	r5, [r0, #0]
 800a964:	600b      	str	r3, [r1, #0]
 800a966:	bf18      	it	ne
 800a968:	b22d      	sxthne	r5, r5
 800a96a:	e7ef      	b.n	800a94c <_printf_i+0xbc>
 800a96c:	680b      	ldr	r3, [r1, #0]
 800a96e:	6825      	ldr	r5, [r4, #0]
 800a970:	1d18      	adds	r0, r3, #4
 800a972:	6008      	str	r0, [r1, #0]
 800a974:	0628      	lsls	r0, r5, #24
 800a976:	d501      	bpl.n	800a97c <_printf_i+0xec>
 800a978:	681d      	ldr	r5, [r3, #0]
 800a97a:	e002      	b.n	800a982 <_printf_i+0xf2>
 800a97c:	0669      	lsls	r1, r5, #25
 800a97e:	d5fb      	bpl.n	800a978 <_printf_i+0xe8>
 800a980:	881d      	ldrh	r5, [r3, #0]
 800a982:	2f6f      	cmp	r7, #111	; 0x6f
 800a984:	bf0c      	ite	eq
 800a986:	2308      	moveq	r3, #8
 800a988:	230a      	movne	r3, #10
 800a98a:	4852      	ldr	r0, [pc, #328]	; (800aad4 <_printf_i+0x244>)
 800a98c:	2100      	movs	r1, #0
 800a98e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a992:	6866      	ldr	r6, [r4, #4]
 800a994:	2e00      	cmp	r6, #0
 800a996:	bfa8      	it	ge
 800a998:	6821      	ldrge	r1, [r4, #0]
 800a99a:	60a6      	str	r6, [r4, #8]
 800a99c:	bfa4      	itt	ge
 800a99e:	f021 0104 	bicge.w	r1, r1, #4
 800a9a2:	6021      	strge	r1, [r4, #0]
 800a9a4:	b90d      	cbnz	r5, 800a9aa <_printf_i+0x11a>
 800a9a6:	2e00      	cmp	r6, #0
 800a9a8:	d04d      	beq.n	800aa46 <_printf_i+0x1b6>
 800a9aa:	4616      	mov	r6, r2
 800a9ac:	fbb5 f1f3 	udiv	r1, r5, r3
 800a9b0:	fb03 5711 	mls	r7, r3, r1, r5
 800a9b4:	5dc7      	ldrb	r7, [r0, r7]
 800a9b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a9ba:	462f      	mov	r7, r5
 800a9bc:	42bb      	cmp	r3, r7
 800a9be:	460d      	mov	r5, r1
 800a9c0:	d9f4      	bls.n	800a9ac <_printf_i+0x11c>
 800a9c2:	2b08      	cmp	r3, #8
 800a9c4:	d10b      	bne.n	800a9de <_printf_i+0x14e>
 800a9c6:	6823      	ldr	r3, [r4, #0]
 800a9c8:	07df      	lsls	r7, r3, #31
 800a9ca:	d508      	bpl.n	800a9de <_printf_i+0x14e>
 800a9cc:	6923      	ldr	r3, [r4, #16]
 800a9ce:	6861      	ldr	r1, [r4, #4]
 800a9d0:	4299      	cmp	r1, r3
 800a9d2:	bfde      	ittt	le
 800a9d4:	2330      	movle	r3, #48	; 0x30
 800a9d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a9da:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800a9de:	1b92      	subs	r2, r2, r6
 800a9e0:	6122      	str	r2, [r4, #16]
 800a9e2:	464b      	mov	r3, r9
 800a9e4:	4621      	mov	r1, r4
 800a9e6:	4640      	mov	r0, r8
 800a9e8:	f8cd a000 	str.w	sl, [sp]
 800a9ec:	aa03      	add	r2, sp, #12
 800a9ee:	f7ff fedf 	bl	800a7b0 <_printf_common>
 800a9f2:	3001      	adds	r0, #1
 800a9f4:	d14c      	bne.n	800aa90 <_printf_i+0x200>
 800a9f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a9fa:	b004      	add	sp, #16
 800a9fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa00:	4834      	ldr	r0, [pc, #208]	; (800aad4 <_printf_i+0x244>)
 800aa02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aa06:	680e      	ldr	r6, [r1, #0]
 800aa08:	6823      	ldr	r3, [r4, #0]
 800aa0a:	f856 5b04 	ldr.w	r5, [r6], #4
 800aa0e:	061f      	lsls	r7, r3, #24
 800aa10:	600e      	str	r6, [r1, #0]
 800aa12:	d514      	bpl.n	800aa3e <_printf_i+0x1ae>
 800aa14:	07d9      	lsls	r1, r3, #31
 800aa16:	bf44      	itt	mi
 800aa18:	f043 0320 	orrmi.w	r3, r3, #32
 800aa1c:	6023      	strmi	r3, [r4, #0]
 800aa1e:	b91d      	cbnz	r5, 800aa28 <_printf_i+0x198>
 800aa20:	6823      	ldr	r3, [r4, #0]
 800aa22:	f023 0320 	bic.w	r3, r3, #32
 800aa26:	6023      	str	r3, [r4, #0]
 800aa28:	2310      	movs	r3, #16
 800aa2a:	e7af      	b.n	800a98c <_printf_i+0xfc>
 800aa2c:	6823      	ldr	r3, [r4, #0]
 800aa2e:	f043 0320 	orr.w	r3, r3, #32
 800aa32:	6023      	str	r3, [r4, #0]
 800aa34:	2378      	movs	r3, #120	; 0x78
 800aa36:	4828      	ldr	r0, [pc, #160]	; (800aad8 <_printf_i+0x248>)
 800aa38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aa3c:	e7e3      	b.n	800aa06 <_printf_i+0x176>
 800aa3e:	065e      	lsls	r6, r3, #25
 800aa40:	bf48      	it	mi
 800aa42:	b2ad      	uxthmi	r5, r5
 800aa44:	e7e6      	b.n	800aa14 <_printf_i+0x184>
 800aa46:	4616      	mov	r6, r2
 800aa48:	e7bb      	b.n	800a9c2 <_printf_i+0x132>
 800aa4a:	680b      	ldr	r3, [r1, #0]
 800aa4c:	6826      	ldr	r6, [r4, #0]
 800aa4e:	1d1d      	adds	r5, r3, #4
 800aa50:	6960      	ldr	r0, [r4, #20]
 800aa52:	600d      	str	r5, [r1, #0]
 800aa54:	0635      	lsls	r5, r6, #24
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	d501      	bpl.n	800aa5e <_printf_i+0x1ce>
 800aa5a:	6018      	str	r0, [r3, #0]
 800aa5c:	e002      	b.n	800aa64 <_printf_i+0x1d4>
 800aa5e:	0671      	lsls	r1, r6, #25
 800aa60:	d5fb      	bpl.n	800aa5a <_printf_i+0x1ca>
 800aa62:	8018      	strh	r0, [r3, #0]
 800aa64:	2300      	movs	r3, #0
 800aa66:	4616      	mov	r6, r2
 800aa68:	6123      	str	r3, [r4, #16]
 800aa6a:	e7ba      	b.n	800a9e2 <_printf_i+0x152>
 800aa6c:	680b      	ldr	r3, [r1, #0]
 800aa6e:	1d1a      	adds	r2, r3, #4
 800aa70:	600a      	str	r2, [r1, #0]
 800aa72:	681e      	ldr	r6, [r3, #0]
 800aa74:	2100      	movs	r1, #0
 800aa76:	4630      	mov	r0, r6
 800aa78:	6862      	ldr	r2, [r4, #4]
 800aa7a:	f000 fa9d 	bl	800afb8 <memchr>
 800aa7e:	b108      	cbz	r0, 800aa84 <_printf_i+0x1f4>
 800aa80:	1b80      	subs	r0, r0, r6
 800aa82:	6060      	str	r0, [r4, #4]
 800aa84:	6863      	ldr	r3, [r4, #4]
 800aa86:	6123      	str	r3, [r4, #16]
 800aa88:	2300      	movs	r3, #0
 800aa8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa8e:	e7a8      	b.n	800a9e2 <_printf_i+0x152>
 800aa90:	4632      	mov	r2, r6
 800aa92:	4649      	mov	r1, r9
 800aa94:	4640      	mov	r0, r8
 800aa96:	6923      	ldr	r3, [r4, #16]
 800aa98:	47d0      	blx	sl
 800aa9a:	3001      	adds	r0, #1
 800aa9c:	d0ab      	beq.n	800a9f6 <_printf_i+0x166>
 800aa9e:	6823      	ldr	r3, [r4, #0]
 800aaa0:	079b      	lsls	r3, r3, #30
 800aaa2:	d413      	bmi.n	800aacc <_printf_i+0x23c>
 800aaa4:	68e0      	ldr	r0, [r4, #12]
 800aaa6:	9b03      	ldr	r3, [sp, #12]
 800aaa8:	4298      	cmp	r0, r3
 800aaaa:	bfb8      	it	lt
 800aaac:	4618      	movlt	r0, r3
 800aaae:	e7a4      	b.n	800a9fa <_printf_i+0x16a>
 800aab0:	2301      	movs	r3, #1
 800aab2:	4632      	mov	r2, r6
 800aab4:	4649      	mov	r1, r9
 800aab6:	4640      	mov	r0, r8
 800aab8:	47d0      	blx	sl
 800aaba:	3001      	adds	r0, #1
 800aabc:	d09b      	beq.n	800a9f6 <_printf_i+0x166>
 800aabe:	3501      	adds	r5, #1
 800aac0:	68e3      	ldr	r3, [r4, #12]
 800aac2:	9903      	ldr	r1, [sp, #12]
 800aac4:	1a5b      	subs	r3, r3, r1
 800aac6:	42ab      	cmp	r3, r5
 800aac8:	dcf2      	bgt.n	800aab0 <_printf_i+0x220>
 800aaca:	e7eb      	b.n	800aaa4 <_printf_i+0x214>
 800aacc:	2500      	movs	r5, #0
 800aace:	f104 0619 	add.w	r6, r4, #25
 800aad2:	e7f5      	b.n	800aac0 <_printf_i+0x230>
 800aad4:	0800b1c1 	.word	0x0800b1c1
 800aad8:	0800b1d2 	.word	0x0800b1d2

0800aadc <_sbrk_r>:
 800aadc:	b538      	push	{r3, r4, r5, lr}
 800aade:	2300      	movs	r3, #0
 800aae0:	4d05      	ldr	r5, [pc, #20]	; (800aaf8 <_sbrk_r+0x1c>)
 800aae2:	4604      	mov	r4, r0
 800aae4:	4608      	mov	r0, r1
 800aae6:	602b      	str	r3, [r5, #0]
 800aae8:	f7fb ff20 	bl	800692c <_sbrk>
 800aaec:	1c43      	adds	r3, r0, #1
 800aaee:	d102      	bne.n	800aaf6 <_sbrk_r+0x1a>
 800aaf0:	682b      	ldr	r3, [r5, #0]
 800aaf2:	b103      	cbz	r3, 800aaf6 <_sbrk_r+0x1a>
 800aaf4:	6023      	str	r3, [r4, #0]
 800aaf6:	bd38      	pop	{r3, r4, r5, pc}
 800aaf8:	200001ec 	.word	0x200001ec

0800aafc <__sread>:
 800aafc:	b510      	push	{r4, lr}
 800aafe:	460c      	mov	r4, r1
 800ab00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab04:	f000 fabe 	bl	800b084 <_read_r>
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	bfab      	itete	ge
 800ab0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ab0e:	89a3      	ldrhlt	r3, [r4, #12]
 800ab10:	181b      	addge	r3, r3, r0
 800ab12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ab16:	bfac      	ite	ge
 800ab18:	6563      	strge	r3, [r4, #84]	; 0x54
 800ab1a:	81a3      	strhlt	r3, [r4, #12]
 800ab1c:	bd10      	pop	{r4, pc}

0800ab1e <__swrite>:
 800ab1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab22:	461f      	mov	r7, r3
 800ab24:	898b      	ldrh	r3, [r1, #12]
 800ab26:	4605      	mov	r5, r0
 800ab28:	05db      	lsls	r3, r3, #23
 800ab2a:	460c      	mov	r4, r1
 800ab2c:	4616      	mov	r6, r2
 800ab2e:	d505      	bpl.n	800ab3c <__swrite+0x1e>
 800ab30:	2302      	movs	r3, #2
 800ab32:	2200      	movs	r2, #0
 800ab34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab38:	f000 f9c8 	bl	800aecc <_lseek_r>
 800ab3c:	89a3      	ldrh	r3, [r4, #12]
 800ab3e:	4632      	mov	r2, r6
 800ab40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab44:	81a3      	strh	r3, [r4, #12]
 800ab46:	4628      	mov	r0, r5
 800ab48:	463b      	mov	r3, r7
 800ab4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab52:	f000 b869 	b.w	800ac28 <_write_r>

0800ab56 <__sseek>:
 800ab56:	b510      	push	{r4, lr}
 800ab58:	460c      	mov	r4, r1
 800ab5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab5e:	f000 f9b5 	bl	800aecc <_lseek_r>
 800ab62:	1c43      	adds	r3, r0, #1
 800ab64:	89a3      	ldrh	r3, [r4, #12]
 800ab66:	bf15      	itete	ne
 800ab68:	6560      	strne	r0, [r4, #84]	; 0x54
 800ab6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ab6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ab72:	81a3      	strheq	r3, [r4, #12]
 800ab74:	bf18      	it	ne
 800ab76:	81a3      	strhne	r3, [r4, #12]
 800ab78:	bd10      	pop	{r4, pc}

0800ab7a <__sclose>:
 800ab7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab7e:	f000 b8d3 	b.w	800ad28 <_close_r>
	...

0800ab84 <__swbuf_r>:
 800ab84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab86:	460e      	mov	r6, r1
 800ab88:	4614      	mov	r4, r2
 800ab8a:	4605      	mov	r5, r0
 800ab8c:	b118      	cbz	r0, 800ab96 <__swbuf_r+0x12>
 800ab8e:	6983      	ldr	r3, [r0, #24]
 800ab90:	b90b      	cbnz	r3, 800ab96 <__swbuf_r+0x12>
 800ab92:	f7ff fbbb 	bl	800a30c <__sinit>
 800ab96:	4b21      	ldr	r3, [pc, #132]	; (800ac1c <__swbuf_r+0x98>)
 800ab98:	429c      	cmp	r4, r3
 800ab9a:	d12b      	bne.n	800abf4 <__swbuf_r+0x70>
 800ab9c:	686c      	ldr	r4, [r5, #4]
 800ab9e:	69a3      	ldr	r3, [r4, #24]
 800aba0:	60a3      	str	r3, [r4, #8]
 800aba2:	89a3      	ldrh	r3, [r4, #12]
 800aba4:	071a      	lsls	r2, r3, #28
 800aba6:	d52f      	bpl.n	800ac08 <__swbuf_r+0x84>
 800aba8:	6923      	ldr	r3, [r4, #16]
 800abaa:	b36b      	cbz	r3, 800ac08 <__swbuf_r+0x84>
 800abac:	6923      	ldr	r3, [r4, #16]
 800abae:	6820      	ldr	r0, [r4, #0]
 800abb0:	b2f6      	uxtb	r6, r6
 800abb2:	1ac0      	subs	r0, r0, r3
 800abb4:	6963      	ldr	r3, [r4, #20]
 800abb6:	4637      	mov	r7, r6
 800abb8:	4283      	cmp	r3, r0
 800abba:	dc04      	bgt.n	800abc6 <__swbuf_r+0x42>
 800abbc:	4621      	mov	r1, r4
 800abbe:	4628      	mov	r0, r5
 800abc0:	f000 f948 	bl	800ae54 <_fflush_r>
 800abc4:	bb30      	cbnz	r0, 800ac14 <__swbuf_r+0x90>
 800abc6:	68a3      	ldr	r3, [r4, #8]
 800abc8:	3001      	adds	r0, #1
 800abca:	3b01      	subs	r3, #1
 800abcc:	60a3      	str	r3, [r4, #8]
 800abce:	6823      	ldr	r3, [r4, #0]
 800abd0:	1c5a      	adds	r2, r3, #1
 800abd2:	6022      	str	r2, [r4, #0]
 800abd4:	701e      	strb	r6, [r3, #0]
 800abd6:	6963      	ldr	r3, [r4, #20]
 800abd8:	4283      	cmp	r3, r0
 800abda:	d004      	beq.n	800abe6 <__swbuf_r+0x62>
 800abdc:	89a3      	ldrh	r3, [r4, #12]
 800abde:	07db      	lsls	r3, r3, #31
 800abe0:	d506      	bpl.n	800abf0 <__swbuf_r+0x6c>
 800abe2:	2e0a      	cmp	r6, #10
 800abe4:	d104      	bne.n	800abf0 <__swbuf_r+0x6c>
 800abe6:	4621      	mov	r1, r4
 800abe8:	4628      	mov	r0, r5
 800abea:	f000 f933 	bl	800ae54 <_fflush_r>
 800abee:	b988      	cbnz	r0, 800ac14 <__swbuf_r+0x90>
 800abf0:	4638      	mov	r0, r7
 800abf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abf4:	4b0a      	ldr	r3, [pc, #40]	; (800ac20 <__swbuf_r+0x9c>)
 800abf6:	429c      	cmp	r4, r3
 800abf8:	d101      	bne.n	800abfe <__swbuf_r+0x7a>
 800abfa:	68ac      	ldr	r4, [r5, #8]
 800abfc:	e7cf      	b.n	800ab9e <__swbuf_r+0x1a>
 800abfe:	4b09      	ldr	r3, [pc, #36]	; (800ac24 <__swbuf_r+0xa0>)
 800ac00:	429c      	cmp	r4, r3
 800ac02:	bf08      	it	eq
 800ac04:	68ec      	ldreq	r4, [r5, #12]
 800ac06:	e7ca      	b.n	800ab9e <__swbuf_r+0x1a>
 800ac08:	4621      	mov	r1, r4
 800ac0a:	4628      	mov	r0, r5
 800ac0c:	f000 f81e 	bl	800ac4c <__swsetup_r>
 800ac10:	2800      	cmp	r0, #0
 800ac12:	d0cb      	beq.n	800abac <__swbuf_r+0x28>
 800ac14:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ac18:	e7ea      	b.n	800abf0 <__swbuf_r+0x6c>
 800ac1a:	bf00      	nop
 800ac1c:	0800b170 	.word	0x0800b170
 800ac20:	0800b190 	.word	0x0800b190
 800ac24:	0800b150 	.word	0x0800b150

0800ac28 <_write_r>:
 800ac28:	b538      	push	{r3, r4, r5, lr}
 800ac2a:	4604      	mov	r4, r0
 800ac2c:	4608      	mov	r0, r1
 800ac2e:	4611      	mov	r1, r2
 800ac30:	2200      	movs	r2, #0
 800ac32:	4d05      	ldr	r5, [pc, #20]	; (800ac48 <_write_r+0x20>)
 800ac34:	602a      	str	r2, [r5, #0]
 800ac36:	461a      	mov	r2, r3
 800ac38:	f7fb fcb0 	bl	800659c <_write>
 800ac3c:	1c43      	adds	r3, r0, #1
 800ac3e:	d102      	bne.n	800ac46 <_write_r+0x1e>
 800ac40:	682b      	ldr	r3, [r5, #0]
 800ac42:	b103      	cbz	r3, 800ac46 <_write_r+0x1e>
 800ac44:	6023      	str	r3, [r4, #0]
 800ac46:	bd38      	pop	{r3, r4, r5, pc}
 800ac48:	200001ec 	.word	0x200001ec

0800ac4c <__swsetup_r>:
 800ac4c:	4b32      	ldr	r3, [pc, #200]	; (800ad18 <__swsetup_r+0xcc>)
 800ac4e:	b570      	push	{r4, r5, r6, lr}
 800ac50:	681d      	ldr	r5, [r3, #0]
 800ac52:	4606      	mov	r6, r0
 800ac54:	460c      	mov	r4, r1
 800ac56:	b125      	cbz	r5, 800ac62 <__swsetup_r+0x16>
 800ac58:	69ab      	ldr	r3, [r5, #24]
 800ac5a:	b913      	cbnz	r3, 800ac62 <__swsetup_r+0x16>
 800ac5c:	4628      	mov	r0, r5
 800ac5e:	f7ff fb55 	bl	800a30c <__sinit>
 800ac62:	4b2e      	ldr	r3, [pc, #184]	; (800ad1c <__swsetup_r+0xd0>)
 800ac64:	429c      	cmp	r4, r3
 800ac66:	d10f      	bne.n	800ac88 <__swsetup_r+0x3c>
 800ac68:	686c      	ldr	r4, [r5, #4]
 800ac6a:	89a3      	ldrh	r3, [r4, #12]
 800ac6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac70:	0719      	lsls	r1, r3, #28
 800ac72:	d42c      	bmi.n	800acce <__swsetup_r+0x82>
 800ac74:	06dd      	lsls	r5, r3, #27
 800ac76:	d411      	bmi.n	800ac9c <__swsetup_r+0x50>
 800ac78:	2309      	movs	r3, #9
 800ac7a:	6033      	str	r3, [r6, #0]
 800ac7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac84:	81a3      	strh	r3, [r4, #12]
 800ac86:	e03e      	b.n	800ad06 <__swsetup_r+0xba>
 800ac88:	4b25      	ldr	r3, [pc, #148]	; (800ad20 <__swsetup_r+0xd4>)
 800ac8a:	429c      	cmp	r4, r3
 800ac8c:	d101      	bne.n	800ac92 <__swsetup_r+0x46>
 800ac8e:	68ac      	ldr	r4, [r5, #8]
 800ac90:	e7eb      	b.n	800ac6a <__swsetup_r+0x1e>
 800ac92:	4b24      	ldr	r3, [pc, #144]	; (800ad24 <__swsetup_r+0xd8>)
 800ac94:	429c      	cmp	r4, r3
 800ac96:	bf08      	it	eq
 800ac98:	68ec      	ldreq	r4, [r5, #12]
 800ac9a:	e7e6      	b.n	800ac6a <__swsetup_r+0x1e>
 800ac9c:	0758      	lsls	r0, r3, #29
 800ac9e:	d512      	bpl.n	800acc6 <__swsetup_r+0x7a>
 800aca0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aca2:	b141      	cbz	r1, 800acb6 <__swsetup_r+0x6a>
 800aca4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aca8:	4299      	cmp	r1, r3
 800acaa:	d002      	beq.n	800acb2 <__swsetup_r+0x66>
 800acac:	4630      	mov	r0, r6
 800acae:	f000 f99d 	bl	800afec <_free_r>
 800acb2:	2300      	movs	r3, #0
 800acb4:	6363      	str	r3, [r4, #52]	; 0x34
 800acb6:	89a3      	ldrh	r3, [r4, #12]
 800acb8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800acbc:	81a3      	strh	r3, [r4, #12]
 800acbe:	2300      	movs	r3, #0
 800acc0:	6063      	str	r3, [r4, #4]
 800acc2:	6923      	ldr	r3, [r4, #16]
 800acc4:	6023      	str	r3, [r4, #0]
 800acc6:	89a3      	ldrh	r3, [r4, #12]
 800acc8:	f043 0308 	orr.w	r3, r3, #8
 800accc:	81a3      	strh	r3, [r4, #12]
 800acce:	6923      	ldr	r3, [r4, #16]
 800acd0:	b94b      	cbnz	r3, 800ace6 <__swsetup_r+0x9a>
 800acd2:	89a3      	ldrh	r3, [r4, #12]
 800acd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800acd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800acdc:	d003      	beq.n	800ace6 <__swsetup_r+0x9a>
 800acde:	4621      	mov	r1, r4
 800ace0:	4630      	mov	r0, r6
 800ace2:	f000 f929 	bl	800af38 <__smakebuf_r>
 800ace6:	89a0      	ldrh	r0, [r4, #12]
 800ace8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acec:	f010 0301 	ands.w	r3, r0, #1
 800acf0:	d00a      	beq.n	800ad08 <__swsetup_r+0xbc>
 800acf2:	2300      	movs	r3, #0
 800acf4:	60a3      	str	r3, [r4, #8]
 800acf6:	6963      	ldr	r3, [r4, #20]
 800acf8:	425b      	negs	r3, r3
 800acfa:	61a3      	str	r3, [r4, #24]
 800acfc:	6923      	ldr	r3, [r4, #16]
 800acfe:	b943      	cbnz	r3, 800ad12 <__swsetup_r+0xc6>
 800ad00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ad04:	d1ba      	bne.n	800ac7c <__swsetup_r+0x30>
 800ad06:	bd70      	pop	{r4, r5, r6, pc}
 800ad08:	0781      	lsls	r1, r0, #30
 800ad0a:	bf58      	it	pl
 800ad0c:	6963      	ldrpl	r3, [r4, #20]
 800ad0e:	60a3      	str	r3, [r4, #8]
 800ad10:	e7f4      	b.n	800acfc <__swsetup_r+0xb0>
 800ad12:	2000      	movs	r0, #0
 800ad14:	e7f7      	b.n	800ad06 <__swsetup_r+0xba>
 800ad16:	bf00      	nop
 800ad18:	20000010 	.word	0x20000010
 800ad1c:	0800b170 	.word	0x0800b170
 800ad20:	0800b190 	.word	0x0800b190
 800ad24:	0800b150 	.word	0x0800b150

0800ad28 <_close_r>:
 800ad28:	b538      	push	{r3, r4, r5, lr}
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	4d05      	ldr	r5, [pc, #20]	; (800ad44 <_close_r+0x1c>)
 800ad2e:	4604      	mov	r4, r0
 800ad30:	4608      	mov	r0, r1
 800ad32:	602b      	str	r3, [r5, #0]
 800ad34:	f7fb fdc9 	bl	80068ca <_close>
 800ad38:	1c43      	adds	r3, r0, #1
 800ad3a:	d102      	bne.n	800ad42 <_close_r+0x1a>
 800ad3c:	682b      	ldr	r3, [r5, #0]
 800ad3e:	b103      	cbz	r3, 800ad42 <_close_r+0x1a>
 800ad40:	6023      	str	r3, [r4, #0]
 800ad42:	bd38      	pop	{r3, r4, r5, pc}
 800ad44:	200001ec 	.word	0x200001ec

0800ad48 <__sflush_r>:
 800ad48:	898a      	ldrh	r2, [r1, #12]
 800ad4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad4e:	4605      	mov	r5, r0
 800ad50:	0710      	lsls	r0, r2, #28
 800ad52:	460c      	mov	r4, r1
 800ad54:	d458      	bmi.n	800ae08 <__sflush_r+0xc0>
 800ad56:	684b      	ldr	r3, [r1, #4]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	dc05      	bgt.n	800ad68 <__sflush_r+0x20>
 800ad5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	dc02      	bgt.n	800ad68 <__sflush_r+0x20>
 800ad62:	2000      	movs	r0, #0
 800ad64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad6a:	2e00      	cmp	r6, #0
 800ad6c:	d0f9      	beq.n	800ad62 <__sflush_r+0x1a>
 800ad6e:	2300      	movs	r3, #0
 800ad70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad74:	682f      	ldr	r7, [r5, #0]
 800ad76:	602b      	str	r3, [r5, #0]
 800ad78:	d032      	beq.n	800ade0 <__sflush_r+0x98>
 800ad7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad7c:	89a3      	ldrh	r3, [r4, #12]
 800ad7e:	075a      	lsls	r2, r3, #29
 800ad80:	d505      	bpl.n	800ad8e <__sflush_r+0x46>
 800ad82:	6863      	ldr	r3, [r4, #4]
 800ad84:	1ac0      	subs	r0, r0, r3
 800ad86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad88:	b10b      	cbz	r3, 800ad8e <__sflush_r+0x46>
 800ad8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad8c:	1ac0      	subs	r0, r0, r3
 800ad8e:	2300      	movs	r3, #0
 800ad90:	4602      	mov	r2, r0
 800ad92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad94:	4628      	mov	r0, r5
 800ad96:	6a21      	ldr	r1, [r4, #32]
 800ad98:	47b0      	blx	r6
 800ad9a:	1c43      	adds	r3, r0, #1
 800ad9c:	89a3      	ldrh	r3, [r4, #12]
 800ad9e:	d106      	bne.n	800adae <__sflush_r+0x66>
 800ada0:	6829      	ldr	r1, [r5, #0]
 800ada2:	291d      	cmp	r1, #29
 800ada4:	d82c      	bhi.n	800ae00 <__sflush_r+0xb8>
 800ada6:	4a2a      	ldr	r2, [pc, #168]	; (800ae50 <__sflush_r+0x108>)
 800ada8:	40ca      	lsrs	r2, r1
 800adaa:	07d6      	lsls	r6, r2, #31
 800adac:	d528      	bpl.n	800ae00 <__sflush_r+0xb8>
 800adae:	2200      	movs	r2, #0
 800adb0:	6062      	str	r2, [r4, #4]
 800adb2:	6922      	ldr	r2, [r4, #16]
 800adb4:	04d9      	lsls	r1, r3, #19
 800adb6:	6022      	str	r2, [r4, #0]
 800adb8:	d504      	bpl.n	800adc4 <__sflush_r+0x7c>
 800adba:	1c42      	adds	r2, r0, #1
 800adbc:	d101      	bne.n	800adc2 <__sflush_r+0x7a>
 800adbe:	682b      	ldr	r3, [r5, #0]
 800adc0:	b903      	cbnz	r3, 800adc4 <__sflush_r+0x7c>
 800adc2:	6560      	str	r0, [r4, #84]	; 0x54
 800adc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800adc6:	602f      	str	r7, [r5, #0]
 800adc8:	2900      	cmp	r1, #0
 800adca:	d0ca      	beq.n	800ad62 <__sflush_r+0x1a>
 800adcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800add0:	4299      	cmp	r1, r3
 800add2:	d002      	beq.n	800adda <__sflush_r+0x92>
 800add4:	4628      	mov	r0, r5
 800add6:	f000 f909 	bl	800afec <_free_r>
 800adda:	2000      	movs	r0, #0
 800addc:	6360      	str	r0, [r4, #52]	; 0x34
 800adde:	e7c1      	b.n	800ad64 <__sflush_r+0x1c>
 800ade0:	6a21      	ldr	r1, [r4, #32]
 800ade2:	2301      	movs	r3, #1
 800ade4:	4628      	mov	r0, r5
 800ade6:	47b0      	blx	r6
 800ade8:	1c41      	adds	r1, r0, #1
 800adea:	d1c7      	bne.n	800ad7c <__sflush_r+0x34>
 800adec:	682b      	ldr	r3, [r5, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d0c4      	beq.n	800ad7c <__sflush_r+0x34>
 800adf2:	2b1d      	cmp	r3, #29
 800adf4:	d001      	beq.n	800adfa <__sflush_r+0xb2>
 800adf6:	2b16      	cmp	r3, #22
 800adf8:	d101      	bne.n	800adfe <__sflush_r+0xb6>
 800adfa:	602f      	str	r7, [r5, #0]
 800adfc:	e7b1      	b.n	800ad62 <__sflush_r+0x1a>
 800adfe:	89a3      	ldrh	r3, [r4, #12]
 800ae00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae04:	81a3      	strh	r3, [r4, #12]
 800ae06:	e7ad      	b.n	800ad64 <__sflush_r+0x1c>
 800ae08:	690f      	ldr	r7, [r1, #16]
 800ae0a:	2f00      	cmp	r7, #0
 800ae0c:	d0a9      	beq.n	800ad62 <__sflush_r+0x1a>
 800ae0e:	0793      	lsls	r3, r2, #30
 800ae10:	bf18      	it	ne
 800ae12:	2300      	movne	r3, #0
 800ae14:	680e      	ldr	r6, [r1, #0]
 800ae16:	bf08      	it	eq
 800ae18:	694b      	ldreq	r3, [r1, #20]
 800ae1a:	eba6 0807 	sub.w	r8, r6, r7
 800ae1e:	600f      	str	r7, [r1, #0]
 800ae20:	608b      	str	r3, [r1, #8]
 800ae22:	f1b8 0f00 	cmp.w	r8, #0
 800ae26:	dd9c      	ble.n	800ad62 <__sflush_r+0x1a>
 800ae28:	4643      	mov	r3, r8
 800ae2a:	463a      	mov	r2, r7
 800ae2c:	4628      	mov	r0, r5
 800ae2e:	6a21      	ldr	r1, [r4, #32]
 800ae30:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae32:	47b0      	blx	r6
 800ae34:	2800      	cmp	r0, #0
 800ae36:	dc06      	bgt.n	800ae46 <__sflush_r+0xfe>
 800ae38:	89a3      	ldrh	r3, [r4, #12]
 800ae3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae42:	81a3      	strh	r3, [r4, #12]
 800ae44:	e78e      	b.n	800ad64 <__sflush_r+0x1c>
 800ae46:	4407      	add	r7, r0
 800ae48:	eba8 0800 	sub.w	r8, r8, r0
 800ae4c:	e7e9      	b.n	800ae22 <__sflush_r+0xda>
 800ae4e:	bf00      	nop
 800ae50:	20400001 	.word	0x20400001

0800ae54 <_fflush_r>:
 800ae54:	b538      	push	{r3, r4, r5, lr}
 800ae56:	690b      	ldr	r3, [r1, #16]
 800ae58:	4605      	mov	r5, r0
 800ae5a:	460c      	mov	r4, r1
 800ae5c:	b913      	cbnz	r3, 800ae64 <_fflush_r+0x10>
 800ae5e:	2500      	movs	r5, #0
 800ae60:	4628      	mov	r0, r5
 800ae62:	bd38      	pop	{r3, r4, r5, pc}
 800ae64:	b118      	cbz	r0, 800ae6e <_fflush_r+0x1a>
 800ae66:	6983      	ldr	r3, [r0, #24]
 800ae68:	b90b      	cbnz	r3, 800ae6e <_fflush_r+0x1a>
 800ae6a:	f7ff fa4f 	bl	800a30c <__sinit>
 800ae6e:	4b14      	ldr	r3, [pc, #80]	; (800aec0 <_fflush_r+0x6c>)
 800ae70:	429c      	cmp	r4, r3
 800ae72:	d11b      	bne.n	800aeac <_fflush_r+0x58>
 800ae74:	686c      	ldr	r4, [r5, #4]
 800ae76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d0ef      	beq.n	800ae5e <_fflush_r+0xa>
 800ae7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae80:	07d0      	lsls	r0, r2, #31
 800ae82:	d404      	bmi.n	800ae8e <_fflush_r+0x3a>
 800ae84:	0599      	lsls	r1, r3, #22
 800ae86:	d402      	bmi.n	800ae8e <_fflush_r+0x3a>
 800ae88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae8a:	f7ff fadd 	bl	800a448 <__retarget_lock_acquire_recursive>
 800ae8e:	4628      	mov	r0, r5
 800ae90:	4621      	mov	r1, r4
 800ae92:	f7ff ff59 	bl	800ad48 <__sflush_r>
 800ae96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae98:	4605      	mov	r5, r0
 800ae9a:	07da      	lsls	r2, r3, #31
 800ae9c:	d4e0      	bmi.n	800ae60 <_fflush_r+0xc>
 800ae9e:	89a3      	ldrh	r3, [r4, #12]
 800aea0:	059b      	lsls	r3, r3, #22
 800aea2:	d4dd      	bmi.n	800ae60 <_fflush_r+0xc>
 800aea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aea6:	f7ff fad0 	bl	800a44a <__retarget_lock_release_recursive>
 800aeaa:	e7d9      	b.n	800ae60 <_fflush_r+0xc>
 800aeac:	4b05      	ldr	r3, [pc, #20]	; (800aec4 <_fflush_r+0x70>)
 800aeae:	429c      	cmp	r4, r3
 800aeb0:	d101      	bne.n	800aeb6 <_fflush_r+0x62>
 800aeb2:	68ac      	ldr	r4, [r5, #8]
 800aeb4:	e7df      	b.n	800ae76 <_fflush_r+0x22>
 800aeb6:	4b04      	ldr	r3, [pc, #16]	; (800aec8 <_fflush_r+0x74>)
 800aeb8:	429c      	cmp	r4, r3
 800aeba:	bf08      	it	eq
 800aebc:	68ec      	ldreq	r4, [r5, #12]
 800aebe:	e7da      	b.n	800ae76 <_fflush_r+0x22>
 800aec0:	0800b170 	.word	0x0800b170
 800aec4:	0800b190 	.word	0x0800b190
 800aec8:	0800b150 	.word	0x0800b150

0800aecc <_lseek_r>:
 800aecc:	b538      	push	{r3, r4, r5, lr}
 800aece:	4604      	mov	r4, r0
 800aed0:	4608      	mov	r0, r1
 800aed2:	4611      	mov	r1, r2
 800aed4:	2200      	movs	r2, #0
 800aed6:	4d05      	ldr	r5, [pc, #20]	; (800aeec <_lseek_r+0x20>)
 800aed8:	602a      	str	r2, [r5, #0]
 800aeda:	461a      	mov	r2, r3
 800aedc:	f7fb fd19 	bl	8006912 <_lseek>
 800aee0:	1c43      	adds	r3, r0, #1
 800aee2:	d102      	bne.n	800aeea <_lseek_r+0x1e>
 800aee4:	682b      	ldr	r3, [r5, #0]
 800aee6:	b103      	cbz	r3, 800aeea <_lseek_r+0x1e>
 800aee8:	6023      	str	r3, [r4, #0]
 800aeea:	bd38      	pop	{r3, r4, r5, pc}
 800aeec:	200001ec 	.word	0x200001ec

0800aef0 <__swhatbuf_r>:
 800aef0:	b570      	push	{r4, r5, r6, lr}
 800aef2:	460e      	mov	r6, r1
 800aef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef8:	4614      	mov	r4, r2
 800aefa:	2900      	cmp	r1, #0
 800aefc:	461d      	mov	r5, r3
 800aefe:	b096      	sub	sp, #88	; 0x58
 800af00:	da07      	bge.n	800af12 <__swhatbuf_r+0x22>
 800af02:	2300      	movs	r3, #0
 800af04:	602b      	str	r3, [r5, #0]
 800af06:	89b3      	ldrh	r3, [r6, #12]
 800af08:	061a      	lsls	r2, r3, #24
 800af0a:	d410      	bmi.n	800af2e <__swhatbuf_r+0x3e>
 800af0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af10:	e00e      	b.n	800af30 <__swhatbuf_r+0x40>
 800af12:	466a      	mov	r2, sp
 800af14:	f000 f8c8 	bl	800b0a8 <_fstat_r>
 800af18:	2800      	cmp	r0, #0
 800af1a:	dbf2      	blt.n	800af02 <__swhatbuf_r+0x12>
 800af1c:	9a01      	ldr	r2, [sp, #4]
 800af1e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800af22:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800af26:	425a      	negs	r2, r3
 800af28:	415a      	adcs	r2, r3
 800af2a:	602a      	str	r2, [r5, #0]
 800af2c:	e7ee      	b.n	800af0c <__swhatbuf_r+0x1c>
 800af2e:	2340      	movs	r3, #64	; 0x40
 800af30:	2000      	movs	r0, #0
 800af32:	6023      	str	r3, [r4, #0]
 800af34:	b016      	add	sp, #88	; 0x58
 800af36:	bd70      	pop	{r4, r5, r6, pc}

0800af38 <__smakebuf_r>:
 800af38:	898b      	ldrh	r3, [r1, #12]
 800af3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800af3c:	079d      	lsls	r5, r3, #30
 800af3e:	4606      	mov	r6, r0
 800af40:	460c      	mov	r4, r1
 800af42:	d507      	bpl.n	800af54 <__smakebuf_r+0x1c>
 800af44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800af48:	6023      	str	r3, [r4, #0]
 800af4a:	6123      	str	r3, [r4, #16]
 800af4c:	2301      	movs	r3, #1
 800af4e:	6163      	str	r3, [r4, #20]
 800af50:	b002      	add	sp, #8
 800af52:	bd70      	pop	{r4, r5, r6, pc}
 800af54:	466a      	mov	r2, sp
 800af56:	ab01      	add	r3, sp, #4
 800af58:	f7ff ffca 	bl	800aef0 <__swhatbuf_r>
 800af5c:	9900      	ldr	r1, [sp, #0]
 800af5e:	4605      	mov	r5, r0
 800af60:	4630      	mov	r0, r6
 800af62:	f7ff fa73 	bl	800a44c <_malloc_r>
 800af66:	b948      	cbnz	r0, 800af7c <__smakebuf_r+0x44>
 800af68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af6c:	059a      	lsls	r2, r3, #22
 800af6e:	d4ef      	bmi.n	800af50 <__smakebuf_r+0x18>
 800af70:	f023 0303 	bic.w	r3, r3, #3
 800af74:	f043 0302 	orr.w	r3, r3, #2
 800af78:	81a3      	strh	r3, [r4, #12]
 800af7a:	e7e3      	b.n	800af44 <__smakebuf_r+0xc>
 800af7c:	4b0d      	ldr	r3, [pc, #52]	; (800afb4 <__smakebuf_r+0x7c>)
 800af7e:	62b3      	str	r3, [r6, #40]	; 0x28
 800af80:	89a3      	ldrh	r3, [r4, #12]
 800af82:	6020      	str	r0, [r4, #0]
 800af84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af88:	81a3      	strh	r3, [r4, #12]
 800af8a:	9b00      	ldr	r3, [sp, #0]
 800af8c:	6120      	str	r0, [r4, #16]
 800af8e:	6163      	str	r3, [r4, #20]
 800af90:	9b01      	ldr	r3, [sp, #4]
 800af92:	b15b      	cbz	r3, 800afac <__smakebuf_r+0x74>
 800af94:	4630      	mov	r0, r6
 800af96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af9a:	f000 f897 	bl	800b0cc <_isatty_r>
 800af9e:	b128      	cbz	r0, 800afac <__smakebuf_r+0x74>
 800afa0:	89a3      	ldrh	r3, [r4, #12]
 800afa2:	f023 0303 	bic.w	r3, r3, #3
 800afa6:	f043 0301 	orr.w	r3, r3, #1
 800afaa:	81a3      	strh	r3, [r4, #12]
 800afac:	89a0      	ldrh	r0, [r4, #12]
 800afae:	4305      	orrs	r5, r0
 800afb0:	81a5      	strh	r5, [r4, #12]
 800afb2:	e7cd      	b.n	800af50 <__smakebuf_r+0x18>
 800afb4:	0800a2a5 	.word	0x0800a2a5

0800afb8 <memchr>:
 800afb8:	4603      	mov	r3, r0
 800afba:	b510      	push	{r4, lr}
 800afbc:	b2c9      	uxtb	r1, r1
 800afbe:	4402      	add	r2, r0
 800afc0:	4293      	cmp	r3, r2
 800afc2:	4618      	mov	r0, r3
 800afc4:	d101      	bne.n	800afca <memchr+0x12>
 800afc6:	2000      	movs	r0, #0
 800afc8:	e003      	b.n	800afd2 <memchr+0x1a>
 800afca:	7804      	ldrb	r4, [r0, #0]
 800afcc:	3301      	adds	r3, #1
 800afce:	428c      	cmp	r4, r1
 800afd0:	d1f6      	bne.n	800afc0 <memchr+0x8>
 800afd2:	bd10      	pop	{r4, pc}

0800afd4 <__malloc_lock>:
 800afd4:	4801      	ldr	r0, [pc, #4]	; (800afdc <__malloc_lock+0x8>)
 800afd6:	f7ff ba37 	b.w	800a448 <__retarget_lock_acquire_recursive>
 800afda:	bf00      	nop
 800afdc:	200001e4 	.word	0x200001e4

0800afe0 <__malloc_unlock>:
 800afe0:	4801      	ldr	r0, [pc, #4]	; (800afe8 <__malloc_unlock+0x8>)
 800afe2:	f7ff ba32 	b.w	800a44a <__retarget_lock_release_recursive>
 800afe6:	bf00      	nop
 800afe8:	200001e4 	.word	0x200001e4

0800afec <_free_r>:
 800afec:	b538      	push	{r3, r4, r5, lr}
 800afee:	4605      	mov	r5, r0
 800aff0:	2900      	cmp	r1, #0
 800aff2:	d043      	beq.n	800b07c <_free_r+0x90>
 800aff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aff8:	1f0c      	subs	r4, r1, #4
 800affa:	2b00      	cmp	r3, #0
 800affc:	bfb8      	it	lt
 800affe:	18e4      	addlt	r4, r4, r3
 800b000:	f7ff ffe8 	bl	800afd4 <__malloc_lock>
 800b004:	4a1e      	ldr	r2, [pc, #120]	; (800b080 <_free_r+0x94>)
 800b006:	6813      	ldr	r3, [r2, #0]
 800b008:	4610      	mov	r0, r2
 800b00a:	b933      	cbnz	r3, 800b01a <_free_r+0x2e>
 800b00c:	6063      	str	r3, [r4, #4]
 800b00e:	6014      	str	r4, [r2, #0]
 800b010:	4628      	mov	r0, r5
 800b012:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b016:	f7ff bfe3 	b.w	800afe0 <__malloc_unlock>
 800b01a:	42a3      	cmp	r3, r4
 800b01c:	d90a      	bls.n	800b034 <_free_r+0x48>
 800b01e:	6821      	ldr	r1, [r4, #0]
 800b020:	1862      	adds	r2, r4, r1
 800b022:	4293      	cmp	r3, r2
 800b024:	bf01      	itttt	eq
 800b026:	681a      	ldreq	r2, [r3, #0]
 800b028:	685b      	ldreq	r3, [r3, #4]
 800b02a:	1852      	addeq	r2, r2, r1
 800b02c:	6022      	streq	r2, [r4, #0]
 800b02e:	6063      	str	r3, [r4, #4]
 800b030:	6004      	str	r4, [r0, #0]
 800b032:	e7ed      	b.n	800b010 <_free_r+0x24>
 800b034:	461a      	mov	r2, r3
 800b036:	685b      	ldr	r3, [r3, #4]
 800b038:	b10b      	cbz	r3, 800b03e <_free_r+0x52>
 800b03a:	42a3      	cmp	r3, r4
 800b03c:	d9fa      	bls.n	800b034 <_free_r+0x48>
 800b03e:	6811      	ldr	r1, [r2, #0]
 800b040:	1850      	adds	r0, r2, r1
 800b042:	42a0      	cmp	r0, r4
 800b044:	d10b      	bne.n	800b05e <_free_r+0x72>
 800b046:	6820      	ldr	r0, [r4, #0]
 800b048:	4401      	add	r1, r0
 800b04a:	1850      	adds	r0, r2, r1
 800b04c:	4283      	cmp	r3, r0
 800b04e:	6011      	str	r1, [r2, #0]
 800b050:	d1de      	bne.n	800b010 <_free_r+0x24>
 800b052:	6818      	ldr	r0, [r3, #0]
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	4401      	add	r1, r0
 800b058:	6011      	str	r1, [r2, #0]
 800b05a:	6053      	str	r3, [r2, #4]
 800b05c:	e7d8      	b.n	800b010 <_free_r+0x24>
 800b05e:	d902      	bls.n	800b066 <_free_r+0x7a>
 800b060:	230c      	movs	r3, #12
 800b062:	602b      	str	r3, [r5, #0]
 800b064:	e7d4      	b.n	800b010 <_free_r+0x24>
 800b066:	6820      	ldr	r0, [r4, #0]
 800b068:	1821      	adds	r1, r4, r0
 800b06a:	428b      	cmp	r3, r1
 800b06c:	bf01      	itttt	eq
 800b06e:	6819      	ldreq	r1, [r3, #0]
 800b070:	685b      	ldreq	r3, [r3, #4]
 800b072:	1809      	addeq	r1, r1, r0
 800b074:	6021      	streq	r1, [r4, #0]
 800b076:	6063      	str	r3, [r4, #4]
 800b078:	6054      	str	r4, [r2, #4]
 800b07a:	e7c9      	b.n	800b010 <_free_r+0x24>
 800b07c:	bd38      	pop	{r3, r4, r5, pc}
 800b07e:	bf00      	nop
 800b080:	200000a0 	.word	0x200000a0

0800b084 <_read_r>:
 800b084:	b538      	push	{r3, r4, r5, lr}
 800b086:	4604      	mov	r4, r0
 800b088:	4608      	mov	r0, r1
 800b08a:	4611      	mov	r1, r2
 800b08c:	2200      	movs	r2, #0
 800b08e:	4d05      	ldr	r5, [pc, #20]	; (800b0a4 <_read_r+0x20>)
 800b090:	602a      	str	r2, [r5, #0]
 800b092:	461a      	mov	r2, r3
 800b094:	f7fb fbfc 	bl	8006890 <_read>
 800b098:	1c43      	adds	r3, r0, #1
 800b09a:	d102      	bne.n	800b0a2 <_read_r+0x1e>
 800b09c:	682b      	ldr	r3, [r5, #0]
 800b09e:	b103      	cbz	r3, 800b0a2 <_read_r+0x1e>
 800b0a0:	6023      	str	r3, [r4, #0]
 800b0a2:	bd38      	pop	{r3, r4, r5, pc}
 800b0a4:	200001ec 	.word	0x200001ec

0800b0a8 <_fstat_r>:
 800b0a8:	b538      	push	{r3, r4, r5, lr}
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	4d06      	ldr	r5, [pc, #24]	; (800b0c8 <_fstat_r+0x20>)
 800b0ae:	4604      	mov	r4, r0
 800b0b0:	4608      	mov	r0, r1
 800b0b2:	4611      	mov	r1, r2
 800b0b4:	602b      	str	r3, [r5, #0]
 800b0b6:	f7fb fc13 	bl	80068e0 <_fstat>
 800b0ba:	1c43      	adds	r3, r0, #1
 800b0bc:	d102      	bne.n	800b0c4 <_fstat_r+0x1c>
 800b0be:	682b      	ldr	r3, [r5, #0]
 800b0c0:	b103      	cbz	r3, 800b0c4 <_fstat_r+0x1c>
 800b0c2:	6023      	str	r3, [r4, #0]
 800b0c4:	bd38      	pop	{r3, r4, r5, pc}
 800b0c6:	bf00      	nop
 800b0c8:	200001ec 	.word	0x200001ec

0800b0cc <_isatty_r>:
 800b0cc:	b538      	push	{r3, r4, r5, lr}
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	4d05      	ldr	r5, [pc, #20]	; (800b0e8 <_isatty_r+0x1c>)
 800b0d2:	4604      	mov	r4, r0
 800b0d4:	4608      	mov	r0, r1
 800b0d6:	602b      	str	r3, [r5, #0]
 800b0d8:	f7fb fc11 	bl	80068fe <_isatty>
 800b0dc:	1c43      	adds	r3, r0, #1
 800b0de:	d102      	bne.n	800b0e6 <_isatty_r+0x1a>
 800b0e0:	682b      	ldr	r3, [r5, #0]
 800b0e2:	b103      	cbz	r3, 800b0e6 <_isatty_r+0x1a>
 800b0e4:	6023      	str	r3, [r4, #0]
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	200001ec 	.word	0x200001ec

0800b0ec <_init>:
 800b0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ee:	bf00      	nop
 800b0f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0f2:	bc08      	pop	{r3}
 800b0f4:	469e      	mov	lr, r3
 800b0f6:	4770      	bx	lr

0800b0f8 <_fini>:
 800b0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fa:	bf00      	nop
 800b0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0fe:	bc08      	pop	{r3}
 800b100:	469e      	mov	lr, r3
 800b102:	4770      	bx	lr
