// Seed: 1750150671
module module_0 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    output tri id_7,
    input uwire id_8
);
  always id_3 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    output supply0 id_2,
    input logic id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    output wand id_7,
    input supply1 id_8,
    input supply0 id_9
);
  supply1 id_11 = 1 < 1;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_6
  );
  assign id_0.id_8 = 1;
  always #(id_11) id_1 <= 1;
  assign id_1  = id_3;
  assign id_11 = (id_4);
endmodule
