// Seed: 3306005895
module module_0 (
    input wor  id_0,
    input wor  id_1,
    input wire id_2
);
endmodule
module module_1 #(
    parameter id_3 = 32'd48,
    parameter id_7 = 32'd27
) (
    output supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    input supply1 _id_3,
    output tri0 id_4
);
  not primCall (id_4, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire [1 : id_3] id_6, _id_7, id_8, id_9, id_10;
  logic [id_7 : -1] id_11;
  ;
endmodule
module module_2 (
    input wire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output uwire id_4,
    output wand id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_4 = id_0;
  parameter id_7 = 1;
endmodule
