// Seed: 3119604411
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output wire id_2,
    input  wire id_3
);
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input wire id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply1 id_5
);
  wire id_7, id_8;
  wor id_9;
  supply1 id_10, id_11, id_12;
  assign id_11 = id_10;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_9,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_5 = id_9;
endmodule
