# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do sgnExt16_32_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sgnExt16_32
# -- Compiling architecture RTL of sgnExt16_32
# 
vcom -reportprogress 300 -work work {X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sgnExt16_32_tb
# -- Compiling architecture testbench of sgnExt16_32_tb
vsim work.sgnext16_32_tb
# vsim work.sgnext16_32_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sgnext16_32_tb(testbench)
# Loading work.sgnext16_32(rtl)
add wave -position insertpoint sim:/sgnext16_32_tb/*
run
restart
run
restart
run
