
*** Running vivado
    with args -log Top_Level_view_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level_view_microblaze_0_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top_Level_view_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 375.887 ; gain = 97.113
INFO: [Synth 8-638] synthesizing module 'Top_Level_view_microblaze_0_0' [c:/Users/noahj/Documents/GitHub/WavGenA/WavGenA.srcs/sources_1/bd/Top_Level_view/ip/Top_Level_view_microblaze_0_0/synth/Top_Level_view_microblaze_0_0.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'Top_Level_view_microblaze_0_0' (69#1) [c:/Users/noahj/Documents/GitHub/WavGenA/WavGenA.srcs/sources_1/bd/Top_Level_view/ip/Top_Level_view_microblaze_0_0/synth/Top_Level_view_microblaze_0_0.vhd:194]
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 741.074 ; gain = 462.301
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 741.074 ; gain = 462.301
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.325 . Memory (MB): peak = 959.883 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 959.883 ; gain = 681.109
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 959.883 ; gain = 681.109
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 959.883 ; gain = 681.109
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 959.883 ; gain = 681.109
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:29 . Memory (MB): peak = 959.883 ; gain = 681.109
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:02:51 . Memory (MB): peak = 959.883 ; gain = 681.109
Finished Timing Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:03:00 . Memory (MB): peak = 1023.773 ; gain = 745.000
Finished Technology Mapping : Time (s): cpu = 00:02:55 ; elapsed = 00:03:07 . Memory (MB): peak = 1023.773 ; gain = 745.000
Finished IO Insertion : Time (s): cpu = 00:02:57 ; elapsed = 00:03:09 . Memory (MB): peak = 1023.773 ; gain = 745.000
Finished Renaming Generated Instances : Time (s): cpu = 00:02:57 ; elapsed = 00:03:09 . Memory (MB): peak = 1023.773 ; gain = 745.000
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:59 ; elapsed = 00:03:10 . Memory (MB): peak = 1023.773 ; gain = 745.000
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:03:10 . Memory (MB): peak = 1023.773 ; gain = 745.000
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:03:11 . Memory (MB): peak = 1023.773 ; gain = 745.000
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:03:11 . Memory (MB): peak = 1023.773 ; gain = 745.000

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     4|
|2     |CARRY4     |   122|
|3     |DSP48E1    |     2|
|4     |DSP48E1_1  |     2|
|5     |DSP48E1_2  |     2|
|6     |LUT1       |    52|
|7     |LUT2       |   273|
|8     |LUT3       |   580|
|9     |LUT4       |   607|
|10    |LUT5       |   860|
|11    |LUT6       |  1662|
|12    |LUT6_2     |    80|
|13    |MULT_AND   |     1|
|14    |MUXCY_L    |   250|
|15    |MUXF7      |   309|
|16    |RAM32M     |    16|
|17    |RAMB36E1   |     4|
|18    |RAMB36E1_1 |     4|
|19    |SRL16E     |   172|
|20    |SRLC16E    |    16|
|21    |SRLC32E    |     1|
|22    |XORCY      |   158|
|23    |FDCE       |   280|
|24    |FDE        |    32|
|25    |FDR        |   101|
|26    |FDRE       |  3687|
|27    |FDS        |     1|
|28    |FDSE       |   175|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:03:11 . Memory (MB): peak = 1023.773 ; gain = 745.000
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:03:18 . Memory (MB): peak = 1023.773 ; gain = 753.574
