Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 12 14:58:04 2018
| Host         : AKUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_rx_control_sets_placed.rpt
| Design       : test_rx
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              37 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------+------------------+------------------+----------------+
|       Clock Signal      |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------------------+------------------+------------------+----------------+
|  UART_TX_INST/w_TX_DONE |                                         | we_IBUF          |                1 |              1 |
|  UART_RX_INST/CLK       |                                         |                  |                4 |              8 |
|  clk_IBUF_BUFG          | UART_TX_INST/r_TX_Data[7]_i_1_n_0       |                  |                2 |              8 |
|  clk_IBUF_BUFG          | UART_RX_INST/r_Clk_Count                |                  |                6 |             14 |
|  clk_IBUF_BUFG          | UART_TX_INST/r_Clk_Count[13]_i_1__0_n_0 |                  |                6 |             15 |
|  clk_IBUF_BUFG          |                                         |                  |               12 |             24 |
+-------------------------+-----------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 8      |                     2 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


