
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v
# synth_design -part xc7z020clg484-3 -top td_fused_top_tdf10_l2_filters_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top td_fused_top_tdf10_l2_filters_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38136 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 246461 ; free virtual = 314237
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_tdf10_l2_filters_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:15]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_tdf10_l2_filters_1_rom' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:50]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
WARNING: [Synth 8-3848] Net ram in module/entity td_fused_top_tdf10_l2_filters_1_rom does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:65]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_tdf10_l2_filters_1_rom' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:50]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_tdf10_l2_filters_1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v:15]
WARNING: [Synth 8-3331] design td_fused_top_tdf10_l2_filters_1 has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1749.469 ; gain = 273.832 ; free physical = 245689 ; free virtual = 313447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1749.469 ; gain = 273.832 ; free physical = 245627 ; free virtual = 313385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1757.465 ; gain = 281.828 ; free physical = 245627 ; free virtual = 313385
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:10 ; elapsed = 00:02:11 . Memory (MB): peak = 2056.785 ; gain = 581.148 ; free physical = 245917 ; free virtual = 313683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |muxpart_td_fused_top_tdf10_l2_filters_1_rom    |           1|    262128|
|2     |td_fused_top_tdf10_l2_filters_1_rom__GB1       |           1|        32|
|3     |muxpart__1_td_fused_top_tdf10_l2_filters_1_rom |           1|    262128|
+------+-----------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module td_fused_top_tdf10_l2_filters_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design td_fused_top_tdf10_l2_filters_1 has unconnected port reset
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[0]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[1]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[2]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[3]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[4]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[5]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[6]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[7]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[8]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[9]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[10]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[11]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[12]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[13]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q1_reg[14]' (FDE) to 'i_2/q1_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q1_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[0]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[1]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[2]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[3]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[4]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[5]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[6]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[7]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[8]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[9]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[10]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[11]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[12]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[13]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/q0_reg[14]' (FDE) to 'i_2/q0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q0_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:02:44 . Memory (MB): peak = 2136.824 ; gain = 661.188 ; free physical = 245753 ; free virtual = 313604
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:02:44 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245742 ; free virtual = 313593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:40 ; elapsed = 00:02:44 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245740 ; free virtual = 313591
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245739 ; free virtual = 313591
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245739 ; free virtual = 313590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245739 ; free virtual = 313590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245738 ; free virtual = 313590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245738 ; free virtual = 313589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245738 ; free virtual = 313589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245738 ; free virtual = 313589
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16386 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 2136.828 ; gain = 661.191 ; free physical = 245736 ; free virtual = 313588
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 2136.832 ; gain = 661.191 ; free physical = 245736 ; free virtual = 313587
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2143.074 ; gain = 0.000 ; free physical = 245657 ; free virtual = 313509
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:47 . Memory (MB): peak = 2143.074 ; gain = 667.535 ; free physical = 245719 ; free virtual = 313570
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.184 ; gain = 334.109 ; free physical = 245229 ; free virtual = 313081
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.184 ; gain = 0.000 ; free physical = 245228 ; free virtual = 313080
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.195 ; gain = 0.000 ; free physical = 245235 ; free virtual = 313087
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2541.211 ; gain = 0.000 ; free physical = 245218 ; free virtual = 313069

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: dd4b1391

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.211 ; gain = 0.000 ; free physical = 245217 ; free virtual = 313068

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.195 ; gain = 0.004 ; free physical = 245165 ; free virtual = 313016
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.195 ; gain = 0.004 ; free physical = 245165 ; free virtual = 313016
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.195 ; gain = 0.004 ; free physical = 245165 ; free virtual = 313016
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2555.195 ; gain = 0.004 ; free physical = 245165 ; free virtual = 313016
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: dd4b1391

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2555.195 ; gain = 0.004 ; free physical = 245164 ; free virtual = 313015
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dd4b1391

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2555.195 ; gain = 0.004 ; free physical = 245164 ; free virtual = 313015
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.195 ; gain = 0.000 ; free physical = 245163 ; free virtual = 313014
Ending Logic Optimization Task | Checksum: dd4b1391

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2555.195 ; gain = 0.004 ; free physical = 245163 ; free virtual = 313014

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2555.195 ; gain = 0.000 ; free physical = 245160 ; free virtual = 313012

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dd4b1391

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.195 ; gain = 0.000 ; free physical = 245160 ; free virtual = 313012

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.195 ; gain = 0.000 ; free physical = 245160 ; free virtual = 313012
Ending Netlist Obfuscation Task | Checksum: dd4b1391

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.195 ; gain = 0.000 ; free physical = 245160 ; free virtual = 313012
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: dd4b1391
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module td_fused_top_tdf10_l2_filters_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.203 ; gain = 8.008 ; free physical = 245164 ; free virtual = 313015
INFO: [Pwropt 34-9] Applying IDT optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2627.203 ; gain = 8.008 ; free physical = 245162 ; free virtual = 313014
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.203 ; gain = 0.000 ; free physical = 245162 ; free virtual = 313014
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.250 ; gain = 96.047 ; free physical = 245164 ; free virtual = 313015
Power optimization passes: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2723.250 ; gain = 104.055 ; free physical = 245164 ; free virtual = 313015
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245171 ; free virtual = 313022


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design td_fused_top_tdf10_l2_filters_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245171 ; free virtual = 313022
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: dd4b1391
Power optimization: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2731.254 ; gain = 176.059 ; free physical = 245175 ; free virtual = 313026
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -3709792 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245177 ; free virtual = 313028
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245177 ; free virtual = 313028
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245177 ; free virtual = 313028
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245177 ; free virtual = 313028
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: dd4b1391

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245177 ; free virtual = 313028

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245177 ; free virtual = 313028
Ending Netlist Obfuscation Task | Checksum: dd4b1391

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245177 ; free virtual = 313028
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245171 ; free virtual = 313022
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245171 ; free virtual = 313022
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245171 ; free virtual = 313022

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245165 ; free virtual = 313017

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e73f1132

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313018

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e73f1132

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313018
Phase 1 Placer Initialization | Checksum: e73f1132

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313018

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313018
Phase 2 Final Placement Cleanup | Checksum: e73f1132

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313018
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313019
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313019
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 245167 ; free virtual = 313018
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 0 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244966 ; free virtual = 312868
Post Restoration Checksum: NetGraph: 0 NumContArr: 0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244964 ; free virtual = 312866

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244932 ; free virtual = 312834

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244932 ; free virtual = 312834

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244930 ; free virtual = 312832
Phase 2.4 Timing Verification | Checksum: 00000000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244930 ; free virtual = 312832
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244930 ; free virtual = 312832

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244929 ; free virtual = 312831

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244929 ; free virtual = 312831
Phase 2 Router Initialization | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244929 ; free virtual = 312831

Phase 3 Post Router Timing
Phase 3 Post Router Timing | Checksum: 00000000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244927 ; free virtual = 312829
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244958 ; free virtual = 312861

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244958 ; free virtual = 312861
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244958 ; free virtual = 312861
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.254 ; gain = 0.000 ; free physical = 244958 ; free virtual = 312861
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
INFO: [Timing 38-72] No paths found.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1/post_imp_drc.rpt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 05:08:09 2022...
