\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{struct__twi_1_1__BitRateConfig}{\+\_\+twi\+::\+\_\+\+Bit\+Rate\+Config} }{\pageref{dd/df5/struct__twi_1_1__BitRateConfig}}{}
\item\contentsline{section}{\hyperlink{structports_1_1__Io}{ports\+::\+\_\+\+Io$<$ p, b, io $>$} \\*This class implements the cast operations from uint8\+\_\+t and the typesafe enums\+: Data\+Direction and Pull\+Up }{\pageref{d0/d6d/structports_1_1__Io}}{}
\item\contentsline{section}{\hyperlink{classAdc}{Adc$<$ Default\+Ref, Default\+Input, Default\+Mode, Task $>$} }{\pageref{da/d13/classAdc}}{}
\item\contentsline{section}{\hyperlink{structbits16__hilo__s}{bits16\+\_\+hilo\+\_\+s} }{\pageref{df/d02/structbits16__hilo__s}}{}
\item\contentsline{section}{\hyperlink{structbits16__lohi__s}{bits16\+\_\+lohi\+\_\+s} }{\pageref{d4/dfe/structbits16__lohi__s}}{}
\item\contentsline{section}{\hyperlink{unionbits16__s}{bits16\+\_\+s} }{\pageref{d1/ddb/unionbits16__s}}{}
\item\contentsline{section}{\hyperlink{structbits32__hilo__s}{bits32\+\_\+hilo\+\_\+s} }{\pageref{d0/d05/structbits32__hilo__s}}{}
\item\contentsline{section}{\hyperlink{structbits32__lohi__s}{bits32\+\_\+lohi\+\_\+s} }{\pageref{d1/df0/structbits32__lohi__s}}{}
\item\contentsline{section}{\hyperlink{unionbits32__t}{bits32\+\_\+t} }{\pageref{d0/dfc/unionbits32__t}}{}
\item\contentsline{section}{\hyperlink{structbits64__hilo__s}{bits64\+\_\+hilo\+\_\+s} }{\pageref{dd/d3c/structbits64__hilo__s}}{}
\item\contentsline{section}{\hyperlink{structbits64__lohi__s}{bits64\+\_\+lohi\+\_\+s} }{\pageref{d2/d66/structbits64__lohi__s}}{}
\item\contentsline{section}{\hyperlink{unionbits64__s}{bits64\+\_\+s} }{\pageref{d6/db9/unionbits64__s}}{}
\item\contentsline{section}{\hyperlink{classBuffer}{Buffer$<$ buffer\+\_\+size, Use\+Markers, Overwrite\+If\+Full $>$} }{\pageref{d0/d11/classBuffer}}{}
\item\contentsline{section}{\hyperlink{classBuffer_3_010_00_01UseMarkers_00_01overwriteIfFull_01_4}{Buffer$<$ 0, Use\+Markers, overwrite\+If\+Full $>$} }{\pageref{de/dbf/classBuffer_3_010_00_01UseMarkers_00_01overwriteIfFull_01_4}}{}
\item\contentsline{section}{\hyperlink{classButtons}{Buttons$<$ Button\+List $>$} }{\pageref{dc/d2e/classButtons}}{}
\item\contentsline{section}{\hyperlink{class__transmission_1_1ClearErrors}{\+\_\+transmission\+::\+Clear\+Errors} }{\pageref{d7/d0d/class__transmission_1_1ClearErrors}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1conditional}{std\+::conditional$<$ B, T, F $>$} }{\pageref{d4/d6a/structstd_1_1conditional}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1conditional_3_01false_00_01T_00_01F_01_4}{std\+::conditional$<$ false, T, F $>$} }{\pageref{db/d05/structstd_1_1conditional_3_01false_00_01T_00_01F_01_4}}{}
\item\contentsline{section}{\hyperlink{class__twi_1_1DataProviderTask}{\+\_\+twi\+::\+Data\+Provider\+Task} }{\pageref{d4/d1f/class__twi_1_1DataProviderTask}}{}
\item\contentsline{section}{\hyperlink{class__spi_1_1DataProviderTask}{\+\_\+spi\+::\+Data\+Provider\+Task} }{\pageref{d3/d06/class__spi_1_1DataProviderTask}}{}
\item\contentsline{section}{\hyperlink{class__pulse__uart_1_1DoNothing}{\+\_\+pulse\+\_\+uart\+::\+Do\+Nothing} }{\pageref{d2/d39/class__pulse__uart_1_1DoNothing}}{}
\item\contentsline{section}{\hyperlink{class__uart_1_1DoNothing}{\+\_\+uart\+::\+Do\+Nothing} }{\pageref{d6/dcc/class__uart_1_1DoNothing}}{}
\item\contentsline{section}{\hyperlink{class__spi_1_1DoNothing}{\+\_\+spi\+::\+Do\+Nothing} }{\pageref{d0/d68/class__spi_1_1DoNothing}}{}
\item\contentsline{section}{\hyperlink{struct__timer_1_1DoNothing}{\+\_\+timer\+::\+Do\+Nothing} }{\pageref{d5/d37/struct__timer_1_1DoNothing}}{}
\item\contentsline{section}{\hyperlink{class__twi_1_1DoNothing}{\+\_\+twi\+::\+Do\+Nothing} }{\pageref{d9/da9/class__twi_1_1DoNothing}}{}
\item\contentsline{section}{\hyperlink{struct__buttons_1_1DoNothingMatrixListener}{\+\_\+buttons\+::\+Do\+Nothing\+Matrix\+Listener} }{\pageref{d2/def/struct__buttons_1_1DoNothingMatrixListener}}{}
\item\contentsline{section}{\hyperlink{structadc_1_1Input_1_1Gnd}{adc\+::\+Input\+::\+Gnd} }{\pageref{d1/da8/structadc_1_1Input_1_1Gnd}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1integral__constant}{std\+::integral\+\_\+constant$<$ T, v $>$} }{\pageref{da/dcf/structstd_1_1integral__constant}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1is__same}{std\+::is\+\_\+same$<$ T, U $>$} }{\pageref{d8/d4f/structstd_1_1is__same}}{}
\item\contentsline{section}{\hyperlink{structstd_1_1is__same_3_01T_00_01T_01_4}{std\+::is\+\_\+same$<$ T, T $>$} }{\pageref{d1/db4/structstd_1_1is__same_3_01T_00_01T_01_4}}{}
\item\contentsline{section}{\hyperlink{classLcd}{Lcd$<$ L\+C\+D\+\_\+\+D7, L\+C\+D\+\_\+\+D6, L\+C\+D\+\_\+\+D5, L\+C\+D\+\_\+\+D4, L\+C\+D\+\_\+\+E\+N\+A\+B\+L\+E, L\+C\+D\+\_\+\+R\+E\+G\+\_\+\+S\+E\+L\+E\+C\+T $>$} }{\pageref{de/dd1/classLcd}}{}
\item\contentsline{section}{\hyperlink{classMatrixButtons}{Matrix\+Buttons$<$ Row\+List, Column\+List, Listener $>$} }{\pageref{d3/d0a/classMatrixButtons}}{}
\item\contentsline{section}{\hyperlink{classModbus}{Modbus$<$ address\+Id, Modbus\+Data\+List, Connection\+Ctrl $>$} }{\pageref{dc/dae/classModbus}}{}
\item\contentsline{section}{\hyperlink{struct__timer0_1_1ModeSupport}{\+\_\+timer0\+::\+Mode\+Support$<$ Mode, Clock\+Select $>$} }{\pageref{d3/d2f/struct__timer0_1_1ModeSupport}}{}
\item\contentsline{section}{\hyperlink{class__spi_1_1NoSS}{\+\_\+spi\+::\+No\+SS} }{\pageref{da/d25/class__spi_1_1NoSS}}{}
\item\contentsline{section}{\hyperlink{classstd_1_1numeric__limits}{std\+::numeric\+\_\+limits$<$ T $>$} }{\pageref{d1/d7a/classstd_1_1numeric__limits}}{}
\item\contentsline{section}{\hyperlink{classstd_1_1numeric__limits_3_01uint16__t_01_4}{std\+::numeric\+\_\+limits$<$ uint16\+\_\+t $>$} }{\pageref{db/d7e/classstd_1_1numeric__limits_3_01uint16__t_01_4}}{}
\item\contentsline{section}{\hyperlink{classstd_1_1numeric__limits_3_01uint8__t_01_4}{std\+::numeric\+\_\+limits$<$ uint8\+\_\+t $>$} }{\pageref{d7/d44/classstd_1_1numeric__limits_3_01uint8__t_01_4}}{}
\item\contentsline{section}{\hyperlink{classPgmDataPtr}{Pgm\+Data\+Ptr$<$ T $>$} }{\pageref{d4/d71/classPgmDataPtr}}{}
\item\contentsline{section}{\hyperlink{structports_1_1Pin}{ports\+::\+Pin$<$ p, b $>$} \\*Every pin of the IC is defined using the template arguments {\ttfamily enum \+\_\+\+Port p} and {\ttfamily uint8\+\_\+t b} using {\ttfamily typedef}s of this class }{\pageref{d8/dc3/structports_1_1Pin}}{}
\item\contentsline{section}{\hyperlink{class__buttons_1_1PinList}{\+\_\+buttons\+::\+Pin\+List$<$ Pins $>$} }{\pageref{d9/dac/class__buttons_1_1PinList}}{}
\item\contentsline{section}{\hyperlink{classPulseUartTx}{Pulse\+Uart\+Tx$<$ Tx\+Pin, zero\+Bit\+Duration, \+\_\+tx\+\_\+buffer\+\_\+size, Task, one\+Bit\+Duration, sync\+Bit\+Duration, inverse\+Output $>$} }{\pageref{d2/dbe/classPulseUartTx}}{}
\item\contentsline{section}{\hyperlink{classPwm}{Pwm$<$ Timer\+N, Mode, Out\+Mode\+A, Out\+Mode\+B, Set\+D\+D\+R\+\_\+\+A, Set\+D\+D\+R\+\_\+\+B, Task\+A, Task\+B, Task\+Ov\+F $>$} }{\pageref{d3/deb/classPwm}}{}
\item\contentsline{section}{\hyperlink{classSerialModbus}{Serial\+Modbus$<$ address\+Id, Modbus\+Data\+List, baud, stop\+\_\+bits, parity\+\_\+bit, data\+\_\+bits, baud\+\_\+tol $>$} }{\pageref{d5/dd4/classSerialModbus}}{}
\item\contentsline{section}{\hyperlink{class__servo_1_1ServoPause}{\+\_\+servo\+::\+Servo\+Pause$<$ Pause\+Length $>$} }{\pageref{dc/dc9/class__servo_1_1ServoPause}}{}
\item\contentsline{section}{\hyperlink{classServos}{Servos$<$ Servo\+List $>$} }{\pageref{d5/d82/classServos}}{}
\item\contentsline{section}{\hyperlink{classSpiAsync}{Spi\+Async$<$ Clock\+Select, Mode, tx\+\_\+buffer\+\_\+size, rx\+\_\+buffer\+\_\+size, Irq\+Task, default\+\_\+char, \+\_\+\+S\+S, Data\+Order, Data\+Mode $>$} }{\pageref{d6/d5c/classSpiAsync}}{}
\item\contentsline{section}{\hyperlink{classSpiMaster}{Spi\+Master$<$ Clock\+Select, tx\+\_\+buffer\+\_\+size, rx\+\_\+buffer\+\_\+size, Irq\+Task, S\+S, Data\+Order, Data\+Mode $>$} }{\pageref{dc/d23/classSpiMaster}}{}
\item\contentsline{section}{\hyperlink{classSpiSlave}{Spi\+Slave$<$ tx\+\_\+buffer\+\_\+size, rx\+\_\+buffer\+\_\+size, Irq\+Task, default\+\_\+char, Data\+Order, Data\+Mode $>$} }{\pageref{dc/db5/classSpiSlave}}{}
\item\contentsline{section}{\hyperlink{classSpiSync}{Spi\+Sync$<$ Clock\+Select, Mode, \+\_\+\+S\+S, Data\+Order, Data\+Mode $>$} }{\pageref{d3/dd5/classSpiSync}}{}
\item\contentsline{section}{\hyperlink{classStatic__Buffer}{Static\+\_\+\+Buffer$<$ buffer\+\_\+size, unique\+\_\+id, Use\+Markers, Overwrite\+If\+Full $>$} }{\pageref{da/da0/classStatic__Buffer}}{}
\item\contentsline{section}{\hyperlink{structadc_1_1Input_1_1Temperature}{adc\+::\+Input\+::\+Temperature} }{\pageref{dd/d64/structadc_1_1Input_1_1Temperature}}{}
\item\contentsline{section}{\hyperlink{struct__timer_1_1Timer0}{\+\_\+timer\+::\+Timer0} }{\pageref{d4/d3b/struct__timer_1_1Timer0}}{}
\item\contentsline{section}{\hyperlink{struct__timer2_1_1TimerDef}{\+\_\+timer2\+::\+Timer\+Def} }{\pageref{df/d0f/struct__timer2_1_1TimerDef}}{}
\item\contentsline{section}{\hyperlink{struct__timer0_1_1TimerDef}{\+\_\+timer0\+::\+Timer\+Def} }{\pageref{da/d6a/struct__timer0_1_1TimerDef}}{}
\item\contentsline{section}{\hyperlink{struct__timer1_1_1TimerDef}{\+\_\+timer1\+::\+Timer\+Def} }{\pageref{df/dbc/struct__timer1_1_1TimerDef}}{}
\item\contentsline{section}{\hyperlink{classTwiMaster}{Twi\+Master$<$ tx\+\_\+buffer\+\_\+size, rx\+\_\+buffer\+\_\+size, Irq\+Task, address, general\+Call, max\+Speed, pull\+\_\+up $>$} }{\pageref{d6/d9b/classTwiMaster}}{}
\item\contentsline{section}{\hyperlink{classUart}{Uart$<$ baud, \+\_\+tx\+\_\+buffer\+\_\+size, \+\_\+rx\+\_\+buffer\+\_\+size, use\+\_\+irqs, Irq\+Task, stop\+\_\+bits, parity\+\_\+bit, data\+\_\+bits, baud\+\_\+tol $>$} }{\pageref{d6/d78/classUart}}{}
\item\contentsline{section}{\hyperlink{structadc_1_1Input_1_1Unset}{adc\+::\+Input\+::\+Unset} }{\pageref{df/d94/structadc_1_1Input_1_1Unset}}{}
\item\contentsline{section}{\hyperlink{structadc_1_1Input_1_1V1__1}{adc\+::\+Input\+::\+V1\+\_\+1} }{\pageref{d5/d9a/structadc_1_1Input_1_1V1__1}}{}
\end{DoxyCompactList}
