var nodenames ={
vcc: 1,       // pads
vss: 2,       // pads

// external pins

exp0:4,
exp1:3,
exp2:86,
exp3:430,
exp_in0:26,
exp_in1:25,
exp_in2:94,
exp_in3:85,
'/exp_out0':61,
'/exp_out1':60,
'/exp_out2':88,
'/exp_out3':80,

clk0:772,
_clk0:626,
pclk0:106,
pclk1:58,
pclk0_en:669,
pclk1_en:661,

int:1031,
_int:988,

vid:724,

res:1934,
_res:170,
_res2:128,
wr:2087,
rd:2428,
_wr:2048,
_rd:1960,

ab13:2649,
ab12:2767,
ab11:2768,
ab10:2769,
ab9:2770,
ab8:2771,
ab7:2772,
ab6:2773,
ab5:2774,
ab4:2775,
ab3:2776,
ab2:2650,
ab1:2370,
ab0:1991,
ale:1611,

_ab13:2017,
_ab12:2008,
_ab11:1992,
_ab10:1988,
_ab9:1985,
_ab8:1966,
_ab7:2043,
_ab6:2021,
_ab5:2019,
_ab4:2014,
_ab3:1994,
_ab2:1662,
_ab1:1626,
_ab0:1616,
_ale:1593,

db7:2772,
db6:2773,
db5:2774,
db4:2775,
db3:2776,
db2:2650,
db1:2370,
db0:1991,

_db7:1817,
_db6:1774,
_db5:1710,
_db4:1704,
_db3:1700,
_db2:1696,
_db1:1692,
_db0:1686,

io_rw:1224,
io_db0:1013,
io_db1:765,
io_db2:431,
io_db3:87,
io_db4:11,
io_db5:10,
io_db6:9,
io_db7:8,
io_ab2:7,
io_ab1:6,
io_ab0:12,
io_ce:5,

_io_rw:79,
_io_rw_buf:31,
_io_db0:105,
_io_db1:100,
_io_db2:97,
_io_db3:95,
_io_db4:30,
_io_db5:29,
_io_db6:28,
_io_db7:27,
_io_ab2:66,
_io_ab1:68,
_io_ab0:67,
_io_ce:77,
_io_dbe:13,

// logical video output levels
vid_sync_l:751,
vid_sync_h:787,
vid_burst_l:4941,
vid_burst_h:4942,
vid_luma0_l:5538,
vid_luma0_h:5556,
vid_luma1_l:5835,
vid_luma1_h:5842,
vid_luma2_l:5912,
vid_luma2_h:5925,
vid_luma3_l:5805,
vid_luma3_h:5784,
vid_emph:954, // drags all of the above voltages down by a bit

// video output levels, ordered from GND to VCC
vid_0:751, // h sync
vid_1:4941, // colorburst L
vid_2:5538, // color 0D
vid_3:787, // colors xE and xF
vid_4:5835, // color 1D, same level as xE/xF
vid_5:4942, // colorburst H
vid_6:5912, // color 2D
vid_7:5556, // color 00
vid_8:5842, // color 10
vid_9:5805, // color 3D
vid_10:5925, // color 20
vid_11:5784, // color 30, same as vid_10 (color 20)

// internals

// scanline counter
vpos0:210,
vpos1:259,
vpos2:311,
vpos3:377,
vpos4:429,
vpos5:496,
vpos6:543,
vpos7:588,
vpos8:632,

// decoded signals based on scanline number
vpos_vsync_end:845,
vpos_vsync_start:846,
vpos_eq_261:847,
vpos_eq_241:848,
// The below outputs are buffered on pclk1
vpos_eq_241_2:849,
vpos_eq_0:850,
vpos_eq_240:851,
vpos_eq_261_2:852,
vpos_eq_261_3:853,

vbl_clear_flags:604,
even_frame_toggle:5156,

// Extra inputs to horizontal decoder

// Uses a reg formed by 5851/5830 that's set on y = 0 and cleared on y = 240
in_vblank:1100,
vpos_gt_239:1100, // Alternate name

// False on lines 0-239 and 261 if rendering is enabled. Uses reg
// formed by 5793/5816 to check the scanline range.
not_rendering:1030,
not_rendering_2:203,
rendering_1:2064,
rendering_2:9760,

// pixel counter
hpos0:209,
hpos1:260,
hpos2:310,
hpos3:376,
hpos4:428,
hpos5:495,
hpos6:544,
hpos7:584,
hpos8:631,

// Buffered versions of hpos
'+hpos5':5696,
'+/hpos5':5774,
'++/hpos5':5847,
'++hpos5':1109, // Output
'+hpos4':5697,
'+/hpos4':5773,
'++/hpos4':5848,
'++hpos4':1159, // Output
'+hpos3':5698,
'+/hpos3':5808,
'++/hpos3':5849,
'++hpos3':1167, // Output
'+hpos2':5699,
'+/hpos2':638, // Output
'++/hpos2':5893,
'++hpos2':1173, // Output
'+hpos1':5700,
'+/hpos1':1006, // Output
'++/hpos1':5854,
'++hpos1':1179, // Output
'+hpos0_int':5701,
'+/hpos0':5775,
'+hpos0':614, // Output
'++/hpos0':5855,
'++hpos0':282, // Output

// decoded signals based on pixel counter
hpos_eq_279:827,
'+hpos_eq_279':5427,
hpos_eq_256:828,
'+hpos_eq_256':5462,
hpos_eq_65_and_rendering:829,
'+hpos_eq_65_and_rendering':5702,
'+/hpos_eq_65_and_rendering':5798,
'++/hpos_eq_65_and_rendering':5856,
'++hpos_eq_65_and_rendering':1070, // Output
hpos_eq_0_to_7_or_256_to_263:830,
'+hpos_eq_0_to_7_or_256_to_263':5703,
in_visible_frame:831, // hpos < 256 and !in_vblank
'+in_visible_frame':5704,
'+/in_visible_frame':5776,
'+in_visible_frame_outside_clip_area':5809,
'++in_visible_frame_outside_clip_area_1':5859,
'++in_visible_frame_outside_clip_area_2':5860,
'++in_clip_area_and_clipping_spr':1114, // hpos < 256 and !in_vblank and !spr_clip // Output
'++in_clip_area_and_clipping_bg':1117, // hpos < 256 and !in_vblank and !bg_clip   // Output
hpos_eq_339_and_rendering:789,
'+hpos_eq_339_and_rendering':5705,
'/hpos_eq_339_and_rendering':781,
'+/hpos_eq_339_and_rendering':5823,
'++/hpos_eq_339_and_rendering':5875,
'++hpos_eq_339_and_rendering':1096, // Output
hpos_eq_63_and_rendering:832,
'+hpos_eq_63_and_rendering':5706,
hpos_eq_255_and_rendering:854,
'+hpos_eq_255_and_rendering':5707,
'+/hpos_eq_255_and_rendering':5817,
'++/hpos_eq_255_and_rendering':5841,
'++hpos_eq_255_and_rendering':1009, // Output
'+/hpos_eq_63_255_or_339_and_rendering':5794,
'++/hpos_eq_63_255_or_339_and_rendering_int':5852,
'++hpos_eq_63_255_or_339_and_rendering':5894,
'++/hpos_eq_63_255_or_339_and_rendering':708, // Output
hpos_lt_64_and_rendering:833,
'+hpos_lt_64_and_rendering':5708,
'+/hpos_lt_64_and_rendering':5814,
'++/hpos_lt_64_and_rendering':5843,
'++hpos_lt_64_and_rendering':357, // Output
hpos_eq_256_to_319_and_rendering:834,
'+hpos_eq_256_to_319_and_rendering':5709,
'+/hpos_eq_256_to_319_and_rendering':5826,
'++/hpos_eq_256_to_319_and_rendering':5861,
'++hpos_eq_256_to_319_and_rendering':328, // Output
in_visible_frame_and_rendering:835, // hpos < 256 and !in_vblank and rendering enabled
'+in_visible_frame_and_rendering':5710,
'+/in_visible_frame_and_rendering':5783,
'++/in_visible_frame_and_rendering_int':5850,
'++in_visible_frame_and_rendering':5906,
'++/in_visible_frame_and_rendering':283, // Output
hpos_mod_8_eq_0_or_1_and_rendering:836,
'+hpos_mod_8_eq_0_or_1_and_rendering':5711,
'+/hpos_mod_8_eq_0_or_1_and_rendering':5810,
'++/hpos_mod_8_eq_0_or_1_and_rendering_int':5862,
'++hpos_mod_8_eq_0_or_1_and_rendering':5928,
'++/hpos_mod_8_eq_0_or_1_and_rendering':1051, // Output
hpos_mod_8_eq_6_or_7:837,
'+hpos_mod_8_eq_6_or_7':5712,
'+/hpos_mod_8_eq_6_or_7':5818,
'++/hpos_mod_8_eq_6_or_7':5877,
hpos_mod_8_eq_4_or_5:838,
'+hpos_mod_8_eq_4_or_5':5713,
'+/hpos_mod_8_eq_4_or_5':5811,
'++/hpos_mod_8_eq_4_or_5':5886,
hpos_eq_320_to_335_and_rendering:839,
'+hpos_eq_320_to_335_and_rendering':5714,
hpos_lt_256_and_rendering:822,
'+hpos_lt_256_and_rendering':5715,
'+/hpos_eq_0-255_or_320-335_and_rendering':5799,
'++/hpos_eq_0-255_or_320-335_and_rendering_1':5845,
'++/hpos_eq_0-255_or_320-335_and_rendering_2':5882,
'++/hpos_eq_0-255_or_320-335_and_rendering_3':5846,
'++hpos_eq_0-255_or_320-335_and_rendering':1090, // Output
hpos_mod_8_eq_2_or_3:823,
'+hpos_mod_8_eq_2_or_3':5716,
'+/hpos_mod_8_eq_2_or_3':5825,
'+hpos_eq_0-255_or_320-335_and_hpos_mod_8_eq_2_or_3_and_rendering':1162, // Output
'++hpos_eq_0-255_or_320-335_and_hpos_mod_8_eq_6_or_7_and_rendering':1091, // Output
'++hpos_eq_0-255_or_320-335_and_hpos_mod_8_eq_4_or_5_and_rendering':1093, // Output
hpos_eq_270:840,
'+hpos_eq_270':5717,
hpos_eq_328:841,
'+hpos_eq_328':5718,
hpos_eq_279_2:824,
'+hpos_eq_279_2':5719,
hpos_eq_304:842,
'+hpos_eq_304':5720,
hpos_eq_323:843,
'+hpos_eq_323':5721,
hpos_eq_308:844,
'+hpos_eq_308':5722,
hpos_eq_340:116,
skip_dot:802,

// Regs
'+hpos_eq_270_to_327':1002,
'+/hpos_eq_270_to_327':5796,
'+hpos_eq_279_to_303':1007,
'+/hpos_eq_279_to_303':5792,
'+hpos_eq_279_to_303_and_rendering_enabled':1003, // Output
'+hpos_eq_308_to_322':5797,
'+/hpos_eq_308_to_322':5813,
'++/hpos_eq_308_to_322':5884,
'+hpos_eq_256_to_278':922,
'+/hpos_eq_256_to_278':1001,
'+hpos_eq_256_to_278_int':5791,
'++hpos_eq_256_to_278':5885,

// SPR-RAM address pointer
spr_addr0:3079,
spr_addr1:3080,
spr_addr2:3081,
spr_addr3:3082,
spr_addr4:3083,
spr_addr5:3084,
spr_addr6:3085,
spr_addr7:3086,

// secondary OAM address
spr_ptr0:4631,
spr_ptr1:4632,
spr_ptr2:4633,
spr_ptr3:4634,
spr_ptr4:4635,
spr_ptr5:37,

spr_row0:2992,
spr_row1:2976,
spr_row2:2984,
spr_row3:2968,
spr_row4:2988,
spr_row5:2972,
spr_row6:2980,
spr_row7:2964,
spr_row8:2990,
spr_row9:2974,
spr_row10:2982,
spr_row11:2966,
spr_row12:2986,
spr_row13:2970,
spr_row14:2978,
spr_row15:2962,
spr_row16:2991,
spr_row17:2975,
spr_row18:2983,
spr_row19:2967,
spr_row20:2987,
spr_row21:2971,
spr_row22:2979,
spr_row23:2963,
spr_row24:2989,
spr_row25:2973,
spr_row26:2981,
spr_row27:2965,
spr_row28:2985,
spr_row29:2969,
spr_row30:2977,
spr_row31:2961,

spr_col0:69,
spr_col1:74,
spr_col2:75,
spr_col3:70,
spr_col4:71,
spr_col5:72,
spr_col6:73,
spr_col7:76,
spr_col8:37, // same as spr_ptr8

// data coming from sprite RAM
spr_d7:359,
spr_d6:566,
spr_d5:691,
spr_d4:871,
spr_d3:870,
spr_d2:864,
spr_d1:856,
spr_d0:818,

// sprite evaluation data

// H-position
spr0_p0:10526,
spr0_p1:10415,
spr0_p2:10300,
spr0_p3:10200,
spr0_p4:10107,
spr0_p5:10043,
spr0_p6:9976,
spr0_p7:9900,

spr1_p0:10525,
spr1_p1:10414,
spr1_p2:10299,
spr1_p3:10199,
spr1_p4:10106,
spr1_p5:10042,
spr1_p6:9975,
spr1_p7:9899,

spr2_p0:10524,
spr2_p1:10413,
spr2_p2:10298,
spr2_p3:10198,
spr2_p4:10105,
spr2_p5:10041,
spr2_p6:9974,
spr2_p7:9898,

spr3_p0:10523,
spr3_p1:10412,
spr3_p2:10297,
spr3_p3:10197,
spr3_p4:10104,
spr3_p5:10040,
spr3_p6:9973,
spr3_p7:9897,

spr4_p0:10522,
spr4_p1:10411,
spr4_p2:10296,
spr4_p3:10196,
spr4_p4:10103,
spr4_p5:10039,
spr4_p6:9972,
spr4_p7:9896,

spr5_p0:10521,
spr5_p1:10410,
spr5_p2:10295,
spr5_p3:10195,
spr5_p4:10102,
spr5_p5:10038,
spr5_p6:9971,
spr5_p7:9895,

spr6_p0:10520,
spr6_p1:10409,
spr6_p2:10294,
spr6_p3:10194,
spr6_p4:10101,
spr6_p5:10037,
spr6_p6:9970,
spr6_p7:9894,

spr7_p0:10519,
spr7_p1:10408,
spr7_p2:10293,
spr7_p3:10193,
spr7_p4:10100,
spr7_p5:10036,
spr7_p6:9969,
spr7_p7:9893,

// Palette ID
spr0_c0:9528,
spr0_c1:9568,

spr1_c0:9527,
spr1_c1:9567,

spr2_c0:9526,
spr2_c1:9566,

spr3_c0:9525,
spr3_c1:9565,

spr4_c0:9530,
spr4_c1:9570,

spr5_c0:9529,
spr5_c1:9569,

spr6_c0:9520,
spr6_c1:9564,

spr7_c0:9519,
spr7_c1:9563,

// Pixel data, inverted
spr0_h0:1747,
spr0_h1:1885,
spr0_h2:1908,
spr0_h3:1931,
spr0_h4:1954,
spr0_h5:1976,
spr0_h6:2007,
spr0_h7:2038,

spr0_l0:1837,
spr0_l1:1888,
spr0_l2:1907,
spr0_l3:1930,
spr0_l4:1945,
spr0_l5:1983,
spr0_l6:2006,
spr0_l7:2037,

spr1_h0:1741,
spr1_h1:1887,
spr1_h2:1899,
spr1_h3:1929,
spr1_h4:1944,
spr1_h5:1975,
spr1_h6:2004,
spr1_h7:2036,

spr1_l0:1836,
spr1_l1:1884,
spr1_l2:1900,
spr1_l3:1919,
spr1_l4:1953,
spr1_l5:1982,
spr1_l6:2005,
spr1_l7:2041,

spr2_h0:1738,
spr2_h1:1883,
spr2_h2:1906,
spr2_h3:1933,
spr2_h4:1952,
spr2_h5:1981,
spr2_h6:2013,
spr2_h7:2035,

spr2_l0:1854,
spr2_l1:1882,
spr2_l2:1898,
spr2_l3:1928,
spr2_l4:1957,
spr2_l5:1984,
spr2_l6:1997,
spr2_l7:2034,

spr3_h0:1719,
spr3_h1:1881,
spr3_h2:1904,
spr3_h3:1932,
spr3_h4:1950,
spr3_h5:1980,
spr3_h6:2012,
spr3_h7:2032,

spr3_l0:1832,
spr3_l1:1886,
spr3_l2:1905,
spr3_l3:1927,
spr3_l4:1951,
spr3_l5:1974,
spr3_l6:2003,
spr3_l7:2033,

spr4_h0:1762,
spr4_h1:1880,
spr4_h2:1894,
spr4_h3:1926,
spr4_h4:1943,
spr4_h5:1970,
spr4_h6:2002,
spr4_h7:2031,

spr4_l0:1819,
spr4_l1:1879,
spr4_l2:1897,
spr4_l3:1925,
spr4_l4:1942,
spr4_l5:1973,
spr4_l6:1996,
spr4_l7:2040,

spr5_h0:1729,
spr5_h1:1875,
spr5_h2:1902,
spr5_h3:1924,
spr5_h4:1956,
spr5_h5:1979,
spr5_h6:2000,
spr5_h7:2029,

spr5_l0:1829,
spr5_l1:1878,
spr5_l2:1903,
spr5_l3:1918,
spr5_l4:1941,
spr5_l5:1972,
spr5_l6:2001,
spr5_l7:2030,

spr6_h0:1755,
spr6_h1:1877,
spr6_h2:1893,
spr6_h3:1923,
spr6_h4:1949,
spr6_h5:1969,
spr6_h6:1999,
spr6_h7:2039,

spr6_l0:1824,
spr6_l1:1874,
spr6_l2:1896,
spr6_l3:1922,
spr6_l4:1948,
spr6_l5:1978,
spr6_l6:2011,
spr6_l7:2028,

spr7_h0:1722,
spr7_h1:1876,
spr7_h2:1901,
spr7_h3:1920,
spr7_h4:1946,
spr7_h5:1971,
spr7_h6:1998,
spr7_h7:2026,

spr7_l0:1845,
spr7_l1:1873,
spr7_l2:1895,
spr7_l3:1921,
spr7_l4:1947,
spr7_l5:1977,
spr7_l6:2010,
spr7_l7:2027,

// Priority (0 = foreground, 1 = background)
spr0_prio:9593,
spr1_prio:9592,
spr2_prio:9591,
spr3_prio:9590,
spr4_prio:9595,
spr5_prio:9594,
spr6_prio:9585,
spr7_prio:9584,

// Output (pixel data inverted, attribute data not inverted)
spr_out_prio:1528,
spr_out_attr1:1525,
spr_out_attr0:1520,
'spr_out_/pat1':1674,
'spr_out_/pat0':1680,

// I/O registers
'/w2000':487,
'/w2001':481,
'/w2003':463,
'/w2004':341,
'/w2005a':297,
'/w2005b':291,
'/w2006a':255,
'/w2006b':244,
'/w2007':414,
'/r2002':205,
'/r2004':83,
'/r2007':387,
hvtog:221,

write_2000_vramaddr:2504,
write_2000_reg:1165,
'/write_2000_reg':1132,
write_2001_reg:1170,
'/write_2001_reg':1138,
read_2002_reset_hvtog:199,
read_2002_output_spr_overflow:4156,
read_2002_output_spr0_hit:7224,
read_2002_output_vblank_flag:5869,
write_2003_reg:279,
write_2004_value:234,
read_2004_enable:2910,
'/read_2004_enable':93,
write_2005_horiz:2524,
write_2005_vert:2523,
write_2006_high:2514,
write_2006_low:2090,
read_2007_trigger:2830,
read_2007_output_palette:6152,
read_2007_output_vrambuf:2828,
write_2007_trigger:10584,

// Writable Registers
_vramaddr_t14:9934,
_vramaddr_t13:9935,
_vramaddr_t12:9936,
_vramaddr_t11:9937,
_vramaddr_t10:9938,
_vramaddr_t9:9939,
_vramaddr_t8:9940,
_vramaddr_t7:9941,
_vramaddr_t6:9942,
_vramaddr_t5:9943,
_vramaddr_t4:9944,
_vramaddr_t3:9945,
_vramaddr_t2:9946,
_vramaddr_t1:9947,
_vramaddr_t0:9948,
vramaddr_t14:2339,
vramaddr_t13:2340,
vramaddr_t12:2341,
vramaddr_t11:2342,
vramaddr_t10:2343,
vramaddr_t9:2344,
vramaddr_t8:2345,
vramaddr_t7:2346,
vramaddr_t6:2332,
vramaddr_t5:2333,
vramaddr_t4:2334,
vramaddr_t3:2335,
vramaddr_t2:2336,
vramaddr_t1:2337,
vramaddr_t0:2338,
'vramaddr_/t14':9817,
'vramaddr_/t13':9818,
'vramaddr_/t12':9819,
'vramaddr_/t11':9820,
'vramaddr_/t10':9821,
'vramaddr_/t9':9822,
'vramaddr_/t8':9823,
'vramaddr_/t7':9824,
'vramaddr_/t6':9825,
'vramaddr_/t5':9826,
'vramaddr_/t4':9827,
'vramaddr_/t3':9828,
'vramaddr_/t2':9829,
'vramaddr_/t1':9830,
'vramaddr_/t0':9831,

_finex2:9931,
_finex1:9932,
_finex0:9933,
finex2:2371,
finex1:2376,
finex0:2381,
'/finex2':9814,
'/finex1':9815,
'/finex0':9816,

vramaddr_v14:9713,
vramaddr_v13:9714,
vramaddr_v12:9715,
vramaddr_v11:9716,
vramaddr_v10:9717,
vramaddr_v9:9718,
vramaddr_v8:9719,
vramaddr_v7:9720,
vramaddr_v6:9721,
vramaddr_v5:9722,
vramaddr_v4:9723,
vramaddr_v3:9724,
vramaddr_v2:9725,
vramaddr_v1:9726,
vramaddr_v0:9727,
'vramaddr_+v14':2271,
'vramaddr_+v13':2272,
'vramaddr_+v12':2273,
'vramaddr_+v11':2274,
'vramaddr_+v10':2275,
'vramaddr_+v9':2066,
'vramaddr_+v8':2072,
'vramaddr_+v7':2076,
'vramaddr_+v6':2267,
'vramaddr_+v5':2268,
'vramaddr_+v4':1538,
'vramaddr_+v3':1574,
'vramaddr_+v2':1573,
'vramaddr_+v1':1565,
'vramaddr_+v0':1558,
'vramaddr_/v14':1867,
'vramaddr_/v13':1863,
'vramaddr_/v12':1872,
'vramaddr_/v11':2259,
'vramaddr_/v10':2250,
'vramaddr_/v9':2260,
'vramaddr_/v8':2261,
'vramaddr_/v7':2251,
'vramaddr_/v6':2252,
'vramaddr_/v5':2262,
'vramaddr_/v4':2253,
'vramaddr_/v3':2263,
'vramaddr_/v2':2264,
'vramaddr_/v1':2265,
'vramaddr_/v0':2254,

copy_vramaddr_hscroll:2317,
copy_vramaddr_vscroll:2318,
inc_vramaddr_hscroll:2312,
inc_vramaddr_vscroll:2313,

'/rendering_or_v11_carry_out':9571,
vramaddr_v_hpos_eq_31_and_rendering:2374,
vramaddr_v_hpos_eq_31_and_not_rendering:2359,
vramaddr_v_vpos_29_to_30_transition_and_rendering:2373, // vramaddr_v9-5 = 29 and vramaddr_v5_carry_in = 1
vramaddr_v_vpos_overflow_and_not_rendering:2379, // vramaddr_v9-5 = 31 and vramaddr_v5_carry_in = 1
'+/vramaddr_v_vpos_29_to_30_transition_and_rendering':9712, // Buffered on pclk0 + pclk1
'+/inc_vramaddr_vscroll':9711, // Buffered on pclk1
clr_vramaddr_vtile:2088,
'/inc_vramaddr_v_by_32':2361,
fine_y_eq_7_and_rendering:2349,

// $2000
addr_inc:6047,
'/addr_inc':6169,
addr_inc_out:1277,
spr_pat:6046,
'/spr_pat':6168,
'/spr_pat_out':1182,
bkg_pat:6045,
'/bkg_pat':6167,
'/bkg_pat_out':1177,
spr_size:6044,
'/spr_size':6166,
spr_size_out:1058,
slave_mode:23,
'/slave_mode':6165,
enable_nmi:1125,
'/enable_nmi':6164,

// $2001
pal_mono:1111,
'/pal_mono':6163,
bkg_clip:6038,
'/bkg_clip':6156,
bkg_clip_out:1161,
spr_clip:6041,
'/spr_clip':6160,
spr_clip_out:1153,
bkg_enable:6040,
'/bkg_enable':6158,
spr_enable:6039,
'/spr_enable':6157,
emph0:6042,
'/emph0':6161,
'/emph0_out':1184,
emph1:6043,
'/emph1':6162,
'/emph1_out':1168,
emph2:1129,
'/emph2':6159,
'/emph2_out':1128,

rendering_disabled:1133, // bkg_enable NOR spr_enable

// $2002
spr0_hit:6776,
spr_overflow:4064,
vbl_flag:5881,
'/vbl_flag':5840,
'/spr0_hit':7106,
'/spr_overflow':3992,

set_vbl_flag:5807,
set_spr0_hit:1359,
set_spr_overflow:3910, // possibly does other things

// $2007 read buffer

inbuf7:9753,
inbuf6:9773,
inbuf5:9840,
inbuf4:9881,
inbuf3:9957,
inbuf2:10164,
inbuf1:10276,
inbuf0:10332,

// render buffer

// upper attribute bit shift register, inverted
attrib_h0:10376,
attrib_h1:10377,
attrib_h2:10378,
attrib_h3:10379,
attrib_h4:10380,
attrib_h5:10381,
attrib_h6:10382,
attrib_h7:10383,
attrib_h8:10280, // value shifted in

// lower attribute bit shift register, inverted
attrib_l0:10384,
attrib_l1:10385,
attrib_l2:10386,
attrib_l3:10387,
attrib_l4:10388,
attrib_l5:10389,
attrib_l6:10390,
attrib_l7:10391,
attrib_l8:10281, // value shifted in

// upper pattern bit shift register, NOT inverted
tile_h0:10392,
tile_h1:10393,
tile_h2:10394,
tile_h3:10395,
tile_h4:10396,
tile_h5:10397,
tile_h6:10398,
tile_h7:10399,
tile_h8:10235, // values shifted in
tile_h9:10234,
tile_h10:10249,
tile_h11:10248,
tile_h12:10247,
tile_h13:10246,
tile_h14:10245,
tile_h15:10244,

// lower pattern bit shift register, inverted
tile_l0:10400,
tile_l1:10401,
tile_l2:10402,
tile_l3:10403,
tile_l4:10404,
tile_l5:10405,
tile_l6:10406,
tile_l7:10407,
tile_l8:10243, // values shifted in
tile_l9:10242,
tile_l10:10241,
tile_l11:10240,
tile_l12:10239,
tile_l13:10238,
tile_l14:10237,
tile_l15:10236,

// Tile read buffer for the render pipeline, low bits only - this way it can copy into tile_l8+ and tile_h8+ at the same time
tile_lbuf0:10004,
tile_lbuf1:10005,
tile_lbuf2:10006,
tile_lbuf3:10007,
tile_lbuf4:10008,
tile_lbuf5:10009,
tile_lbuf6:10010,
tile_lbuf7:10011,

// Attribute table byte buffer - this gets decoded by the vramaddr_v1/v6 to decide which (inverted) bits to output to attrib_h8/attrib_l8
attrib_buf0:10019,
attrib_buf1:10015,
attrib_buf2:10018,
attrib_buf3:10014,
attrib_buf4:10017,
attrib_buf5:10013,
attrib_buf6:10016,
attrib_buf7:10012,

// BG pixel colors, sent to EXT pins
pixel_color0:1388,
pixel_color1:1391,
pixel_color2:1394,
pixel_color3:1398,

// effective palette address
pal_ptr0:1463,
pal_ptr1:1462,
pal_ptr2:1355,
pal_ptr3:1343,
pal_ptr4:1487,

// palette address signals
pal_row0:7581,
pal_row1:8148,
pal_row2:7870,
pal_row3:8450,
pal_row4:7581, // doesn't actually exist, logically same as pal_row0
pal_row5:8145,
pal_row6:7837,
pal_row7:8448,

pal_col0:1386,
pal_col1:1378,
pal_col2:1385,
pal_col3:1369,

// Renderer internals
spr_slot_0_transparent:1349,
bg_pixel_transparent:1459,
sprite_0_on_cur_scanline:5834,
sprite_0_on_next_scanline:5934,

'/spr_loadX':1311,
'/spr_loadFlag':1322,
'/spr_loadH':1329,
'/spr_loadL':1337,
}
