memory[0]=8454151
memory[1]=589826
memory[2]=1179651
memory[3]=1769476
memory[4]=1310725
memory[5]=29360128
memory[6]=25165824
memory[7]=20
memory[8]=1
memory[9]=100
10 memory words
	instruction memory:
		instrMem[ 0 ] lw 0 1 7
		instrMem[ 1 ] add 1 1 2
		instrMem[ 2 ] add 2 2 3
		instrMem[ 3 ] add 3 3 4
		instrMem[ 4 ] add 2 4 5
		instrMem[ 5 ] noop 0 0 0
		instrMem[ 6 ] halt 0 0 0
		instrMem[ 7 ] add 0 0 20
		instrMem[ 8 ] add 0 0 1
		instrMem[ 9 ] add 0 0 100

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 7
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcPlus1 2
	IDEX:
		instruction lw 0 1 7
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 7
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 1 2
		pcPlus1 2
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction lw 0 1 7
		branchTarget 8
		aluResult 7
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 2 3
		pcPlus1 3
	IDEX:
		instruction add 1 1 2
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 2
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 7
		readRegB 0
	MEMWB:
		instruction lw 0 1 7
		writeData 20
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 20
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 3 3 4
		pcPlus1 4
	IDEX:
		instruction add 2 2 3
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction add 1 1 2
		branchTarget 4
		aluResult 40
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 20
	WBEND:
		instruction lw 0 1 7
		writeData 20

@@@
state before cycle 6 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 20
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 4 5
		pcPlus1 5
	IDEX:
		instruction add 3 3 4
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 4
	EXMEM:
		instruction add 2 2 3
		branchTarget 6
		aluResult 80
		readRegB 0
	MEMWB:
		instruction add 1 1 2
		writeData 40
	WBEND:
		instruction noop 0 0 0
		writeData 20

@@@
state before cycle 7 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 20
		reg[ 2 ] 40
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 6
	IDEX:
		instruction add 2 4 5
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 5
	EXMEM:
		instruction add 3 3 4
		branchTarget 8
		aluResult 160
		readRegB 0
	MEMWB:
		instruction add 2 2 3
		writeData 80
	WBEND:
		instruction add 1 1 2
		writeData 40

@@@
state before cycle 8 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 20
		reg[ 2 ] 40
		reg[ 3 ] 80
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 7
	IDEX:
		instruction noop 0 0 0
		pcPlus1 6
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction add 2 4 5
		branchTarget 10
		aluResult 200
		readRegB 0
	MEMWB:
		instruction add 3 3 4
		writeData 160
	WBEND:
		instruction add 2 2 3
		writeData 80

@@@
state before cycle 9 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 20
		reg[ 2 ] 40
		reg[ 3 ] 80
		reg[ 4 ] 160
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 20
		pcPlus1 8
	IDEX:
		instruction halt 0 0 0
		pcPlus1 7
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 6
		aluResult 200
		readRegB 0
	MEMWB:
		instruction add 2 4 5
		writeData 200
	WBEND:
		instruction add 3 3 4
		writeData 160

@@@
state before cycle 10 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 20
		reg[ 2 ] 40
		reg[ 3 ] 80
		reg[ 4 ] 160
		reg[ 5 ] 200
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 1
		pcPlus1 9
	IDEX:
		instruction add 0 0 20
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 20
	EXMEM:
		instruction halt 0 0 0
		branchTarget 7
		aluResult 200
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 200
	WBEND:
		instruction add 2 4 5
		writeData 200

@@@
state before cycle 11 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454151
		dataMem[ 1 ] 589826
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 1769476
		dataMem[ 4 ] 1310725
		dataMem[ 5 ] 29360128
		dataMem[ 6 ] 25165824
		dataMem[ 7 ] 20
		dataMem[ 8 ] 1
		dataMem[ 9 ] 100
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 20
		reg[ 2 ] 40
		reg[ 3 ] 80
		reg[ 4 ] 160
		reg[ 5 ] 200
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 100
		pcPlus1 10
	IDEX:
		instruction add 0 0 1
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset 1
	EXMEM:
		instruction add 0 0 20
		branchTarget 28
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData 200
	WBEND:
		instruction noop 0 0 0
		writeData 200
machine halted
total of 11 cycles executed
