Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/14435/Desktop/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot testbench8_func_synth xil_defaultlib.testbench8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.sync_debounce_0
Compiling module xil_defaultlib.sync_debounce_1
Compiling module xil_defaultlib.sync_debounce_2
Compiling module xil_defaultlib.sync_debounce_3
Compiling module xil_defaultlib.sync_debounce_4
Compiling module xil_defaultlib.sync_debounce_5
Compiling module xil_defaultlib.sync_debounce_6
Compiling module xil_defaultlib.sync_debounce_7
Compiling module xil_defaultlib.sync_debounce_8
Compiling module xil_defaultlib.sync_debounce_9
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.HexDriver
Compiling module xil_defaultlib.sync_debounce_10
Compiling module xil_defaultlib.sync_debounce_11
Compiling module xil_defaultlib.sync_debounce_12
Compiling module xil_defaultlib.sync_debounce_13
Compiling module xil_defaultlib.sync_debounce_14
Compiling module xil_defaultlib.sync_debounce_15
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.dbg_hub_CV
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.reg_8
Compiling module xil_defaultlib.reg_8_16
Compiling module xil_defaultlib.register_unit
Compiling module xil_defaultlib.u_ila_0_CV
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.testbench8
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench8_func_synth
