
*** Running vivado
    with args -log vendmach_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vendmach_top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vendmach_top.tcl -notrace
Command: synth_design -top vendmach_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 307.238 ; gain = 76.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vendmach_top' [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/vendmach_top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/clk_divider.v:1]
WARNING: [Synth 8-5788] Register clk_temp_reg in module clk_divider is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/clk_divider.v:15]
WARNING: [Synth 8-5788] Register clk_out_reg in module clk_divider is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/clk_divider.v:16]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/clk_divider.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/decoder.v:1]
WARNING: [Synth 8-5788] Register cat0_reg in module decoder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/decoder.v:33]
WARNING: [Synth 8-5788] Register cat1_reg in module decoder is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/decoder.v:45]
INFO: [Synth 8-256] done synthesizing module 'decoder' (2#1) [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'state_machine' [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:84]
WARNING: [Synth 8-6014] Unused sequential element nxtState_reg was removed.  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:106]
WARNING: [Synth 8-6014] Unused sequential element coin_val_reg was removed.  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:112]
WARNING: [Synth 8-6014] Unused sequential element nxtState_reg was removed.  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:163]
WARNING: [Synth 8-6014] Unused sequential element coin_val_reg was removed.  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:162]
WARNING: [Synth 8-6014] Unused sequential element nxtState_reg was removed.  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:172]
WARNING: [Synth 8-6014] Unused sequential element coin_val_reg was removed.  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:171]
WARNING: [Synth 8-5788] Register seg01_reg in module state_machine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:116]
WARNING: [Synth 8-5788] Register seg02_reg in module state_machine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:117]
WARNING: [Synth 8-5788] Register seg11_reg in module state_machine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:118]
WARNING: [Synth 8-5788] Register seg12_reg in module state_machine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:119]
WARNING: [Synth 8-3848] Net ledout in module/entity state_machine does not have driver. [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:94]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (3#1) [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:84]
INFO: [Synth 8-256] done synthesizing module 'vendmach_top' (4#1) [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/vendmach_top.v:1]
WARNING: [Synth 8-3331] design state_machine has unconnected port ledout[3]
WARNING: [Synth 8-3331] design state_machine has unconnected port ledout[2]
WARNING: [Synth 8-3331] design state_machine has unconnected port ledout[1]
WARNING: [Synth 8-3331] design state_machine has unconnected port ledout[0]
WARNING: [Synth 8-3331] design state_machine has unconnected port GUM
WARNING: [Synth 8-3331] design vendmach_top has unconnected port APPLE
WARNING: [Synth 8-3331] design vendmach_top has unconnected port YOGURT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 346.316 ; gain = 115.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 346.316 ; gain = 115.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/constrs_1/new/vendmach_pins.xdc]
Finished Parsing XDC File [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/constrs_1/new/vendmach_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/constrs_1/new/vendmach_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vendmach_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vendmach_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 673.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_temp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seg02_reg[6:0]' into 'seg01_reg[6:0]' [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:117]
INFO: [Synth 8-4471] merging register 'seg11_reg[6:0]' into 'seg01_reg[6:0]' [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:118]
INFO: [Synth 8-4471] merging register 'seg12_reg[6:0]' into 'seg01_reg[6:0]' [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:119]
WARNING: [Synth 8-6014] Unused sequential element seg02_reg was removed.  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:117]
WARNING: [Synth 8-6014] Unused sequential element seg11_reg was removed.  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:118]
WARNING: [Synth 8-6014] Unused sequential element seg12_reg was removed.  [C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module state_machine 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design vendmach_top has unconnected port CHANGE[3]
WARNING: [Synth 8-3331] design vendmach_top has unconnected port CHANGE[2]
WARNING: [Synth 8-3331] design vendmach_top has unconnected port CHANGE[1]
WARNING: [Synth 8-3331] design vendmach_top has unconnected port CHANGE[0]
WARNING: [Synth 8-3331] design vendmach_top has unconnected port GUM
WARNING: [Synth 8-3331] design vendmach_top has unconnected port APPLE
WARNING: [Synth 8-3331] design vendmach_top has unconnected port YOGURT
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sm/current_reg[2] )
INFO: [Synth 8-3886] merging instance 'sm/seg01_reg[0]' (FDE) to 'sm/seg01_reg[1]'
INFO: [Synth 8-3886] merging instance 'sm/seg01_reg[1]' (FDE) to 'sm/seg01_reg[2]'
INFO: [Synth 8-3886] merging instance 'sm/seg01_reg[2]' (FDE) to 'sm/seg01_reg[3]'
INFO: [Synth 8-3886] merging instance 'sm/seg01_reg[3]' (FDE) to 'sm/seg01_reg[4]'
INFO: [Synth 8-3886] merging instance 'sm/seg01_reg[4]' (FDE) to 'sm/seg01_reg[5]'
INFO: [Synth 8-3886] merging instance 'sm/seg01_reg[5]' (FDE) to 'sm/seg01_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sm/seg01_reg[6] )
INFO: [Synth 8-3886] merging instance 'dec/seg1_reg[0]' (FDCE) to 'dec/seg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg1_reg[1]' (FDCE) to 'dec/seg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg1_reg[2]' (FDCE) to 'dec/seg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg1_reg[3]' (FDCE) to 'dec/seg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg1_reg[4]' (FDCE) to 'dec/seg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg1_reg[5]' (FDCE) to 'dec/seg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg0_reg[0]' (FDCE) to 'dec/seg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg0_reg[1]' (FDCE) to 'dec/seg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg0_reg[2]' (FDCE) to 'dec/seg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg0_reg[3]' (FDCE) to 'dec/seg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg0_reg[4]' (FDCE) to 'dec/seg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/seg0_reg[5]' (FDCE) to 'dec/seg0_reg[6]'
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[31]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[30]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[29]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[28]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[27]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[26]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[25]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[24]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[23]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[22]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[21]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[20]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[19]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[18]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[17]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[16]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[15]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[14]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[13]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[12]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[11]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[10]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[9]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[8]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[7]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[6]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[5]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[4]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[3]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[2]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[1]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (clk_div1/clk_temp_reg[0]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (dec/seg0_reg[6]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (dec/seg1_reg[6]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (sm/current_reg[2]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (sm/current_reg[1]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (sm/current_reg[0]) is unused and will be removed from module vendmach_top.
WARNING: [Synth 8-3332] Sequential element (sm/seg01_reg[6]) is unused and will be removed from module vendmach_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     3|
|3     |LUT2  |     1|
|4     |LUT3  |     2|
|5     |FDCE  |     3|
|6     |FDRE  |     2|
|7     |IBUF  |     2|
|8     |OBUF  |    16|
|9     |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |    35|
|2     |  clk_div1 |clk_divider |     2|
|3     |  dec      |decoder     |     9|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 673.766 ; gain = 443.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 673.766 ; gain = 115.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 673.766 ; gain = 443.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

44 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 673.766 ; gain = 451.047
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_EGR680/VENDMACH/VENDMACH.runs/synth_1/vendmach_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 673.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 01:00:44 2018...
