<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4294" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4294{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4294{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4294{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4294{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_4294{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4294{left:69px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_4294{left:69px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t8_4294{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t9_4294{left:69px;bottom:958px;letter-spacing:0.16px;}
#ta_4294{left:150px;bottom:958px;letter-spacing:0.22px;word-spacing:-0.03px;}
#tb_4294{left:69px;bottom:935px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_4294{left:69px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_4294{left:69px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_4294{left:69px;bottom:877px;letter-spacing:-0.14px;}
#tf_4294{left:95px;bottom:877px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tg_4294{left:95px;bottom:860px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#th_4294{left:95px;bottom:843px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#ti_4294{left:95px;bottom:826px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tj_4294{left:95px;bottom:802px;letter-spacing:-0.15px;word-spacing:0.44px;}
#tk_4294{left:95px;bottom:788px;letter-spacing:-0.25px;word-spacing:0.1px;}
#tl_4294{left:95px;bottom:767px;letter-spacing:-0.17px;word-spacing:0.14px;}
#tm_4294{left:95px;bottom:753px;letter-spacing:-0.15px;word-spacing:0.59px;}
#tn_4294{left:95px;bottom:739px;letter-spacing:-0.16px;word-spacing:0.02px;}
#to_4294{left:95px;bottom:718px;letter-spacing:-0.16px;word-spacing:0.02px;}
#tp_4294{left:95px;bottom:697px;letter-spacing:-0.17px;word-spacing:1.44px;}
#tq_4294{left:95px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#tr_4294{left:95px;bottom:661px;letter-spacing:-0.17px;word-spacing:1.26px;}
#ts_4294{left:95px;bottom:648px;letter-spacing:-0.12px;}
#tt_4294{left:95px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tu_4294{left:95px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_4294{left:95px;bottom:585px;letter-spacing:-0.15px;word-spacing:0.69px;}
#tw_4294{left:95px;bottom:571px;letter-spacing:-0.16px;word-spacing:0.05px;}
#tx_4294{left:69px;bottom:550px;letter-spacing:-0.14px;}
#ty_4294{left:95px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_4294{left:95px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_4294{left:95px;bottom:516px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t11_4294{left:95px;bottom:499px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t12_4294{left:95px;bottom:483px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t13_4294{left:95px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t14_4294{left:95px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_4294{left:69px;bottom:425px;letter-spacing:-0.14px;}
#t16_4294{left:95px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t17_4294{left:95px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_4294{left:69px;bottom:383px;letter-spacing:-0.14px;}
#t19_4294{left:95px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1a_4294{left:95px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_4294{left:69px;bottom:342px;letter-spacing:-0.14px;}
#t1c_4294{left:95px;bottom:342px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t1d_4294{left:95px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_4294{left:95px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_4294{left:95px;bottom:284px;letter-spacing:-0.15px;word-spacing:2.48px;}
#t1g_4294{left:95px;bottom:270px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1h_4294{left:69px;bottom:249px;letter-spacing:-0.13px;}
#t1i_4294{left:95px;bottom:249px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1j_4294{left:95px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t1k_4294{left:95px;bottom:215px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t1l_4294{left:95px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1m_4294{left:69px;bottom:174px;letter-spacing:-0.14px;}
#t1n_4294{left:95px;bottom:174px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#t1o_4294{left:95px;bottom:157px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t1p_4294{left:95px;bottom:140px;letter-spacing:-0.18px;word-spacing:-0.4px;}

.s1_4294{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4294{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4294{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4294{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4294{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4294" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4294Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4294" style="-webkit-user-select: none;"><object width="935" height="1210" data="4294/4294.svg" type="image/svg+xml" id="pdf4294" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4294" class="t s1_4294">37-4 </span><span id="t2_4294" class="t s1_4294">Vol. 3D </span>
<span id="t3_4294" class="t s2_4294">ENCLAVE EXITING EVENTS </span>
<span id="t4_4294" class="t s3_4294">37.3.3 </span><span id="t5_4294" class="t s3_4294">Synthetic State for MISC Features </span>
<span id="t6_4294" class="t s4_4294">State represented by SECS.MISCSELECT might also be overridden by synthetic state after it has been saved into </span>
<span id="t7_4294" class="t s4_4294">the SSA. State represented by MISCSELECT[0] is not overridden but if the exiting event is a page fault then lower </span>
<span id="t8_4294" class="t s4_4294">12 bits of CR2 are cleared. </span>
<span id="t9_4294" class="t s5_4294">37.4 </span><span id="ta_4294" class="t s5_4294">AEX FLOW </span>
<span id="tb_4294" class="t s4_4294">On Enclave Exiting Events (interrupts, exceptions, VM exits or SMIs), the processor state is securely saved inside </span>
<span id="tc_4294" class="t s4_4294">the enclave, a synthetic state is loaded and the enclave is exited. The EEE then proceeds in the usual exit-defined </span>
<span id="td_4294" class="t s4_4294">fashion. The following sections describes the details of an AEX: </span>
<span id="te_4294" class="t s4_4294">1. </span><span id="tf_4294" class="t s4_4294">The exact processor state saved into the current SSA frame depends on whether the enclave is a 32-bit or a 64- </span>
<span id="tg_4294" class="t s4_4294">bit enclave. In 32-bit mode (IA32_EFER.LMA = 0 || CS.L = 0), the low 32 bits of the legacy registers (EAX, EBX, </span>
<span id="th_4294" class="t s4_4294">ECX, EDX, ESP, EBP, ESI, EDI, EIP, and EFLAGS) are stored. The upper 32 bits of the legacy registers and the </span>
<span id="ti_4294" class="t s4_4294">64-bit registers (R8 … R15) are not stored. </span>
<span id="tj_4294" class="t s4_4294">In 64-bit mode (IA32_EFER.LMA = 1 &amp;&amp; CS.L = 1), all 64 bits of the general processor registers (RAX, RBX, </span>
<span id="tk_4294" class="t s4_4294">RCX, RDX, RSP, RBP, RSI, RDI, R8 … R15, RIP, and RFLAGS) are stored. </span>
<span id="tl_4294" class="t s4_4294">The state of those extended features specified by SECS.ATTRIBUTES.XFRM are stored into the XSAVE area of </span>
<span id="tm_4294" class="t s4_4294">the current SSA frame. The layout of the x87 and XMM portions (the 1st 512 bytes) depends on the current </span>
<span id="tn_4294" class="t s4_4294">values of IA32_EFER.LMA and CS.L: </span>
<span id="to_4294" class="t s4_4294">If IA32_EFER.LMA = 0 || CS.L = 0, the same format (32-bit) that XSAVE/FXSAVE uses with these values. </span>
<span id="tp_4294" class="t s4_4294">If IA32_EFER.LMA = 1 &amp;&amp; CS.L = 1, the same format (64-bit) that XSAVE/FXSAVE uses with these values </span>
<span id="tq_4294" class="t s4_4294">when REX.W = 1. </span>
<span id="tr_4294" class="t s4_4294">The cause of the AEX is saved in the EXITINFO field. See Table 35-10 for details and values of the various </span>
<span id="ts_4294" class="t s4_4294">fields. </span>
<span id="tt_4294" class="t s4_4294">The state of those miscellaneous features (see Section 35.7.2) specified by SECS.MISCSELECT are stored into </span>
<span id="tu_4294" class="t s4_4294">the MISC area of the current SSA frame. </span>
<span id="tv_4294" class="t s4_4294">If CET was enabled in the enclave, then the CET state of the enclave is saved in the CET state save area. If </span>
<span id="tw_4294" class="t s4_4294">shadow stacks were enabled in the enclave, then the SSP is also saved into the TCS.PREVSSP field. </span>
<span id="tx_4294" class="t s4_4294">2. </span><span id="ty_4294" class="t s4_4294">Synthetic state is created for a number of processor registers to present an opaque view of the enclave state. </span>
<span id="tz_4294" class="t s4_4294">Table 37-1 shows the values for GPRs, x87, SSE, FS, GS, Debug, and performance monitoring on AEX. The </span>
<span id="t10_4294" class="t s4_4294">synthetic state for other extended features (those controlled by XCR0[62:2]) is set to their respective INIT </span>
<span id="t11_4294" class="t s4_4294">states when their corresponding bit of SECS.ATTRIBUTES.XFRM is set. The INIT state is that state as defined by </span>
<span id="t12_4294" class="t s4_4294">the behavior of the XRSTOR instruction when HEADER.XSTATE_BV[n] is 0. Synthetic state of those miscella- </span>
<span id="t13_4294" class="t s4_4294">neous features specified by SECS.MISCSELECT depends on the miscellaneous feature. There is no synthetic </span>
<span id="t14_4294" class="t s4_4294">state required for the miscellaneous state controlled by SECS.MISCSELECT[0]. </span>
<span id="t15_4294" class="t s4_4294">3. </span><span id="t16_4294" class="t s4_4294">Any code and data breakpoints that were suppressed at the time of enclave entry are unsuppressed when </span>
<span id="t17_4294" class="t s4_4294">exiting the enclave. </span>
<span id="t18_4294" class="t s4_4294">4. </span><span id="t19_4294" class="t s4_4294">RFLAGS.TF is set to the value that it had at the time of the most recent enclave entry (except for the situation </span>
<span id="t1a_4294" class="t s4_4294">that the entry was opt-in for debug; see Section 40.2). In the SSA, RFLAGS.TF is set to 0. </span>
<span id="t1b_4294" class="t s4_4294">5. </span><span id="t1c_4294" class="t s4_4294">RFLAGS.RF is set to 0 in the synthetic state. In the SSA, the value saved is the same as what would have been </span>
<span id="t1d_4294" class="t s4_4294">saved on stack in the non-SGX case (architectural value of RF). Thus, AEXs due to interrupts, traps, and code </span>
<span id="t1e_4294" class="t s4_4294">breakpoints save RF unmodified into SSA, while AEXs due to other faults save RF as 1 in the SSA. </span>
<span id="t1f_4294" class="t s4_4294">If the event causing AEX happened on intermediate iteration of a REP-prefixed instruction, then RF=1 is </span>
<span id="t1g_4294" class="t s4_4294">saved on SSA, irrespective of its priority. </span>
<span id="t1h_4294" class="t s4_4294">6. </span><span id="t1i_4294" class="t s4_4294">Any performance monitoring activity (including PEBS) or profiling activity (LBR, Tracing using Intel PT) on the </span>
<span id="t1j_4294" class="t s4_4294">exiting thread that was suppressed due to the enclave entry on that thread is unsuppressed. Any counting that </span>
<span id="t1k_4294" class="t s4_4294">had been demoted from AnyThread counting to MyThread counting (on one logical processor) is promoted back </span>
<span id="t1l_4294" class="t s4_4294">to AnyThread counting. </span>
<span id="t1m_4294" class="t s4_4294">7. </span><span id="t1n_4294" class="t s4_4294">The CET state of the enclosing application is restored to the state at the time of the most recent enclave entry, </span>
<span id="t1o_4294" class="t s4_4294">and if CET indirect branch tracking was enabled then the indirect branch tracker is unsuppressed and moved to </span>
<span id="t1p_4294" class="t s4_4294">the WAIT_FOR_ENDBRANCH state. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
