// Seed: 4250526949
module module_0 (
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output id_10
);
  reg id_11;
  initial begin
    id_7 <= id_11;
    if ((1)) id_5 <= id_8;
  end
endmodule
module module_1;
  logic id_2 = 1;
  logic id_3;
  type_8(
      1, id_1 * id_2, 1 + 1
  );
  assign id_1 = id_2 == id_3;
  logic id_4;
  logic id_5;
endmodule
