Assembler report for ARSG_GlueLogic
Fri Mar 15 20:44:27 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/output_files/ARSG_GlueLogic.pof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Fri Mar 15 20:44:27 2019 ;
; Revision Name         ; ARSG_GlueLogic                        ;
; Top-level Entity Name ; ARSG_GlueLogic                        ;
; Family                ; MAX V                                 ;
; Device                ; 5M1270ZT144C5                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                            ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Option                                                                      ; Setting        ; Default Value  ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Use smart compilation                                                       ; On             ; Off            ;
; Enable parallel Assembler and Timing Analyzer during compilation            ; On             ; On             ;
; Enable compact report table                                                 ; Off            ; Off            ;
; Compression mode                                                            ; Off            ; Off            ;
; Clock source for configuration device                                       ; Internal       ; Internal       ;
; Clock frequency of the configuration device                                 ; 10 MHZ         ; 10 MHz         ;
; Divide clock frequency by                                                   ; 1              ; 1              ;
; Auto user code                                                              ; On             ; On             ;
; Security bit                                                                ; Off            ; Off            ;
; Use configuration device                                                    ; On             ; On             ;
; Voltage output format                                                       ; Auto discovery ; Auto discovery ;
; Configuration device                                                        ; Auto           ; Auto           ;
; Configuration device auto user code                                         ; Off            ; Off            ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off            ; Off            ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off            ; Off            ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off            ; Off            ;
; Hexadecimal Output File start address                                       ; 0              ; 0              ;
; Hexadecimal Output File count direction                                     ; Up             ; Up             ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off            ; Off            ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On             ; On             ;
; In-System Programming Default Clamp State                                   ; Tri-state      ; Tri-state      ;
+-----------------------------------------------------------------------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------+
; E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/output_files/ARSG_GlueLogic.pof ;
+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/output_files/ARSG_GlueLogic.pof ;
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                         ;
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x0062BFA6                                                                                                                                      ;
; Checksum       ; 0x0062BFBF                                                                                                                                      ;
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 15 20:44:27 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (332104): Reading SDC File: 'ARSG_GlueLogic.out.sdc'
Warning (332174): Ignored filter at ARSG_GlueLogic.out.sdc(42): SCL could not be matched with a port File: E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc Line: 42
Warning (332049): Ignored create_clock at ARSG_GlueLogic.out.sdc(42): Argument <targets> is an empty collection File: E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc Line: 42
    Info (332050): create_clock -name {SCL} -period 100.000 -waveform { 0.000 50.000 } [get_ports { SCL }] File: E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc Line: 42
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000  ADF4351_CLK
    Info (332111):   20.000 ADF4351_MOSI
    Info (332111):   20.000  ADF5355_CLK
    Info (332111):   20.000 ADF5355_MOSI
    Info (332111):  100.000          SDA
    Info (332111):   20.000      SPI_CLK
    Info (332111):   20.000      TFT_CLK
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Fri Mar 15 20:44:27 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


