Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_1/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_1.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_1
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3827
Number of terminals:      128
Number of snets:          2
Number of nets:           1398

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 322.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 71268.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 13004.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 683.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 679.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1294 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 316 unique inst patterns.
[INFO DRT-0084]   Complete 1201 groups.
#scanned instances     = 3827
#unique  instances     = 322
#stdCellGenAp          = 10740
#stdCellValidPlanarAp  = 398
#stdCellValidViaAp     = 7602
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4680
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:05, memory = 135.89 (MB), peak = 135.89 (MB)

Number of guides:     14327

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4723.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4239.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2332.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 140.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 13.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7068 vertical wires in 1 frboxes and 4379 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 534 vertical wires in 1 frboxes and 1302 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 151.84 (MB), peak = 160.56 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.61 (MB), peak = 160.56 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 203.25 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 226.44 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 273.59 (MB).
    Completing 40% with 227 violations.
    elapsed time = 00:00:01, memory = 314.02 (MB).
    Completing 50% with 227 violations.
    elapsed time = 00:00:02, memory = 331.28 (MB).
    Completing 60% with 411 violations.
    elapsed time = 00:00:02, memory = 342.39 (MB).
    Completing 70% with 411 violations.
    elapsed time = 00:00:02, memory = 342.39 (MB).
    Completing 80% with 411 violations.
    elapsed time = 00:00:03, memory = 357.17 (MB).
    Completing 90% with 548 violations.
    elapsed time = 00:00:03, memory = 393.56 (MB).
    Completing 100% with 743 violations.
    elapsed time = 00:00:04, memory = 393.75 (MB).
[INFO DRT-0199]   Number of violations = 1196.
Viol/Layer         li1   met1    via   met2   met3   met4
Cut Spacing          0      0      1      0      0      0
Metal Spacing        4    150      0     36      7      0
Recheck              0    320      0    123      9      1
Short                0    506      0     39      0      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:04, memory = 400.53 (MB), peak = 635.27 (MB)
Total wire length = 74278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35745 um.
Total wire length on LAYER met2 = 34036 um.
Total wire length on LAYER met3 = 4066 um.
Total wire length on LAYER met4 = 430 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12740.
Up-via summary (total 12740):.

------------------------
 FR_MASTERSLICE        0
            li1     5687
           met1     6806
           met2      225
           met3       22
           met4        0
------------------------
                   12740


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1196 violations.
    elapsed time = 00:00:00, memory = 402.55 (MB).
    Completing 20% with 1196 violations.
    elapsed time = 00:00:00, memory = 403.91 (MB).
    Completing 30% with 1196 violations.
    elapsed time = 00:00:00, memory = 406.00 (MB).
    Completing 40% with 986 violations.
    elapsed time = 00:00:00, memory = 410.52 (MB).
    Completing 50% with 986 violations.
    elapsed time = 00:00:01, memory = 425.47 (MB).
    Completing 60% with 758 violations.
    elapsed time = 00:00:01, memory = 442.89 (MB).
    Completing 70% with 758 violations.
    elapsed time = 00:00:01, memory = 443.52 (MB).
    Completing 80% with 758 violations.
    elapsed time = 00:00:02, memory = 443.80 (MB).
    Completing 90% with 565 violations.
    elapsed time = 00:00:02, memory = 468.19 (MB).
    Completing 100% with 287 violations.
    elapsed time = 00:00:03, memory = 468.27 (MB).
[INFO DRT-0199]   Number of violations = 291.
Viol/Layer        met1   met2   met3
Metal Spacing       50     39      4
Recheck              3      1      0
Short              184     10      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:03, memory = 477.91 (MB), peak = 710.50 (MB)
Total wire length = 73648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35423 um.
Total wire length on LAYER met2 = 33673 um.
Total wire length on LAYER met3 = 4126 um.
Total wire length on LAYER met4 = 425 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12693.
Up-via summary (total 12693):.

------------------------
 FR_MASTERSLICE        0
            li1     5684
           met1     6734
           met2      254
           met3       21
           met4        0
------------------------
                   12693


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 291 violations.
    elapsed time = 00:00:00, memory = 477.91 (MB).
    Completing 20% with 291 violations.
    elapsed time = 00:00:00, memory = 477.91 (MB).
    Completing 30% with 291 violations.
    elapsed time = 00:00:00, memory = 477.91 (MB).
    Completing 40% with 271 violations.
    elapsed time = 00:00:00, memory = 477.91 (MB).
    Completing 50% with 271 violations.
    elapsed time = 00:00:01, memory = 478.20 (MB).
    Completing 60% with 248 violations.
    elapsed time = 00:00:01, memory = 477.98 (MB).
    Completing 70% with 248 violations.
    elapsed time = 00:00:02, memory = 485.55 (MB).
    Completing 80% with 248 violations.
    elapsed time = 00:00:03, memory = 486.77 (MB).
    Completing 90% with 268 violations.
    elapsed time = 00:00:03, memory = 487.86 (MB).
    Completing 100% with 237 violations.
    elapsed time = 00:00:04, memory = 487.98 (MB).
[INFO DRT-0199]   Number of violations = 237.
Viol/Layer        met1   met2
Metal Spacing       43     19
Short              166      9
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:04, memory = 487.98 (MB), peak = 721.03 (MB)
Total wire length = 73550 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35469 um.
Total wire length on LAYER met2 = 33566 um.
Total wire length on LAYER met3 = 4097 um.
Total wire length on LAYER met4 = 417 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12702.
Up-via summary (total 12702):.

------------------------
 FR_MASTERSLICE        0
            li1     5684
           met1     6766
           met2      231
           met3       21
           met4        0
------------------------
                   12702


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 237 violations.
    elapsed time = 00:00:00, memory = 487.98 (MB).
    Completing 20% with 237 violations.
    elapsed time = 00:00:00, memory = 487.98 (MB).
    Completing 30% with 237 violations.
    elapsed time = 00:00:00, memory = 488.17 (MB).
    Completing 40% with 189 violations.
    elapsed time = 00:00:00, memory = 488.17 (MB).
    Completing 50% with 189 violations.
    elapsed time = 00:00:00, memory = 488.20 (MB).
    Completing 60% with 126 violations.
    elapsed time = 00:00:00, memory = 488.20 (MB).
    Completing 70% with 126 violations.
    elapsed time = 00:00:00, memory = 488.20 (MB).
    Completing 80% with 126 violations.
    elapsed time = 00:00:01, memory = 493.50 (MB).
    Completing 90% with 75 violations.
    elapsed time = 00:00:01, memory = 493.91 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:02, memory = 493.91 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 499.94 (MB), peak = 732.94 (MB)
Total wire length = 73487 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34722 um.
Total wire length on LAYER met2 = 33598 um.
Total wire length on LAYER met3 = 4732 um.
Total wire length on LAYER met4 = 434 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12848.
Up-via summary (total 12848):.

------------------------
 FR_MASTERSLICE        0
            li1     5684
           met1     6796
           met2      345
           met3       23
           met4        0
------------------------
                   12848


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 499.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 507.80 (MB), peak = 739.80 (MB)
Total wire length = 73488 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34723 um.
Total wire length on LAYER met2 = 33598 um.
Total wire length on LAYER met3 = 4732 um.
Total wire length on LAYER met4 = 434 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12848.
Up-via summary (total 12848):.

------------------------
 FR_MASTERSLICE        0
            li1     5684
           met1     6796
           met2      345
           met3       23
           met4        0
------------------------
                   12848


[INFO DRT-0198] Complete detail routing.
Total wire length = 73488 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34723 um.
Total wire length on LAYER met2 = 33598 um.
Total wire length on LAYER met3 = 4732 um.
Total wire length on LAYER met4 = 434 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12848.
Up-via summary (total 12848):.

------------------------
 FR_MASTERSLICE        0
            li1     5684
           met1     6796
           met2      345
           met3       23
           met4        0
------------------------
                   12848


[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:15, memory = 507.80 (MB), peak = 739.80 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_cr_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.sdc'…
