<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3557" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3557{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3557{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3557{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_3557{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t5_3557{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_3557{left:70px;bottom:1054px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t7_3557{left:70px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3557{left:70px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t9_3557{left:70px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ta_3557{left:70px;bottom:981px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#tb_3557{left:70px;bottom:954px;}
#tc_3557{left:96px;bottom:958px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#td_3557{left:70px;bottom:768px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#te_3557{left:70px;bottom:751px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_3557{left:70px;bottom:734px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_3557{left:70px;bottom:684px;letter-spacing:-0.09px;}
#th_3557{left:156px;bottom:684px;letter-spacing:-0.13px;}
#ti_3557{left:223px;bottom:685px;}
#tj_3557{left:227px;bottom:684px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tk_3557{left:70px;bottom:662px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#tl_3557{left:162px;bottom:662px;}
#tm_3557{left:166px;bottom:662px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tn_3557{left:70px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3557{left:680px;bottom:645px;}
#tp_3557{left:684px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_3557{left:70px;bottom:628px;letter-spacing:-0.13px;}
#tr_3557{left:70px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#ts_3557{left:70px;bottom:588px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_3557{left:70px;bottom:565px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tu_3557{left:227px;bottom:565px;}
#tv_3557{left:230px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#tw_3557{left:70px;bottom:298px;}
#tx_3557{left:96px;bottom:302px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#ty_3557{left:417px;bottom:302px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tz_3557{left:96px;bottom:285px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t10_3557{left:96px;bottom:268px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t11_3557{left:96px;bottom:251px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t12_3557{left:96px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_3557{left:70px;bottom:208px;}
#t14_3557{left:96px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3557{left:643px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t16_3557{left:96px;bottom:195px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t17_3557{left:96px;bottom:178px;letter-spacing:-0.14px;word-spacing:-1px;}
#t18_3557{left:96px;bottom:161px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t19_3557{left:96px;bottom:144px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#t1a_3557{left:291px;bottom:916px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_3557{left:376px;bottom:916px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1c_3557{left:113px;bottom:897px;letter-spacing:-0.16px;}
#t1d_3557{left:240px;bottom:897px;letter-spacing:-0.14px;}
#t1e_3557{left:372px;bottom:897px;letter-spacing:-0.16px;}
#t1f_3557{left:508px;bottom:897px;letter-spacing:-0.13px;}
#t1g_3557{left:644px;bottom:897px;letter-spacing:-0.11px;}
#t1h_3557{left:776px;bottom:897px;letter-spacing:-0.15px;}
#t1i_3557{left:115px;bottom:874px;letter-spacing:-0.16px;}
#t1j_3557{left:197px;bottom:874px;letter-spacing:-0.13px;word-spacing:-1.08px;}
#t1k_3557{left:236px;bottom:857px;letter-spacing:-0.14px;}
#t1l_3557{left:356px;bottom:874px;letter-spacing:-0.11px;}
#t1m_3557{left:352px;bottom:857px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_3557{left:506px;bottom:874px;letter-spacing:-0.16px;}
#t1o_3557{left:615px;bottom:874px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1p_3557{left:687px;bottom:881px;}
#t1q_3557{left:72px;bottom:828px;letter-spacing:-0.14px;}
#t1r_3557{left:71px;bottom:809px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_3557{left:731px;bottom:874px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1t_3557{left:834px;bottom:881px;}
#t1u_3557{left:331px;bottom:355px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1v_3557{left:423px;bottom:355px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1w_3557{left:196px;bottom:405px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1x_3557{left:194px;bottom:494px;letter-spacing:-0.21px;}
#t1y_3557{left:546px;bottom:493px;letter-spacing:-0.21px;}
#t1z_3557{left:443px;bottom:467px;letter-spacing:0.06px;}
#t20_3557{left:418px;bottom:494px;letter-spacing:-0.21px;}
#t21_3557{left:195px;bottom:389px;letter-spacing:0.09px;word-spacing:0.01px;}
#t22_3557{left:715px;bottom:494px;}
#t23_3557{left:565px;bottom:493px;letter-spacing:-0.21px;}
#t24_3557{left:386px;bottom:494px;letter-spacing:-0.18px;word-spacing:-0.52px;}
#t25_3557{left:238px;bottom:467px;letter-spacing:0.08px;}

.s1_3557{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3557{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3557{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3557{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3557{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3557{font-size:15px;font-family:Arial-Bold_b5w;color:#0860A8;}
.s7_3557{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s8_3557{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_3557{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3557{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_3557{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_3557{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sd_3557{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.se_3557{font-size:12px;font-family:Arial_b5v;color:#000;}
.sf_3557{font-size:11px;font-family:Arial_b5v;color:#000;}
.t.v0_3557{transform:scaleX(1.054);}
.t.v1_3557{transform:scaleX(1.056);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3557" type="text/css" >

@font-face {
	font-family: Arial-Bold_b5w;
	src: url("fonts/Arial-Bold_b5w.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3557Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3557" style="-webkit-user-select: none;"><object width="935" height="1210" data="3557/3557.svg" type="image/svg+xml" id="pdf3557" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3557" class="t s1_3557">Vol. 3B </span><span id="t2_3557" class="t s1_3557">16-11 </span>
<span id="t3_3557" class="t s2_3557">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3557" class="t s3_3557">Errors that originate from PCI Express or Legacy Endpoints are logged in the corresponding Root Port in addition to </span>
<span id="t5_3557" class="t s3_3557">the generating device. If MISCV=1 and MCi_MISC contains the address of the Root Port or a Root Complex Event </span>
<span id="t6_3557" class="t s3_3557">collector, software can parse the AER logs to learn more about the error. </span>
<span id="t7_3557" class="t s3_3557">If MISCV=1 and MCi_MISC points to a device that is neither a Root Complex Event Collector not a Root Port, soft- </span>
<span id="t8_3557" class="t s3_3557">ware must consult the Vendor ID/Device ID and use device specific knowledge to locate and interpret the error log </span>
<span id="t9_3557" class="t s3_3557">registers. In some cases, the Root Complex device configuration space may not be accessible to the software and </span>
<span id="ta_3557" class="t s3_3557">both the Vendor and Device ID read as 0xFFFF. </span>
<span id="tb_3557" class="t s4_3557">â€¢ </span><span id="tc_3557" class="t s3_3557">The format of MCi_MISC for IOMCA errors is shown in Table 16-4. </span>
<span id="td_3557" class="t s3_3557">Refer to PCI Express Specification 3.0 for definition of PCI Express Requestor ID and AER architecture. Refer to PCI </span>
<span id="te_3557" class="t s3_3557">Firmware Specification 3.0 for an explanation of PCI Ex-press Segment number and how software can access </span>
<span id="tf_3557" class="t s3_3557">configuration space of a PCI Ex-press device given the segment number and Requestor ID. </span>
<span id="tg_3557" class="t s5_3557">16.3.2.5 </span><span id="th_3557" class="t s5_3557">IA32_MC</span><span id="ti_3557" class="t s6_3557">i</span><span id="tj_3557" class="t s5_3557">_CTL2 MSRs </span>
<span id="tk_3557" class="t s3_3557">The IA32_MC</span><span id="tl_3557" class="t s7_3557">i</span><span id="tm_3557" class="t s3_3557">_CTL2 MSR provides the programming interface to use corrected MC error signaling capability that is </span>
<span id="tn_3557" class="t s3_3557">indicated by IA32_MCG_CAP[10] = 1. Software must check for the presence of IA32_MC</span><span id="to_3557" class="t s7_3557">i</span><span id="tp_3557" class="t s3_3557">_CTL2 on a per-bank </span>
<span id="tq_3557" class="t s3_3557">basis. </span>
<span id="tr_3557" class="t s3_3557">When IA32_MCG_CAP[10] = 1, the IA32_MCi_CTL2 MSR for each bank exists, i.e., reads and writes to these MSR </span>
<span id="ts_3557" class="t s3_3557">are supported. However, signaling interface for corrected MC errors may not be supported in all banks. </span>
<span id="tt_3557" class="t s3_3557">The layout of IA32_MC</span><span id="tu_3557" class="t s7_3557">i</span><span id="tv_3557" class="t s3_3557">_CTL2 is shown in Figure 16-9. </span>
<span id="tw_3557" class="t s4_3557">â€¢ </span><span id="tx_3557" class="t s8_3557">Corrected error count threshold, bits 14:0 </span><span id="ty_3557" class="t s3_3557">â€” Software must initialize this field. The value is compared with </span>
<span id="tz_3557" class="t s3_3557">the corrected error count field in IA32_MCi_STATUS, bits 38 through 52. An overflow event is signaled to the </span>
<span id="t10_3557" class="t s3_3557">CMCI LVT entry (see Table 11-1) in the APIC when the count value equals the threshold value. The new LVT </span>
<span id="t11_3557" class="t s3_3557">entry in the APIC is at 02F0H offset from the APIC_BASE. If CMCI interface is not supported for a particular </span>
<span id="t12_3557" class="t s3_3557">bank (but IA32_MCG_CAP[10] = 1), this field will always read 0. </span>
<span id="t13_3557" class="t s4_3557">â€¢ </span><span id="t14_3557" class="t s8_3557">CMCI_EN (Corrected error interrupt enable/disable/indicator), bits 30 </span><span id="t15_3557" class="t s3_3557">â€” Software sets this bit to </span>
<span id="t16_3557" class="t s3_3557">enable the generation of corrected machine-check error interrupt (CMCI). If CMCI interface is not supported for </span>
<span id="t17_3557" class="t s3_3557">a particular bank (but IA32_MCG_CAP[10] = 1), this bit is writeable but will always return 0 for that bank. This </span>
<span id="t18_3557" class="t s3_3557">bit also indicates CMCI is supported or not supported in the corresponding bank. See Section 16.5 for details of </span>
<span id="t19_3557" class="t s3_3557">software detection of CMCI facility. </span>
<span id="t1a_3557" class="t s9_3557">Table 16-4. </span><span id="t1b_3557" class="t s9_3557">Address Mode in IA32_MCi_MISC[8:6] </span>
<span id="t1c_3557" class="t sa_3557">63:40 </span><span id="t1d_3557" class="t sa_3557">39:32 </span><span id="t1e_3557" class="t sa_3557">31:16 </span><span id="t1f_3557" class="t sa_3557">15:9 </span><span id="t1g_3557" class="t sa_3557">8:6 </span><span id="t1h_3557" class="t sa_3557">5:0 </span>
<span id="t1i_3557" class="t sb_3557">RSVD </span><span id="t1j_3557" class="t sb_3557">PCI Express Segment </span>
<span id="t1k_3557" class="t sb_3557">number </span>
<span id="t1l_3557" class="t sb_3557">PCI Express </span>
<span id="t1m_3557" class="t sb_3557">Requestor ID </span>
<span id="t1n_3557" class="t sb_3557">RSVD </span><span id="t1o_3557" class="t sb_3557">ADDR MODE </span>
<span id="t1p_3557" class="t sc_3557">1 </span>
<span id="t1q_3557" class="t sd_3557">NOTES: </span>
<span id="t1r_3557" class="t sb_3557">1. Not Applicable if ADDRV=0. </span>
<span id="t1s_3557" class="t sb_3557">RECOV ADDR LSB </span>
<span id="t1t_3557" class="t sc_3557">1 </span>
<span id="t1u_3557" class="t s9_3557">Figure 16-9. </span><span id="t1v_3557" class="t s9_3557">IA32_MCi_CTL2 Register </span>
<span id="t1w_3557" class="t se_3557">CMCI_ENâ€”Enable/disable CMCI </span>
<span id="t1x_3557" class="t v0_3557 sf_3557">63 </span><span id="t1y_3557" class="t v0_3557 sf_3557">15 </span>
<span id="t1z_3557" class="t v1_3557 se_3557">Reserved </span>
<span id="t20_3557" class="t v0_3557 sf_3557">29 </span>
<span id="t21_3557" class="t se_3557">Corrected error count threshold </span>
<span id="t22_3557" class="t v0_3557 sf_3557">0 </span><span id="t23_3557" class="t v0_3557 sf_3557">14 </span><span id="t24_3557" class="t v0_3557 sf_3557">31 30 </span>
<span id="t25_3557" class="t v1_3557 se_3557">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
