#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001a44ea04270 .scope module, "riscv_top" "riscv_top" 2 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /OUTPUT 32 "inst_addr_o";
o000001a44ea48188 .functor BUFZ 1, C4<z>; HiZ drive
v000001a44eaa0970_0 .net "clk", 0 0, o000001a44ea48188;  0 drivers
v000001a44eaa0fb0_0 .net "ex_rd_addr", 4 0, v000001a44ea3c810_0;  1 drivers
v000001a44ea9fe30_0 .net "ex_rd_data", 31 0, v000001a44ea3c9f0_0;  1 drivers
v000001a44eaa00b0_0 .net "ex_rd_wen", 0 0, v000001a44ea3cc70_0;  1 drivers
v000001a44ea9fd90_0 .net "id_ex_inst", 31 0, v000001a44ea9ded0_0;  1 drivers
v000001a44ea9fa70_0 .net "id_ex_inst_addr", 31 0, v000001a44ea9dd90_0;  1 drivers
v000001a44eaa0ab0_0 .net "id_ex_rd_addr", 4 0, v000001a44ea9dbb0_0;  1 drivers
v000001a44ea9fb10_0 .net "id_ex_rd_wen", 0 0, v000001a44ea9d1b0_0;  1 drivers
v000001a44eaa0330_0 .net "id_ex_rs1_data", 31 0, v000001a44ea9ebf0_0;  1 drivers
v000001a44eaa1370_0 .net "id_ex_rs2_data", 31 0, v000001a44ea9df70_0;  1 drivers
v000001a44eaa0150_0 .net "id_inst", 31 0, L_000001a44ea35960;  1 drivers
v000001a44ea9f930_0 .net "id_inst_addr", 31 0, L_000001a44ea357a0;  1 drivers
v000001a44eaa0f10_0 .net "id_op_1", 31 0, v000001a44ea9e510_0;  1 drivers
v000001a44eaa1050_0 .net "id_op_2", 31 0, v000001a44ea9e830_0;  1 drivers
v000001a44eaa0d30_0 .net "id_reg_wen", 0 0, v000001a44ea9da70_0;  1 drivers
o000001a44ea47e28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001a44ea9fbb0_0 .net "id_rs1_addr", 4 0, o000001a44ea47e28;  0 drivers
o000001a44ea47eb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001a44ea9f9d0_0 .net "id_rs2_addr", 4 0, o000001a44ea47eb8;  0 drivers
v000001a44eaa0a10_0 .net "id_wd_addr", 4 0, v000001a44ea9e790_0;  1 drivers
v000001a44ea9fed0_0 .net "if_id_inst", 31 0, v000001a44ea9ea10_0;  1 drivers
v000001a44eaa0bf0_0 .net "if_id_inst_addr", 31 0, v000001a44ea9edd0_0;  1 drivers
v000001a44ea9fc50_0 .net "if_inst", 31 0, L_000001a44ea34f50;  1 drivers
v000001a44eaa10f0_0 .net "if_inst_addr", 31 0, L_000001a44ea358f0;  1 drivers
v000001a44eaa03d0_0 .net "inst_addr_o", 31 0, L_000001a44ea35500;  1 drivers
o000001a44ea48668 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a44eaa0470_0 .net "inst_i", 31 0, o000001a44ea48668;  0 drivers
v000001a44eaa1550_0 .net "pc_io", 31 0, v000001a44ea9e5b0_0;  1 drivers
v000001a44eaa0c90_0 .net "regs_rs1_data", 31 0, v000001a44eaa1690_0;  1 drivers
v000001a44eaa0510_0 .net "regs_rs2_data", 31 0, v000001a44eaa08d0_0;  1 drivers
o000001a44ea481b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a44eaa05b0_0 .net "rst_n", 0 0, o000001a44ea481b8;  0 drivers
S_000001a44ea04400 .scope module, "m_ex" "ex" 2 129, 3 2 0, S_000001a44ea04270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i";
    .port_info 1 /INPUT 32 "inst_addr_i";
    .port_info 2 /INPUT 32 "rs1_data_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 1 "rd_wen_i";
    .port_info 6 /OUTPUT 5 "rd_addr_o";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "rd_wen_o";
L_000001a44ea35110 .functor BUFZ 32, v000001a44ea9ded0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a44ea3c4f0_0 .net *"_ivl_8", 31 0, L_000001a44ea35110;  1 drivers
v000001a44ea3c6d0_0 .net "func3", 2 0, L_000001a44eaa4250;  1 drivers
v000001a44ea3cef0_0 .net "func7", 6 0, L_000001a44eaa0830;  1 drivers
v000001a44ea3bff0_0 .net "inst_addr_i", 31 0, v000001a44ea9dd90_0;  alias, 1 drivers
v000001a44ea3ca90_0 .net "inst_i", 31 0, v000001a44ea9ded0_0;  alias, 1 drivers
v000001a44ea3c090_0 .net "opcode", 6 0, L_000001a44eaa3b70;  1 drivers
v000001a44ea3c770_0 .net "rd", 4 0, L_000001a44eaa2bd0;  1 drivers
v000001a44ea3c950_0 .net "rd_addr_i", 4 0, v000001a44ea9dbb0_0;  alias, 1 drivers
v000001a44ea3c810_0 .var "rd_addr_o", 4 0;
v000001a44ea3c9f0_0 .var "rd_data_o", 31 0;
v000001a44ea3cbd0_0 .net "rd_wen_i", 0 0, v000001a44ea9d1b0_0;  alias, 1 drivers
v000001a44ea3cc70_0 .var "rd_wen_o", 0 0;
v000001a44ea9d070_0 .net "rs1", 4 0, L_000001a44eaa1230;  1 drivers
v000001a44ea9dc50_0 .net "rs1_data_i", 31 0, v000001a44ea9ebf0_0;  alias, 1 drivers
v000001a44ea9e330_0 .net "rs2", 4 0, L_000001a44eaa1190;  1 drivers
v000001a44ea9ef10_0 .net "rs2_data_i", 31 0, v000001a44ea9df70_0;  alias, 1 drivers
E_000001a44ea42250/0 .event anyedge, v000001a44ea3c090_0, v000001a44ea3c6d0_0, v000001a44ea3c950_0, v000001a44ea9dc50_0;
E_000001a44ea42250/1 .event anyedge, v000001a44ea9ef10_0, v000001a44ea3cbd0_0, v000001a44ea3cef0_0;
E_000001a44ea42250 .event/or E_000001a44ea42250/0, E_000001a44ea42250/1;
L_000001a44eaa0830 .part L_000001a44ea35110, 25, 7;
L_000001a44eaa1190 .part L_000001a44ea35110, 20, 5;
L_000001a44eaa1230 .part L_000001a44ea35110, 15, 5;
L_000001a44eaa4250 .part L_000001a44ea35110, 12, 3;
L_000001a44eaa2bd0 .part L_000001a44ea35110, 7, 5;
L_000001a44eaa3b70 .part L_000001a44ea35110, 0, 7;
S_000001a44ea247a0 .scope module, "m_id" "id" 2 76, 4 2 0, S_000001a44ea04270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_addr_i";
    .port_info 1 /INPUT 32 "inst_i";
    .port_info 2 /OUTPUT 5 "rs1_addr_o";
    .port_info 3 /OUTPUT 5 "rs2_addr_o";
    .port_info 4 /INPUT 32 "rs1_data_i";
    .port_info 5 /INPUT 32 "rs2_data_i";
    .port_info 6 /OUTPUT 32 "inst_addr_o";
    .port_info 7 /OUTPUT 32 "inst_o";
    .port_info 8 /OUTPUT 32 "op_1_o";
    .port_info 9 /OUTPUT 32 "op_2_o";
    .port_info 10 /OUTPUT 5 "wd_addr_o";
    .port_info 11 /OUTPUT 1 "reg_wen";
L_000001a44ea357a0 .functor BUFZ 32, v000001a44ea9edd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a44ea35960 .functor BUFZ 32, v000001a44ea9ea10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a44ea35570 .functor BUFZ 32, v000001a44ea9ea10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a44ea9e3d0_0 .net *"_ivl_12", 31 0, L_000001a44ea35570;  1 drivers
v000001a44ea9eb50_0 .net "func3", 2 0, L_000001a44eaa0790;  1 drivers
v000001a44ea9d7f0_0 .net "func7", 6 0, L_000001a44eaa0650;  1 drivers
v000001a44ea9e8d0_0 .net "inst_addr_i", 31 0, v000001a44ea9edd0_0;  alias, 1 drivers
v000001a44ea9eab0_0 .net "inst_addr_o", 31 0, L_000001a44ea357a0;  alias, 1 drivers
v000001a44ea9d570_0 .net "inst_i", 31 0, v000001a44ea9ea10_0;  alias, 1 drivers
v000001a44ea9de30_0 .net "inst_o", 31 0, L_000001a44ea35960;  alias, 1 drivers
v000001a44ea9e510_0 .var "op_1_o", 31 0;
v000001a44ea9e830_0 .var "op_2_o", 31 0;
v000001a44ea9e650_0 .net "opcode", 6 0, L_000001a44eaa0e70;  1 drivers
v000001a44ea9e970_0 .net "rd", 4 0, L_000001a44eaa0dd0;  1 drivers
v000001a44ea9da70_0 .var "reg_wen", 0 0;
v000001a44ea9dcf0_0 .net "rs1", 4 0, L_000001a44eaa06f0;  1 drivers
v000001a44ea9e1f0_0 .net "rs1_addr_o", 4 0, o000001a44ea47e28;  alias, 0 drivers
v000001a44ea9d430_0 .net "rs1_data_i", 31 0, v000001a44eaa1690_0;  alias, 1 drivers
v000001a44ea9d110_0 .net "rs2", 4 0, L_000001a44eaa14b0;  1 drivers
v000001a44ea9db10_0 .net "rs2_addr_o", 4 0, o000001a44ea47eb8;  alias, 0 drivers
v000001a44ea9e470_0 .net "rs2_data_i", 31 0, v000001a44eaa08d0_0;  alias, 1 drivers
v000001a44ea9e790_0 .var "wd_addr_o", 4 0;
E_000001a44ea41a50/0 .event anyedge, v000001a44ea9e650_0, v000001a44ea9eb50_0, v000001a44ea9d430_0, v000001a44ea9d7f0_0;
E_000001a44ea41a50/1 .event anyedge, v000001a44ea9d110_0, v000001a44ea9e970_0, v000001a44ea9e470_0;
E_000001a44ea41a50 .event/or E_000001a44ea41a50/0, E_000001a44ea41a50/1;
L_000001a44eaa0650 .part L_000001a44ea35570, 25, 7;
L_000001a44eaa14b0 .part L_000001a44ea35570, 20, 5;
L_000001a44eaa06f0 .part L_000001a44ea35570, 15, 5;
L_000001a44eaa0790 .part L_000001a44ea35570, 12, 3;
L_000001a44eaa0dd0 .part L_000001a44ea35570, 7, 5;
L_000001a44eaa0e70 .part L_000001a44ea35570, 0, 7;
S_000001a44ea24a40 .scope module, "m_id_ex" "id_ex" 2 109, 5 1 0, S_000001a44ea04270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "inst_addr_i";
    .port_info 4 /INPUT 32 "rs1_data_i";
    .port_info 5 /INPUT 32 "rs2_data_i";
    .port_info 6 /INPUT 5 "wd_addr_i";
    .port_info 7 /INPUT 1 "rd_wen_i";
    .port_info 8 /OUTPUT 32 "inst_addr_o";
    .port_info 9 /OUTPUT 32 "inst_o";
    .port_info 10 /OUTPUT 32 "rs1_data_o";
    .port_info 11 /OUTPUT 32 "rs2_data_o";
    .port_info 12 /OUTPUT 5 "rd_addr_o";
    .port_info 13 /OUTPUT 1 "rd_wen_o";
v000001a44ea9e6f0_0 .net "clk", 0 0, o000001a44ea48188;  alias, 0 drivers
v000001a44ea9d4d0_0 .net "inst_addr_i", 31 0, L_000001a44ea357a0;  alias, 1 drivers
v000001a44ea9dd90_0 .var "inst_addr_o", 31 0;
v000001a44ea9ec90_0 .net "inst_i", 31 0, L_000001a44ea35960;  alias, 1 drivers
v000001a44ea9ded0_0 .var "inst_o", 31 0;
v000001a44ea9dbb0_0 .var "rd_addr_o", 4 0;
v000001a44ea9ee70_0 .net "rd_wen_i", 0 0, v000001a44ea9da70_0;  alias, 1 drivers
v000001a44ea9d1b0_0 .var "rd_wen_o", 0 0;
v000001a44ea9d9d0_0 .net "rs1_data_i", 31 0, v000001a44ea9e510_0;  alias, 1 drivers
v000001a44ea9ebf0_0 .var "rs1_data_o", 31 0;
v000001a44ea9d930_0 .net "rs2_data_i", 31 0, v000001a44ea9e830_0;  alias, 1 drivers
v000001a44ea9df70_0 .var "rs2_data_o", 31 0;
v000001a44ea9e0b0_0 .net "rst_n", 0 0, o000001a44ea481b8;  alias, 0 drivers
v000001a44ea9ed30_0 .net "wd_addr_i", 4 0, v000001a44ea9e790_0;  alias, 1 drivers
E_000001a44ea42310 .event posedge, v000001a44ea9e6f0_0;
S_000001a44ea05c30 .scope module, "m_if_id" "if_id" 2 65, 6 2 0, S_000001a44ea04270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "inst_addr_i";
    .port_info 4 /OUTPUT 32 "inst_o";
    .port_info 5 /OUTPUT 32 "inst_addr_o";
v000001a44ea9d250_0 .net "clk", 0 0, o000001a44ea48188;  alias, 0 drivers
v000001a44ea9d2f0_0 .net "inst_addr_i", 31 0, L_000001a44ea358f0;  alias, 1 drivers
v000001a44ea9edd0_0 .var "inst_addr_o", 31 0;
v000001a44ea9e010_0 .net "inst_i", 31 0, L_000001a44ea34f50;  alias, 1 drivers
v000001a44ea9ea10_0 .var "inst_o", 31 0;
v000001a44ea9d6b0_0 .net "rst_n", 0 0, o000001a44ea481b8;  alias, 0 drivers
S_000001a44ea05dc0 .scope module, "m_ifeach" "ifeach" 2 57, 7 2 0, S_000001a44ea04270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /INPUT 32 "rom_inst_i";
    .port_info 2 /OUTPUT 32 "if_rom_addr_o";
    .port_info 3 /OUTPUT 32 "inst_addr_o";
    .port_info 4 /OUTPUT 32 "inst_o";
L_000001a44ea35500 .functor BUFZ 32, v000001a44ea9e5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a44ea358f0 .functor BUFZ 32, v000001a44ea9e5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a44ea34f50 .functor BUFZ 32, o000001a44ea48668, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a44ea9d610_0 .net "if_rom_addr_o", 31 0, L_000001a44ea35500;  alias, 1 drivers
v000001a44ea9d390_0 .net "inst_addr_o", 31 0, L_000001a44ea358f0;  alias, 1 drivers
v000001a44ea9e150_0 .net "inst_o", 31 0, L_000001a44ea34f50;  alias, 1 drivers
v000001a44ea9d750_0 .net "pc_addr_i", 31 0, v000001a44ea9e5b0_0;  alias, 1 drivers
v000001a44ea9d890_0 .net "rom_inst_i", 31 0, o000001a44ea48668;  alias, 0 drivers
S_000001a44eb0e010 .scope module, "m_pc_reg" "pc_reg" 2 51, 8 1 0, S_000001a44ea04270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "pc_o";
v000001a44ea9e290_0 .net "clk", 0 0, o000001a44ea48188;  alias, 0 drivers
v000001a44ea9e5b0_0 .var "pc_o", 31 0;
v000001a44eaa1730_0 .net "rst_n", 0 0, o000001a44ea481b8;  alias, 0 drivers
S_000001a44eb0e1a0 .scope module, "m_regs" "regs" 2 94, 9 1 0, S_000001a44ea04270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "reg1_raddr_i";
    .port_info 3 /INPUT 5 "reg2_raddr_i";
    .port_info 4 /OUTPUT 32 "reg1_rdata_o";
    .port_info 5 /OUTPUT 32 "reg2_rdata_o";
    .port_info 6 /INPUT 32 "reg_wdata_i";
    .port_info 7 /INPUT 5 "reg_waddr_i";
    .port_info 8 /INPUT 1 "reg_wen";
v000001a44eaa12d0_0 .net "clk", 0 0, o000001a44ea48188;  alias, 0 drivers
v000001a44eaa0b50_0 .var/i "i", 31 0;
v000001a44ea9ff70_0 .net "reg1_raddr_i", 4 0, o000001a44ea47e28;  alias, 0 drivers
v000001a44eaa1690_0 .var "reg1_rdata_o", 31 0;
v000001a44ea9f890_0 .net "reg2_raddr_i", 4 0, o000001a44ea47eb8;  alias, 0 drivers
v000001a44eaa08d0_0 .var "reg2_rdata_o", 31 0;
v000001a44eaa0010_0 .net "reg_waddr_i", 4 0, v000001a44ea3c810_0;  alias, 1 drivers
v000001a44ea9fcf0_0 .net "reg_wdata_i", 31 0, v000001a44ea3c9f0_0;  alias, 1 drivers
v000001a44eaa0290_0 .net "reg_wen", 0 0, v000001a44ea3cc70_0;  alias, 1 drivers
v000001a44eaa1410 .array "regs", 31 0, 31 0;
v000001a44eaa01f0_0 .net "rst_n", 0 0, o000001a44ea481b8;  alias, 0 drivers
E_000001a44ea42590/0 .event anyedge, v000001a44ea9e0b0_0, v000001a44ea9e1f0_0, v000001a44ea3cc70_0, v000001a44ea3c810_0;
v000001a44eaa1410_0 .array/port v000001a44eaa1410, 0;
v000001a44eaa1410_1 .array/port v000001a44eaa1410, 1;
v000001a44eaa1410_2 .array/port v000001a44eaa1410, 2;
E_000001a44ea42590/1 .event anyedge, v000001a44ea3c9f0_0, v000001a44eaa1410_0, v000001a44eaa1410_1, v000001a44eaa1410_2;
v000001a44eaa1410_3 .array/port v000001a44eaa1410, 3;
v000001a44eaa1410_4 .array/port v000001a44eaa1410, 4;
v000001a44eaa1410_5 .array/port v000001a44eaa1410, 5;
v000001a44eaa1410_6 .array/port v000001a44eaa1410, 6;
E_000001a44ea42590/2 .event anyedge, v000001a44eaa1410_3, v000001a44eaa1410_4, v000001a44eaa1410_5, v000001a44eaa1410_6;
v000001a44eaa1410_7 .array/port v000001a44eaa1410, 7;
v000001a44eaa1410_8 .array/port v000001a44eaa1410, 8;
v000001a44eaa1410_9 .array/port v000001a44eaa1410, 9;
v000001a44eaa1410_10 .array/port v000001a44eaa1410, 10;
E_000001a44ea42590/3 .event anyedge, v000001a44eaa1410_7, v000001a44eaa1410_8, v000001a44eaa1410_9, v000001a44eaa1410_10;
v000001a44eaa1410_11 .array/port v000001a44eaa1410, 11;
v000001a44eaa1410_12 .array/port v000001a44eaa1410, 12;
v000001a44eaa1410_13 .array/port v000001a44eaa1410, 13;
v000001a44eaa1410_14 .array/port v000001a44eaa1410, 14;
E_000001a44ea42590/4 .event anyedge, v000001a44eaa1410_11, v000001a44eaa1410_12, v000001a44eaa1410_13, v000001a44eaa1410_14;
v000001a44eaa1410_15 .array/port v000001a44eaa1410, 15;
v000001a44eaa1410_16 .array/port v000001a44eaa1410, 16;
v000001a44eaa1410_17 .array/port v000001a44eaa1410, 17;
v000001a44eaa1410_18 .array/port v000001a44eaa1410, 18;
E_000001a44ea42590/5 .event anyedge, v000001a44eaa1410_15, v000001a44eaa1410_16, v000001a44eaa1410_17, v000001a44eaa1410_18;
v000001a44eaa1410_19 .array/port v000001a44eaa1410, 19;
v000001a44eaa1410_20 .array/port v000001a44eaa1410, 20;
v000001a44eaa1410_21 .array/port v000001a44eaa1410, 21;
v000001a44eaa1410_22 .array/port v000001a44eaa1410, 22;
E_000001a44ea42590/6 .event anyedge, v000001a44eaa1410_19, v000001a44eaa1410_20, v000001a44eaa1410_21, v000001a44eaa1410_22;
v000001a44eaa1410_23 .array/port v000001a44eaa1410, 23;
v000001a44eaa1410_24 .array/port v000001a44eaa1410, 24;
v000001a44eaa1410_25 .array/port v000001a44eaa1410, 25;
v000001a44eaa1410_26 .array/port v000001a44eaa1410, 26;
E_000001a44ea42590/7 .event anyedge, v000001a44eaa1410_23, v000001a44eaa1410_24, v000001a44eaa1410_25, v000001a44eaa1410_26;
v000001a44eaa1410_27 .array/port v000001a44eaa1410, 27;
v000001a44eaa1410_28 .array/port v000001a44eaa1410, 28;
v000001a44eaa1410_29 .array/port v000001a44eaa1410, 29;
v000001a44eaa1410_30 .array/port v000001a44eaa1410, 30;
E_000001a44ea42590/8 .event anyedge, v000001a44eaa1410_27, v000001a44eaa1410_28, v000001a44eaa1410_29, v000001a44eaa1410_30;
v000001a44eaa1410_31 .array/port v000001a44eaa1410, 31;
E_000001a44ea42590/9 .event anyedge, v000001a44eaa1410_31, v000001a44ea9db10_0;
E_000001a44ea42590 .event/or E_000001a44ea42590/0, E_000001a44ea42590/1, E_000001a44ea42590/2, E_000001a44ea42590/3, E_000001a44ea42590/4, E_000001a44ea42590/5, E_000001a44ea42590/6, E_000001a44ea42590/7, E_000001a44ea42590/8, E_000001a44ea42590/9;
    .scope S_000001a44eb0e010;
T_0 ;
    %wait E_000001a44ea42310;
    %load/vec4 v000001a44eaa1730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a44ea9e5b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a44ea9e5b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001a44ea9e5b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a44ea05c30;
T_1 ;
    %wait E_000001a44ea42310;
    %load/vec4 v000001a44ea9d6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001a44ea9ea10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a44ea9edd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a44ea9e010_0;
    %assign/vec4 v000001a44ea9ea10_0, 0;
    %load/vec4 v000001a44ea9d2f0_0;
    %assign/vec4 v000001a44ea9edd0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a44ea247a0;
T_2 ;
    %wait E_000001a44ea41a50;
    %load/vec4 v000001a44ea9e650_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44ea9e510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44ea9e830_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a44ea9e790_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a44ea9da70_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001a44ea9eb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44ea9e510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44ea9e830_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a44ea9e790_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a44ea9da70_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001a44ea9d430_0;
    %store/vec4 v000001a44ea9e510_0, 0, 32;
    %load/vec4 v000001a44ea9d7f0_0;
    %parti/s 1, 6, 4;
    %replicate 20;
    %load/vec4 v000001a44ea9d7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a44ea9d110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a44ea9e830_0, 0, 32;
    %load/vec4 v000001a44ea9e970_0;
    %store/vec4 v000001a44ea9e790_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a44ea9da70_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001a44ea9eb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44ea9e510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44ea9e830_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a44ea9e790_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a44ea9da70_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000001a44ea9d430_0;
    %store/vec4 v000001a44ea9e510_0, 0, 32;
    %load/vec4 v000001a44ea9e470_0;
    %store/vec4 v000001a44ea9e830_0, 0, 32;
    %load/vec4 v000001a44ea9e970_0;
    %store/vec4 v000001a44ea9e790_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a44ea9da70_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a44eb0e1a0;
T_3 ;
    %wait E_000001a44ea42590;
    %load/vec4 v000001a44eaa01f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44eaa1690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44eaa08d0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a44ea9ff70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44eaa1690_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001a44eaa0290_0;
    %load/vec4 v000001a44ea9ff70_0;
    %load/vec4 v000001a44eaa0010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001a44ea9fcf0_0;
    %store/vec4 v000001a44eaa1690_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001a44ea9ff70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a44eaa1410, 4;
    %assign/vec4 v000001a44eaa1690_0, 0;
T_3.5 ;
T_3.3 ;
    %load/vec4 v000001a44ea9f890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a44eaa08d0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000001a44eaa0290_0;
    %load/vec4 v000001a44ea9f890_0;
    %load/vec4 v000001a44eaa0010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v000001a44ea9fcf0_0;
    %store/vec4 v000001a44eaa08d0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000001a44ea9f890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a44eaa1410, 4;
    %assign/vec4 v000001a44eaa08d0_0, 0;
T_3.9 ;
T_3.7 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a44eb0e1a0;
T_4 ;
    %wait E_000001a44ea42310;
    %load/vec4 v000001a44eaa01f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44eaa0b50_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001a44eaa0b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a44eaa0b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a44eaa1410, 0, 4;
    %load/vec4 v000001a44eaa0b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a44eaa0b50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a44eaa0290_0;
    %load/vec4 v000001a44eaa0010_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a44ea9fcf0_0;
    %load/vec4 v000001a44eaa0010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a44eaa1410, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a44ea24a40;
T_5 ;
    %wait E_000001a44ea42310;
    %load/vec4 v000001a44ea9e0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a44ea9dd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a44ea9ded0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a44ea9ebf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a44ea9df70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a44ea9dbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a44ea9d1b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a44ea9d4d0_0;
    %assign/vec4 v000001a44ea9dd90_0, 0;
    %load/vec4 v000001a44ea9ec90_0;
    %assign/vec4 v000001a44ea9ded0_0, 0;
    %load/vec4 v000001a44ea9d9d0_0;
    %assign/vec4 v000001a44ea9ebf0_0, 0;
    %load/vec4 v000001a44ea9d930_0;
    %assign/vec4 v000001a44ea9df70_0, 0;
    %load/vec4 v000001a44ea9ed30_0;
    %assign/vec4 v000001a44ea9dbb0_0, 0;
    %load/vec4 v000001a44ea9ee70_0;
    %assign/vec4 v000001a44ea9d1b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a44ea04400;
T_6 ;
    %wait E_000001a44ea42250;
    %load/vec4 v000001a44ea3c090_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a44ea3c810_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44ea3c9f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a44ea3cc70_0, 0, 1;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v000001a44ea3c6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a44ea3c810_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44ea3c9f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a44ea3cc70_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000001a44ea3c950_0;
    %store/vec4 v000001a44ea3c810_0, 0, 5;
    %load/vec4 v000001a44ea9dc50_0;
    %load/vec4 v000001a44ea9ef10_0;
    %add;
    %store/vec4 v000001a44ea3c9f0_0, 0, 32;
    %load/vec4 v000001a44ea3cbd0_0;
    %store/vec4 v000001a44ea3cc70_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v000001a44ea3c6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a44ea3c810_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a44ea3c9f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a44ea3cc70_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v000001a44ea3cef0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v000001a44ea9dc50_0;
    %load/vec4 v000001a44ea9ef10_0;
    %add;
    %store/vec4 v000001a44ea3c9f0_0, 0, 32;
    %load/vec4 v000001a44ea3c950_0;
    %store/vec4 v000001a44ea3c810_0, 0, 5;
    %load/vec4 v000001a44ea3cbd0_0;
    %store/vec4 v000001a44ea3cc70_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v000001a44ea3cef0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v000001a44ea9ef10_0;
    %load/vec4 v000001a44ea9dc50_0;
    %sub;
    %store/vec4 v000001a44ea3c9f0_0, 0, 32;
    %load/vec4 v000001a44ea3c950_0;
    %store/vec4 v000001a44ea3c810_0, 0, 5;
    %load/vec4 v000001a44ea3cbd0_0;
    %store/vec4 v000001a44ea3cc70_0, 0, 1;
T_6.12 ;
T_6.11 ;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "riscv_top.v";
    "././ex.v";
    "././id.v";
    "././id_ex.v";
    "././if_id.v";
    "././ifeach.v";
    "././pc_reg.v";
    "././regs.v";
