#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 23 02:03:46 2025
# Process ID: 27156
# Current directory: E:/asic/prj/LAB5_2019
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30324 E:\asic\prj\LAB5_2019\LAB5_2019.xpr
# Log file: E:/asic/prj/LAB5_2019/vivado.log
# Journal file: E:/asic/prj/LAB5_2019\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/asic/prj/LAB5_2019/LAB5_2019.xpr
INFO: [Project 1-313] Project file moved from 'Y:/Code/github/ASIC-PYNQ/LAB8/prj/LAB5_2019' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for tul.com.tw:pynq-z2:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/asic/prj/ip_package'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_pl_top_fc_0_0' generated file not found 'e:/asic/prj/LAB5_2019/LAB5_2019.srcs/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/design_1_pl_top_fc_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pl_top_fc_0_0' generated file not found 'e:/asic/prj/LAB5_2019/LAB5_2019.srcs/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/design_1_pl_top_fc_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pl_top_fc_0_0' generated file not found 'e:/asic/prj/LAB5_2019/LAB5_2019.srcs/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/design_1_pl_top_fc_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pl_top_fc_0_0' generated file not found 'e:/asic/prj/LAB5_2019/LAB5_2019.srcs/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/design_1_pl_top_fc_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pl_top_fc_0_0' generated file not found 'e:/asic/prj/LAB5_2019/LAB5_2019.srcs/sources_1/bd/design_1/ip/design_1_pl_top_fc_0_0/design_1_pl_top_fc_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0
design_1_rst_ps7_0_100M_0

update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 23 02:05:15 2025...
