

================================================================
== Synthesis Summary Report of 'cnn_accel'
================================================================
+ General Information: 
    * Date:           Thu Jan 22 15:55:10 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        cnn_accel
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |                             Modules                            | Issue|      |       Latency       | Iteration|         | Trip |          |         |          |            |            |     |
    |                             & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ cnn_accel*                                                    |     -|  0.00|     1715|  6.860e+03|         -|      833|     -|  dataflow|  18 (6%)|  12 (~0%)|   5379 (2%)|   5588 (4%)|    -|
    | + entry_proc                                                   |     -|  1.46|        0|      0.000|         -|        0|     -|        no|        -|         -|     2 (~0%)|    20 (~0%)|    -|
    | + Block_entry_proc                                             |     -|  0.00|      832|  3.328e+03|         -|      832|     -|        no|        -|         -|   897 (~0%)|  1166 (~0%)|    -|
    |  + Block_entry_proc_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2  |     -|  0.00|       10|     40.000|         -|        9|     -|    rewind|        -|         -|   155 (~0%)|   140 (~0%)|    -|
    |   o VITIS_LOOP_99_1_VITIS_LOOP_100_2                           |     -|  2.92|        8|     32.000|         1|        1|     9|       yes|        -|         -|           -|           -|    -|
    |  + load_input                                                  |     -|  0.00|      802|  3.208e+03|         -|      802|     -|        no|        -|         -|   431 (~0%)|   578 (~0%)|    -|
    |   + load_input_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2        |     -|  0.00|      793|  3.172e+03|         -|      785|     -|    rewind|        -|         -|   357 (~0%)|   378 (~0%)|    -|
    |    o VITIS_LOOP_10_1_VITIS_LOOP_11_2                           |     -|  2.92|      791|  3.164e+03|         9|        1|   784|       yes|        -|         -|           -|           -|    -|
    | + conv_relu                                                    |     -|  0.12|      700|  2.800e+03|         -|      676|     -|    rewind|        -|  10 (~0%)|  2032 (~0%)|   1887 (1%)|    -|
    |  o VITIS_LOOP_30_1_VITIS_LOOP_31_2                             |     -|  2.92|      698|  2.792e+03|        24|        1|   676|       yes|        -|         -|           -|           -|    -|
    | + maxpool                                                      |     -|  0.00|      181|    724.000|         -|      169|     -|    rewind|        -|   2 (~0%)|   243 (~0%)|   356 (~0%)|    -|
    |  o VITIS_LOOP_61_1_VITIS_LOOP_62_2                             |     -|  2.92|      179|    716.000|        12|        1|   169|       yes|        -|         -|           -|           -|    -|
    +----------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | kernel_1   | 0x1c   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control | kernel_2   | 0x20   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control | bias_1     | 0x28   | 32    | W      | Data signal of bias              |                                                                      |
| s_axi_control | bias_2     | 0x2c   | 32    | W      | Data signal of bias              |                                                                      |
| s_axi_control | output_r_1 | 0x34   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x38   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| kernel   | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| bias     | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output   | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| input    | m_axi_gmem    | interface |          | channel=0                            |
| input    | s_axi_control | register  | offset   | name=input_r_1 offset=0x10 range=32  |
| input    | s_axi_control | register  | offset   | name=input_r_2 offset=0x14 range=32  |
| kernel   | m_axi_gmem    | interface |          | channel=0                            |
| kernel   | s_axi_control | register  | offset   | name=kernel_1 offset=0x1c range=32   |
| kernel   | s_axi_control | register  | offset   | name=kernel_2 offset=0x20 range=32   |
| bias     | m_axi_gmem    | interface |          | channel=0                            |
| bias     | s_axi_control | register  | offset   | name=bias_1 offset=0x28 range=32     |
| bias     | s_axi_control | register  | offset   | name=bias_2 offset=0x2c range=32     |
| output   | m_axi_gmem    | interface |          | channel=0                            |
| output   | s_axi_control | register  | offset   | name=output_r_1 offset=0x34 range=32 |
| output   | s_axi_control | register  | offset   | name=output_r_2 offset=0x38 range=32 |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location                   |
+--------------+-----------+--------+-------+-----------------+---------------------------------+
| m_axi_gmem   | read      | 784    | 16    | VITIS_LOOP_10_1 | C:/RP-FPGA/cnn_aceler.cpp:10:19 |
| m_axi_gmem   | write     | 169    | 16    | VITIS_LOOP_61_1 | C:/RP-FPGA/cnn_aceler.cpp:61:19 |
| m_axi_gmem   | read      | 9      | 16    | VITIS_LOOP_99_1 | C:/RP-FPGA/cnn_aceler.cpp:99:19 |
+--------------+-----------+--------+-------+-----------------+---------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+----------------------------------+-----------+--------------+--------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                  | Direction | Burst Status | Length | Loop             | Loop Location                    | Resolution | Problem                                                                                               |
+--------------+----------+----------------------------------+-----------+--------------+--------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | input    | C:/RP-FPGA/cnn_aceler.cpp:13:12  | read      | Widen Fail   |        | VITIS_LOOP_11_2  | C:/RP-FPGA/cnn_aceler.cpp:11:26  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | C:/RP-FPGA/cnn_aceler.cpp:13:12  | read      | Inferred     | 784    | VITIS_LOOP_10_1  | C:/RP-FPGA/cnn_aceler.cpp:10:19  |            |                                                                                                       |
| m_axi_gmem   | out      | C:/RP-FPGA/cnn_aceler.cpp:70:29  | write     | Widen Fail   |        | VITIS_LOOP_62_2  | C:/RP-FPGA/cnn_aceler.cpp:62:26  | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | out      | C:/RP-FPGA/cnn_aceler.cpp:70:29  | write     | Inferred     | 169    | VITIS_LOOP_61_1  | C:/RP-FPGA/cnn_aceler.cpp:61:19  |            |                                                                                                       |
| m_axi_gmem   | kernel   | C:/RP-FPGA/cnn_aceler.cpp:102:19 | read      | Widen Fail   |        | VITIS_LOOP_100_2 | C:/RP-FPGA/cnn_aceler.cpp:100:27 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | kernel   | C:/RP-FPGA/cnn_aceler.cpp:102:19 | read      | Inferred     | 9      | VITIS_LOOP_99_1  | C:/RP-FPGA/cnn_aceler.cpp:99:19  |            |                                                                                                       |
+--------------+----------+----------------------------------+-----------+--------------+--------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------+-----+--------+----------------------------+-----------+------------------------+---------+
| Name                                                           | DSP | Pragma | Variable                   | Op        | Impl                   | Latency |
+----------------------------------------------------------------+-----+--------+----------------------------+-----------+------------------------+---------+
| + cnn_accel                                                    | 12  |        |                            |           |                        |         |
|  + Block_entry_proc                                            | 0   |        |                            |           |                        |         |
|   + Block_entry_proc_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2 | 0   |        |                            |           |                        |         |
|     add_ln99_fu_258_p2                                         |     |        | add_ln99                   | add       | fabric                 | 0       |
|     i_fu_264_p3                                                |     |        | i                          | select    | auto_sel               | 0       |
|     add_ln99_1_fu_272_p2                                       |     |        | add_ln99_1                 | add       | fabric                 | 0       |
|     grp_fu_204_p3                                              |     |        | select_ln9932              | select    | auto_sel               | 0       |
|     grp_fu_204_p3                                              |     |        | select_ln99_2              | select    | auto_sel               | 0       |
|     grp_fu_204_p3                                              |     |        | select_ln99_1              | select    | auto_sel               | 0       |
|     add_ln100_fu_331_p2                                        |     |        | add_ln100                  | add       | fabric                 | 0       |
|     j_fu_337_p3                                                |     |        | j                          | select    | auto_sel               | 0       |
|     icmp_ln100_fu_345_p2                                       |     |        | icmp_ln100                 | seteq     | auto                   | 0       |
|     icmp_ln99_fu_351_p2                                        |     |        | icmp_ln99                  | seteq     | auto                   | 0       |
|   + load_input                                                 | 0   |        |                            |           |                        |         |
|    + load_input_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2       | 0   |        |                            |           |                        |         |
|      icmp_ln10_fu_220_p2                                       |     |        | icmp_ln10                  | seteq     | auto                   | 0       |
|      add_ln10_1_fu_226_p2                                      |     |        | add_ln10_1                 | add       | fabric                 | 0       |
|      add_ln10_fu_238_p2                                        |     |        | add_ln10                   | add       | fabric                 | 0       |
|      icmp_ln11_fu_244_p2                                       |     |        | icmp_ln11                  | seteq     | auto                   | 0       |
|      select_ln10_fu_250_p3                                     |     |        | select_ln10                | select    | auto_sel               | 0       |
|      select_ln10_1_fu_258_p3                                   |     |        | select_ln10_1              | select    | auto_sel               | 0       |
|      mul_5ns_7ns_11_1_1_U15                                    |     |        | mul_ln10                   | mul       | auto                   | 0       |
|      urem_5ns_3ns_2_9_1_U14                                    |     |        | urem_ln10                  | urem      | auto                   | 8       |
|      add_ln11_fu_286_p2                                        |     |        | add_ln11                   | add       | fabric                 | 0       |
|  + conv_relu                                                   | 10  |        |                            |           |                        |         |
|    select_ln30_fu_912_p3                                       |     |        | select_ln30                | select    | auto_sel               | 0       |
|    indvars_iv_next14_i_i_mid1_fu_920_p2                        |     |        | indvars_iv_next14_i_i_mid1 | add       | fabric                 | 0       |
|    select_ln30_1_fu_926_p3                                     |     |        | select_ln30_1              | select    | auto_sel               | 0       |
|    i_fu_934_p3                                                 |     |        | i                          | select    | auto_sel               | 0       |
|    mac_muladd_5ns_4ns_4ns_9_4_1_U69                            | 1   |        | mul_ln47                   | mul       | dsp_slice              | 3       |
|    mul_5ns_7ns_11_1_1_U52                                      |     |        | mul_ln30                   | mul       | auto                   | 0       |
|    sub_ln36_fu_1107_p2                                         |     |        | sub_ln36                   | sub       | fabric                 | 0       |
|    urem_5ns_3ns_2_9_1_U50                                      |     |        | urem_ln30                  | urem      | auto                   | 8       |
|    mul_5ns_7ns_11_1_1_U51                                      |     |        | mul2                       | mul       | auto                   | 0       |
|    sub_ln39_fu_1131_p2                                         |     |        | sub_ln39                   | sub       | fabric                 | 0       |
|    empty_fu_1064_p2                                            |     |        | empty                      | add       | fabric                 | 0       |
|    mul_5ns_7ns_11_1_1_U53                                      |     |        | mul_ln31                   | mul       | auto                   | 0       |
|    sub_ln42_fu_1155_p2                                         |     |        | sub_ln42                   | sub       | fabric                 | 0       |
|    add_ln36_1_fu_1164_p2                                       |     |        | add_ln36_1                 | add       | fabric                 | 0       |
|    add_ln39_1_fu_1180_p2                                       |     |        | add_ln39_1                 | add       | fabric                 | 0       |
|    add_ln42_1_fu_1196_p2                                       |     |        | add_ln42_1                 | add       | fabric                 | 0       |
|    mac_muladd_5ns_4ns_4ns_9_4_1_U69                            | 1   |        | add_ln47                   | add       | dsp_slice              | 3       |
|    sparsemux_7_2_16_1_1_U54                                    |     |        | tmp_i                      | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_16_1_1_U55                                    |     |        | tmp_1_i                    | sparsemux | onehotencoding_realdef | 0       |
|    select_ln36_fu_1358_p3                                      |     |        | select_ln36                | select    | auto_sel               | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U60                          | 1   |        | mul_ln36                   | mul       | dsp_slice              | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U60                          | 1   |        | add_ln36                   | add       | dsp_slice              | 3       |
|    j_fu_962_p2                                                 |     |        | j                          | add       | fabric                 | 0       |
|    add_ln37_2_fu_1215_p2                                       |     |        | add_ln37_2                 | add       | fabric                 | 0       |
|    add_ln40_1_fu_1231_p2                                       |     |        | add_ln40_1                 | add       | fabric                 | 0       |
|    add_ln43_1_fu_1247_p2                                       |     |        | add_ln43_1                 | add       | fabric                 | 0       |
|    sparsemux_7_2_16_1_1_U44                                    |     |        | tmp_3_i                    | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_16_1_1_U45                                    |     |        | tmp_4_i                    | sparsemux | onehotencoding_realdef | 0       |
|    select_ln37_fu_1365_p3                                      |     |        | select_ln37                | select    | auto_sel               | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U61                          | 1   |        | mul_ln37                   | mul       | dsp_slice              | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U61                          | 1   |        | add_ln37_1                 | add       | dsp_slice              | 3       |
|    add_ln38_fu_1263_p2                                         |     |        | add_ln38                   | add       | fabric                 | 0       |
|    add_ln38_2_fu_1272_p2                                       |     |        | add_ln38_2                 | add       | fabric                 | 0       |
|    add_ln41_1_fu_1288_p2                                       |     |        | add_ln41_1                 | add       | fabric                 | 0       |
|    add_ln44_1_fu_1304_p2                                       |     |        | add_ln44_1                 | add       | fabric                 | 0       |
|    sparsemux_7_2_16_1_1_U44                                    |     |        | tmp_6_i                    | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_16_1_1_U45                                    |     |        | tmp_7_i                    | sparsemux | onehotencoding_realdef | 0       |
|    select_ln38_fu_1372_p3                                      |     |        | select_ln38                | select    | auto_sel               | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U62                          | 1   |        | mul_ln38                   | mul       | dsp_slice              | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U62                          | 1   |        | add_ln38_1                 | add       | dsp_slice              | 3       |
|    sparsemux_7_2_16_1_1_U56                                    |     |        | tmp_9_i                    | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_16_1_1_U57                                    |     |        | tmp_i_25                   | sparsemux | onehotencoding_realdef | 0       |
|    select_ln39_fu_1417_p3                                      |     |        | select_ln39                | select    | auto_sel               | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U63                          | 1   |        | mul_ln39                   | mul       | dsp_slice              | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U63                          | 1   |        | add_ln39                   | add       | dsp_slice              | 3       |
|    sparsemux_7_2_16_1_1_U46                                    |     |        | tmp_2_i                    | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_16_1_1_U47                                    |     |        | tmp_5_i                    | sparsemux | onehotencoding_realdef | 0       |
|    select_ln40_fu_1424_p3                                      |     |        | select_ln40                | select    | auto_sel               | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U64                          | 1   |        | mul_ln40                   | mul       | dsp_slice              | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U64                          | 1   |        | add_ln40                   | add       | dsp_slice              | 3       |
|    sparsemux_7_2_16_1_1_U46                                    |     |        | tmp_8_i                    | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_16_1_1_U47                                    |     |        | tmp_10_i                   | sparsemux | onehotencoding_realdef | 0       |
|    select_ln41_fu_1431_p3                                      |     |        | select_ln41                | select    | auto_sel               | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U65                          | 1   |        | mul_ln41                   | mul       | dsp_slice              | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U65                          | 1   |        | add_ln41                   | add       | dsp_slice              | 3       |
|    sparsemux_7_2_16_1_1_U58                                    |     |        | tmp_11_i                   | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_16_1_1_U59                                    |     |        | tmp_12_i                   | sparsemux | onehotencoding_realdef | 0       |
|    select_ln42_fu_1476_p3                                      |     |        | select_ln42                | select    | auto_sel               | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U66                          | 1   |        | mul_ln42                   | mul       | dsp_slice              | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U66                          | 1   |        | add_ln42                   | add       | dsp_slice              | 3       |
|    sparsemux_7_2_16_1_1_U48                                    |     |        | tmp_13_i                   | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_16_1_1_U49                                    |     |        | tmp_14_i                   | sparsemux | onehotencoding_realdef | 0       |
|    select_ln43_fu_1483_p3                                      |     |        | select_ln43                | select    | auto_sel               | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U67                          | 1   |        | mul_ln43                   | mul       | dsp_slice              | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U67                          | 1   |        | add_ln43                   | add       | dsp_slice              | 3       |
|    sparsemux_7_2_16_1_1_U48                                    |     |        | tmp_15_i                   | sparsemux | onehotencoding_realdef | 0       |
|    sparsemux_7_2_16_1_1_U49                                    |     |        | tmp_16_i                   | sparsemux | onehotencoding_realdef | 0       |
|    select_ln44_fu_1490_p3                                      |     |        | select_ln44                | select    | auto_sel               | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U68                          | 1   |        | mul_ln44                   | mul       | dsp_slice              | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U68                          | 1   |        | add_ln44                   | add       | dsp_slice              | 3       |
|    icmp_ln47_fu_1684_p2                                        |     |        | icmp_ln47                  | setgt     | auto                   | 0       |
|    select_ln47_fu_1690_p3                                      |     |        | select_ln47                | select    | auto_sel               | 0       |
|    add_ln30_fu_978_p2                                          |     |        | add_ln30                   | add       | fabric                 | 0       |
|    indvars_iv_next14_i_i_fu_984_p2                             |     |        | indvars_iv_next14_i_i      | add       | fabric                 | 0       |
|    icmp_ln31_fu_990_p2                                         |     |        | icmp_ln31                  | seteq     | auto                   | 0       |
|    icmp_ln30_fu_996_p2                                         |     |        | icmp_ln30                  | seteq     | auto                   | 0       |
|  + maxpool                                                     | 2   |        |                            |           |                        |         |
|    add_ln61_fu_220_p2                                          |     |        | add_ln61                   | add       | fabric                 | 0       |
|    select_ln61_fu_226_p3                                       |     |        | select_ln61                | select    | auto_sel               | 0       |
|    i_fu_234_p3                                                 |     |        | i                          | select    | auto_sel               | 0       |
|    mac_muladd_5ns_4ns_4ns_9_4_1_U93                            | 1   |        | mul_ln64                   | mul       | dsp_slice              | 3       |
|    mac_muladd_5ns_4ns_4ns_9_4_1_U94                            | 1   |        | mul_ln67                   | mul       | dsp_slice              | 3       |
|    mac_muladd_5ns_4ns_4ns_9_4_1_U93                            | 1   |        | add_ln64                   | add       | dsp_slice              | 3       |
|    mac_muladd_5ns_4ns_4ns_9_4_1_U94                            | 1   |        | add_ln67                   | add       | dsp_slice              | 3       |
|    icmp_ln66_fu_352_p2                                         |     |        | icmp_ln66                  | setgt     | auto                   | 0       |
|    maxv_1_fu_358_p3                                            |     |        | maxv_1                     | select    | auto_sel               | 0       |
|    icmp_ln67_fu_366_p2                                         |     |        | icmp_ln67                  | setgt     | auto                   | 0       |
|    maxv_3_fu_370_p3                                            |     |        | maxv_3                     | select    | auto_sel               | 0       |
|    icmp_ln68_fu_376_p2                                         |     |        | icmp_ln68                  | setgt     | auto                   | 0       |
|    maxv_4_fu_381_p3                                            |     |        | maxv_4                     | select    | auto_sel               | 0       |
|    j_fu_266_p2                                                 |     |        | j                          | add       | fabric                 | 0       |
|    add_ln61_1_fu_272_p2                                        |     |        | add_ln61_1                 | add       | fabric                 | 0       |
|    icmp_ln62_fu_278_p2                                         |     |        | icmp_ln62                  | seteq     | auto                   | 0       |
|    icmp_ln61_fu_284_p2                                         |     |        | icmp_ln61                  | seteq     | auto                   | 0       |
+----------------------------------------------------------------+-----+--------+----------------------------+-----------+------------------------+---------+


================================================================
== Storage Report
================================================================
+-----------------------------------------------------------------------------------------+----------------+-------------+------+------+--------+-------------------------------------------------------------------------------------+------+---------+------------------+
| Name                                                                                    | Usage          | Type        | BRAM | URAM | Pragma | Variable                                                                            | Impl | Latency | Bitwidth, Depth, |
|                                                                                         |                |             |      |      |        |                                                                                     |      |         | Banks            |
+-----------------------------------------------------------------------------------------+----------------+-------------+------+------+--------+-------------------------------------------------------------------------------------+------+---------+------------------+
| + cnn_accel                                                                             |                |             | 18   | 0    |        |                                                                                     |      |         |                  |
|   control_s_axi_U                                                                       | interface      | s_axilite   |      |      |        |                                                                                     |      |         |                  |
|   gmem_m_axi_U                                                                          | interface      | m_axi       | 2    |      |        |                                                                                     |      |         |                  |
|   output_r_c_U                                                                          | fifo channel   | scalar prop |      |      |        | output_r_c                                                                          | srl  | 0       | 64, 4, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_U | ram_2p channel | pipo        | 1    |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5 | auto | 1       | 16, 140, 2       |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_U | ram_2p channel | pipo        | 1    |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4 | auto | 1       | 16, 140, 2       |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_U | ram_2p channel | pipo        | 1    |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3 | auto | 1       | 16, 140, 2       |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_U | ram_2p channel | pipo        | 1    |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2 | auto | 1       | 16, 140, 2       |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_U | ram_2p channel | pipo        | 1    |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1 | auto | 1       | 16, 140, 2       |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_U   | ram_2p channel | pipo        | 1    |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input   | auto | 1       | 16, 140, 2       |
|   p_loc_channel_U                                                                       | fifo channel   | task level  |      |      |        | p_loc_channel                                                                       | srl  | 0       | 16, 2, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_U   | fifo channel   | task level  |      |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern   | srl  | 0       | 16, 2, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_1_U | fifo channel   | task level  |      |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_1 | srl  | 0       | 16, 2, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_2_U | fifo channel   | task level  |      |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_2 | srl  | 0       | 16, 2, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_3_U | fifo channel   | task level  |      |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_3 | srl  | 0       | 16, 2, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_4_U | fifo channel   | task level  |      |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_4 | srl  | 0       | 16, 2, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_5_U | fifo channel   | task level  |      |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_5 | srl  | 0       | 16, 2, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_6_U | fifo channel   | task level  |      |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_6 | srl  | 0       | 16, 2, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_7_U | fifo channel   | task level  |      |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_7 | srl  | 0       | 16, 2, 1         |
|   p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_8_U | fifo channel   | task level  |      |      |        | p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_8 | srl  | 0       | 16, 2, 1         |
|   cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_U                 | ram_2p channel | pipo        | 1    |      |        | cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1                 | auto | 1       | 15, 338, 2       |
|   cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_U                   | ram_2p channel | pipo        | 1    |      |        | cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf                   | auto | 1       | 15, 338, 2       |
+-----------------------------------------------------------------------------------------+----------------+-------------+------+------+--------+-------------------------------------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                        | Messages                                                                                                                                                                           |
+----------+---------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DATAFLOW |         | ../../../RP-FPGA/cnn_aceler.cpp:90 in cnn_accel | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Inferred Pragmas
+-----------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
| Type            | Options                                                                                                                 | Location                                                                                                                                                                                                                                                                         | Inferred From                               |
+-----------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
| ARRAY_PARTITION | dim=2 type=cyclic factor=2 variable=_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E8conv_buf | variable cnn_accel(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)::conv_buf in cnn_accel ../../../RP-FPGA/cnn_aceler.cpp:93 | pipeline ../../../RP-FPGA/cnn_aceler.cpp:63 |
+-----------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------+-------------------------------------------------------------+
| Type            | Options                                 | Location                                                    |
+-----------------+-----------------------------------------+-------------------------------------------------------------+
| INLINE          | off                                     | ../../../RP-FPGA/cnn_aceler.cpp:7 in load_input             |
| ARRAY_PARTITION | variable=buf cyclic factor=2 dim=2      | ../../../RP-FPGA/cnn_aceler.cpp:8 in load_input, buf        |
| PIPELINE        | ii=1                                    | ../../../RP-FPGA/cnn_aceler.cpp:12 in load_input            |
| INLINE          | off                                     | ../../../RP-FPGA/cnn_aceler.cpp:27 in conv_relu             |
| ARRAY_PARTITION | variable=k complete dim=0               | ../../../RP-FPGA/cnn_aceler.cpp:28 in conv_relu, k          |
| PIPELINE        | ii=1                                    | ../../../RP-FPGA/cnn_aceler.cpp:32 in conv_relu             |
| INLINE          | off                                     | ../../../RP-FPGA/cnn_aceler.cpp:59 in maxpool               |
| PIPELINE        | ii=1                                    | ../../../RP-FPGA/cnn_aceler.cpp:63 in maxpool               |
| INTERFACE       | m_axi port=input bundle=gmem depth=784  | ../../../RP-FPGA/cnn_aceler.cpp:84 in cnn_accel, input      |
| INTERFACE       | m_axi port=kernel bundle=gmem depth=9   | ../../../RP-FPGA/cnn_aceler.cpp:85 in cnn_accel, kernel     |
| INTERFACE       | m_axi port=bias bundle=gmem depth=1     | ../../../RP-FPGA/cnn_aceler.cpp:86 in cnn_accel, bias       |
| INTERFACE       | m_axi port=output bundle=gmem depth=169 | ../../../RP-FPGA/cnn_aceler.cpp:87 in cnn_accel, output     |
| INTERFACE       | s_axilite port=return                   | ../../../RP-FPGA/cnn_aceler.cpp:89 in cnn_accel, return     |
| ARRAY_PARTITION | variable=kernel_buf complete dim=0      | ../../../RP-FPGA/cnn_aceler.cpp:96 in cnn_accel, kernel_buf |
| PIPELINE        |                                         | ../../../RP-FPGA/cnn_aceler.cpp:101 in cnn_accel            |
+-----------------+-----------------------------------------+-------------------------------------------------------------+


