\hypertarget{struct_core_debug___type}{}\section{Core\+Debug\+\_\+\+Type Struct Reference}
\label{struct_core_debug___type}\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}


Structure type to access the Core Debug Register (Core\+Debug).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_core_debug___type_a25c14c022c73a725a1736e903431095d}{D\+H\+C\+SR}
\item 
\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_core_debug___type_afefa84bce7497652353a1b76d405d983}{D\+C\+R\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_core_debug___type_ab8f4bb076402b61f7be6308075a789c9}{D\+C\+R\+DR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_core_debug___type_a5cdd51dbe3ebb7041880714430edd52d}{D\+E\+M\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Core Debug Register (Core\+Debug). 

\subsection{Member Data Documentation}
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+C\+R\+DR@{D\+C\+R\+DR}}
\index{D\+C\+R\+DR@{D\+C\+R\+DR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+R\+DR}{DCRDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+C\+R\+DR}\hypertarget{struct_core_debug___type_ab8f4bb076402b61f7be6308075a789c9}{}\label{struct_core_debug___type_ab8f4bb076402b61f7be6308075a789c9}
Offset\+: 0x008 (R/W) Debug Core Register Data Register \index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+C\+R\+SR@{D\+C\+R\+SR}}
\index{D\+C\+R\+SR@{D\+C\+R\+SR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+C\+R\+SR}{DCRSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+C\+R\+SR}\hypertarget{struct_core_debug___type_afefa84bce7497652353a1b76d405d983}{}\label{struct_core_debug___type_afefa84bce7497652353a1b76d405d983}
Offset\+: 0x004 ( /W) Debug Core Register Selector Register \index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+E\+M\+CR@{D\+E\+M\+CR}}
\index{D\+E\+M\+CR@{D\+E\+M\+CR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+E\+M\+CR}{DEMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+E\+M\+CR}\hypertarget{struct_core_debug___type_a5cdd51dbe3ebb7041880714430edd52d}{}\label{struct_core_debug___type_a5cdd51dbe3ebb7041880714430edd52d}
Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register \index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+H\+C\+SR@{D\+H\+C\+SR}}
\index{D\+H\+C\+SR@{D\+H\+C\+SR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+H\+C\+SR}{DHCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+H\+C\+SR}\hypertarget{struct_core_debug___type_a25c14c022c73a725a1736e903431095d}{}\label{struct_core_debug___type_a25c14c022c73a725a1736e903431095d}
Offset\+: 0x000 (R/W) Debug Halting Control and Status Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\end{DoxyCompactItemize}
