static void\r\nF_1 ( unsigned int V_1 )\r\n{\r\nint V_2 = ( V_1 >> 8 ) & ( V_3 - 1 ) ;\r\nint V_4 = ( V_1 >> 6 ) & ( V_5 - 1 ) ;\r\nT_1 * V_6 ;\r\nvolatile unsigned long * V_7 ;\r\nif ( ! F_2 ( V_2 , V_4 ) ) {\r\nif ( ! V_8 ) {\r\nF_3 ( V_9 L_1\r\nL_2\r\nL_3 ,\r\nV_1 , V_4 , V_2 ) ;\r\n}\r\nreturn;\r\n}\r\nV_6 = F_4 ( V_2 , V_4 ) ;\r\nV_7 = ( unsigned long * ) & V_6 -> V_10 [ 0 ] . V_11 ;\r\n* V_7 = V_12 [ V_2 * V_5 + V_4 ] ;\r\nF_5 () ;\r\n* V_7 ;\r\n}\r\nstatic void T_2\r\nF_6 ( void )\r\n{\r\n#if 0\r\nregister wildfire_pca * pca = WILDFIRE_pca(0, 0);\r\nvolatile unsigned long * enable0, * enable1, * enable2, *enable3;\r\nvolatile unsigned long * target0, * target1, * target2, *target3;\r\nenable0 = (unsigned long *) &pca->pca_int[0].enable;\r\nenable1 = (unsigned long *) &pca->pca_int[1].enable;\r\nenable2 = (unsigned long *) &pca->pca_int[2].enable;\r\nenable3 = (unsigned long *) &pca->pca_int[3].enable;\r\ntarget0 = (unsigned long *) &pca->pca_int[0].target;\r\ntarget1 = (unsigned long *) &pca->pca_int[1].target;\r\ntarget2 = (unsigned long *) &pca->pca_int[2].target;\r\ntarget3 = (unsigned long *) &pca->pca_int[3].target;\r\n*enable0 = *enable1 = *enable2 = *enable3 = 0;\r\n*target0 = (1UL<<8) | WILDFIRE_QBB(0);\r\n*target1 = *target2 = *target3 = 0;\r\nmb();\r\n*enable0; *enable1; *enable2; *enable3;\r\n*target0; *target1; *target2; *target3;\r\n#else\r\nint V_13 ;\r\nV_8 = 1 ;\r\nfor ( V_13 = 0 ; V_13 < V_14 ; V_13 += V_15 )\r\nF_1 ( V_13 ) ;\r\nV_8 = 0 ;\r\n#endif\r\n}\r\nstatic void\r\nF_7 ( struct V_16 * V_17 )\r\n{\r\nunsigned int V_1 = V_17 -> V_1 ;\r\nif ( V_1 < 16 )\r\nF_8 ( V_17 ) ;\r\nF_9 ( & V_18 ) ;\r\nF_10 ( V_1 , & V_12 ) ;\r\nF_1 ( V_1 ) ;\r\nF_11 ( & V_18 ) ;\r\n}\r\nstatic void\r\nF_12 ( struct V_16 * V_17 )\r\n{\r\nunsigned int V_1 = V_17 -> V_1 ;\r\nif ( V_1 < 16 )\r\nF_13 ( V_17 ) ;\r\nF_9 ( & V_18 ) ;\r\nF_14 ( V_1 , & V_12 ) ;\r\nF_1 ( V_1 ) ;\r\nF_11 ( & V_18 ) ;\r\n}\r\nstatic void\r\nF_15 ( struct V_16 * V_17 )\r\n{\r\nunsigned int V_1 = V_17 -> V_1 ;\r\nif ( V_1 < 16 )\r\nF_16 ( V_17 ) ;\r\nF_9 ( & V_18 ) ;\r\nF_14 ( V_1 , & V_12 ) ;\r\nF_1 ( V_1 ) ;\r\nF_11 ( & V_18 ) ;\r\n}\r\nstatic void T_2\r\nF_17 ( int V_2 , int V_4 )\r\n{\r\nint V_13 , V_19 ;\r\nstatic struct V_20 V_21 = {\r\n. V_22 = V_23 ,\r\n. V_24 = L_4 ,\r\n} ;\r\nV_19 = V_2 * ( V_5 * V_15 )\r\n+ V_4 * V_15 ;\r\n#if 0\r\nunsigned long io_bias;\r\nio_bias = WILDFIRE_IO(qbbno, pcano<<1) - WILDFIRE_IO_BIAS;\r\noutb(0, DMA1_RESET_REG + io_bias);\r\noutb(0, DMA2_RESET_REG + io_bias);\r\noutb(DMA_MODE_CASCADE, DMA2_MODE_REG + io_bias);\r\noutb(0, DMA2_MASK_REG + io_bias);\r\n#endif\r\n#if 0\r\ninit_i8259a_irqs();\r\n#endif\r\nfor ( V_13 = 0 ; V_13 < 16 ; ++ V_13 ) {\r\nif ( V_13 == 2 )\r\ncontinue;\r\nF_18 ( V_13 + V_19 , & V_25 ,\r\nV_26 ) ;\r\nF_19 ( V_13 + V_19 , V_27 ) ;\r\n}\r\nF_18 ( 36 + V_19 , & V_25 ,\r\nV_26 ) ;\r\nF_19 ( 36 + V_19 , V_27 ) ;\r\nfor ( V_13 = 40 ; V_13 < 64 ; ++ V_13 ) {\r\nF_18 ( V_13 + V_19 , & V_25 ,\r\nV_26 ) ;\r\nF_19 ( V_13 + V_19 , V_27 ) ;\r\n}\r\nF_20 ( 32 + V_19 , & V_21 ) ;\r\n}\r\nstatic void T_2\r\nF_21 ( void )\r\n{\r\nint V_2 , V_4 ;\r\n#if 1\r\nF_6 () ;\r\nF_22 () ;\r\n#endif\r\nfor ( V_2 = 0 ; V_2 < V_3 ; V_2 ++ ) {\r\nif ( F_23 ( V_2 ) ) {\r\nfor ( V_4 = 0 ; V_4 < V_5 ; V_4 ++ ) {\r\nif ( F_2 ( V_2 , V_4 ) ) {\r\nF_17 ( V_2 , V_4 ) ;\r\n}\r\n}\r\n}\r\n}\r\n}\r\nstatic void\r\nF_24 ( unsigned long V_28 )\r\n{\r\nint V_1 ;\r\nV_1 = ( V_28 - 0x800 ) >> 4 ;\r\nF_25 ( V_1 ) ;\r\nreturn;\r\n}\r\nstatic int T_2\r\nF_26 ( const struct V_29 * V_30 , T_3 V_31 , T_3 V_32 )\r\n{\r\nstatic char V_33 [ 8 ] [ 5 ] V_34 = {\r\n{ - 1 , - 1 , - 1 , - 1 , - 1 } ,\r\n{ 36 , 36 , 36 + 1 , 36 + 2 , 36 + 3 } ,\r\n{ 40 , 40 , 40 + 1 , 40 + 2 , 40 + 3 } ,\r\n{ 44 , 44 , 44 + 1 , 44 + 2 , 44 + 3 } ,\r\n{ 48 , 48 , 48 + 1 , 48 + 2 , 48 + 3 } ,\r\n{ 52 , 52 , 52 + 1 , 52 + 2 , 52 + 3 } ,\r\n{ 56 , 56 , 56 + 1 , 56 + 2 , 56 + 3 } ,\r\n{ 60 , 60 , 60 + 1 , 60 + 2 , 60 + 3 } ,\r\n} ;\r\nlong V_35 = 0 , V_36 = 7 , V_37 = 5 ;\r\nstruct V_38 * V_39 = V_30 -> V_40 ;\r\nint V_1 = V_41 ;\r\nif ( V_1 > 0 ) {\r\nint V_2 = V_39 -> V_42 >> 3 ;\r\nint V_4 = ( V_39 -> V_42 >> 1 ) & 3 ;\r\nV_1 += ( V_2 << 8 ) + ( V_4 << 6 ) ;\r\n}\r\nreturn V_1 ;\r\n}
