// Seed: 3089815344
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  parameter id_3 = ((1'b0)) & -1'h0 + -1;
  assign module_1.type_0 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd8
) (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_0 = id_3;
  defparam id_6 = -1;
  assign id_2 = id_1;
endmodule
module module_2 #(
    parameter id_5 = 32'd88
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  defparam id_5 = -1;
  final if (-1);
  assign module_3.id_13 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = id_1[-1] * id_14;
  module_2 modCall_1 (
      id_6,
      id_11,
      id_15
  );
  assign id_13 = -1'b0;
endmodule
