arch                     	circuit  	script_params                                                                                   	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                	vpr_compiled       	hostname 	rundir                                                                                                                                                                                                                                                                  	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar            	20.70                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_calc_method/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar            	768472     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.43     	338                  	2.04      	0.00             	6.42475       	-70.0057            	-6.42475            	6.42475                                                      	0.000200496                      	0.000160581          	0.0188988                       	0.0153899           	18            	790              	16                                    	0                     	0                    	88905.3                          	1010.29                             	0.43                     	0.0561867                                	0.0480067                    	639                        	12                               	269                        	1020                              	106260                     	54300                    	6.98692            	6.98692                                           	-75.0776 	-6.98692 	0       	0       	114811.                     	1304.67                        	0.04                	0.0151667                           	0.0141682               
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar   	20.14                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_calc_method/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar   	768672     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.47     	332                  	2.02      	0.00             	6.5579        	-69.9738            	-6.5579             	6.5579                                                       	0.000200406                      	0.000153964          	0.0193001                       	0.0156624           	16            	871              	17                                    	0                     	0                    	80336.7                          	912.917                             	0.53                     	0.0590304                                	0.0503817                    	718                        	14                               	322                        	1131                              	133881                     	69813                    	7.11693            	7.11693                                           	-77.5537 	-7.11693 	0       	0       	100211.                     	1138.76                        	0.05                	0.0156472                           	0.0145533               
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra         	19.88                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_calc_method/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra         	768544     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.41     	347                  	2.41      	0.00             	6.26392       	-68.7055            	-6.26392            	6.26392                                                      	0.000183855                      	0.000141006          	0.0183151                       	0.01484             	16            	889              	21                                    	0                     	0                    	80336.7                          	912.917                             	0.51                     	0.0582436                                	0.0496632                    	727                        	14                               	387                        	1575                              	164654                     	85947                    	6.94009            	6.94009                                           	-77.0502 	-6.94009 	0       	0       	100211.                     	1138.76                        	0.04                	0.0135522                           	0.0125777               
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	20.31                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-2557-g58d57ce48	release IPO VTR_ASSERT_LEVEL=3	GNU 7.5.0 on Linux-4.15.0-112-generic x86_64	2020-09-03T01:11:22	119-201-1	/mnt/comparison_results/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_calc_method/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	768584     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.43     	349                  	2.53      	0.00             	6.58215       	-68.9146            	-6.58215            	6.58215                                                      	0.000175394                      	0.000139893          	0.0171825                       	0.013961            	28            	680              	15                                    	0                     	0                    	134307.                          	1526.22                             	0.38                     	0.0540425                                	0.0463507                    	555                        	12                               	233                        	818                               	105815                     	48725                    	6.96661            	6.96661                                           	-73.0028 	-6.96661 	0       	0       	173484.                     	1971.41                        	0.03                	0.0133279                           	0.0124768               
