static void __init rk3368_clk_init(struct device_node *np)\r\n{\r\nstruct rockchip_clk_provider *ctx;\r\nvoid __iomem *reg_base;\r\nstruct clk *clk;\r\nreg_base = of_iomap(np, 0);\r\nif (!reg_base) {\r\npr_err("%s: could not map cru region\n", __func__);\r\nreturn;\r\n}\r\nctx = rockchip_clk_init(np, reg_base, CLK_NR_CLKS);\r\nif (IS_ERR(ctx)) {\r\npr_err("%s: rockchip clk init failed\n", __func__);\r\niounmap(reg_base);\r\nreturn;\r\n}\r\nclk = clk_register_fixed_factor(NULL, "pclk_wdt", "pclk_pd_alive", 0, 1, 1);\r\nif (IS_ERR(clk))\r\npr_warn("%s: could not register clock pclk_wdt: %ld\n",\r\n__func__, PTR_ERR(clk));\r\nelse\r\nrockchip_clk_add_lookup(ctx, clk, PCLK_WDT);\r\nrockchip_clk_register_plls(ctx, rk3368_pll_clks,\r\nARRAY_SIZE(rk3368_pll_clks),\r\nRK3368_GRF_SOC_STATUS0);\r\nrockchip_clk_register_branches(ctx, rk3368_clk_branches,\r\nARRAY_SIZE(rk3368_clk_branches));\r\nrockchip_clk_protect_critical(rk3368_critical_clocks,\r\nARRAY_SIZE(rk3368_critical_clocks));\r\nrockchip_clk_register_armclk(ctx, ARMCLKB, "armclkb",\r\nmux_armclkb_p, ARRAY_SIZE(mux_armclkb_p),\r\n&rk3368_cpuclkb_data, rk3368_cpuclkb_rates,\r\nARRAY_SIZE(rk3368_cpuclkb_rates));\r\nrockchip_clk_register_armclk(ctx, ARMCLKL, "armclkl",\r\nmux_armclkl_p, ARRAY_SIZE(mux_armclkl_p),\r\n&rk3368_cpuclkl_data, rk3368_cpuclkl_rates,\r\nARRAY_SIZE(rk3368_cpuclkl_rates));\r\nrockchip_register_softrst(np, 15, reg_base + RK3368_SOFTRST_CON(0),\r\nROCKCHIP_SOFTRST_HIWORD_MASK);\r\nrockchip_register_restart_notifier(ctx, RK3368_GLB_SRST_FST, NULL);\r\nrockchip_clk_of_add_provider(np, ctx);\r\n}
