// Seed: 1769011484
module module_0 #(
    parameter id_1 = 32'd88,
    parameter id_4 = 32'd79
) ();
  wire _id_1;
  wand [-1  ==  id_1 : -1] id_2;
  assign module_1.id_2 = 0;
  logic id_3 = id_3;
  parameter id_4 = 1;
  assign id_3 = -1 == -1;
  wire id_5;
  assign id_3 = 1'b0;
  assign id_2 = 1;
  defparam id_4.id_4 = -1 - 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output logic id_3
);
  always @(id_1 - 1 or -1) id_3 <= #id_0 id_1;
  module_0 modCall_1 ();
endmodule
