$comment
	File created using the following command:
		vcd file Registradores.msim.vcd -direction
$end
$date
	Sun Nov 24 19:08:20 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module registradores_vhd_vec_tst $end
$var wire 1 ! EndRegWrite [3] $end
$var wire 1 " EndRegWrite [2] $end
$var wire 1 # EndRegWrite [1] $end
$var wire 1 $ EndRegWrite [0] $end
$var wire 1 % ReadReg1 [3] $end
$var wire 1 & ReadReg1 [2] $end
$var wire 1 ' ReadReg1 [1] $end
$var wire 1 ( ReadReg1 [0] $end
$var wire 1 ) ReadReg2 [3] $end
$var wire 1 * ReadReg2 [2] $end
$var wire 1 + ReadReg2 [1] $end
$var wire 1 , ReadReg2 [0] $end
$var wire 1 - RegA [7] $end
$var wire 1 . RegA [6] $end
$var wire 1 / RegA [5] $end
$var wire 1 0 RegA [4] $end
$var wire 1 1 RegA [3] $end
$var wire 1 2 RegA [2] $end
$var wire 1 3 RegA [1] $end
$var wire 1 4 RegA [0] $end
$var wire 1 5 RegB [7] $end
$var wire 1 6 RegB [6] $end
$var wire 1 7 RegB [5] $end
$var wire 1 8 RegB [4] $end
$var wire 1 9 RegB [3] $end
$var wire 1 : RegB [2] $end
$var wire 1 ; RegB [1] $end
$var wire 1 < RegB [0] $end
$var wire 1 = RegWrite $end
$var wire 1 > WriteData [7] $end
$var wire 1 ? WriteData [6] $end
$var wire 1 @ WriteData [5] $end
$var wire 1 A WriteData [4] $end
$var wire 1 B WriteData [3] $end
$var wire 1 C WriteData [2] $end
$var wire 1 D WriteData [1] $end
$var wire 1 E WriteData [0] $end

$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var wire 1 I devoe $end
$var wire 1 J devclrn $end
$var wire 1 K devpor $end
$var wire 1 L ww_devoe $end
$var wire 1 M ww_devclrn $end
$var wire 1 N ww_devpor $end
$var wire 1 O ww_RegWrite $end
$var wire 1 P ww_RegA [7] $end
$var wire 1 Q ww_RegA [6] $end
$var wire 1 R ww_RegA [5] $end
$var wire 1 S ww_RegA [4] $end
$var wire 1 T ww_RegA [3] $end
$var wire 1 U ww_RegA [2] $end
$var wire 1 V ww_RegA [1] $end
$var wire 1 W ww_RegA [0] $end
$var wire 1 X ww_RegB [7] $end
$var wire 1 Y ww_RegB [6] $end
$var wire 1 Z ww_RegB [5] $end
$var wire 1 [ ww_RegB [4] $end
$var wire 1 \ ww_RegB [3] $end
$var wire 1 ] ww_RegB [2] $end
$var wire 1 ^ ww_RegB [1] $end
$var wire 1 _ ww_RegB [0] $end
$var wire 1 ` ww_WriteData [7] $end
$var wire 1 a ww_WriteData [6] $end
$var wire 1 b ww_WriteData [5] $end
$var wire 1 c ww_WriteData [4] $end
$var wire 1 d ww_WriteData [3] $end
$var wire 1 e ww_WriteData [2] $end
$var wire 1 f ww_WriteData [1] $end
$var wire 1 g ww_WriteData [0] $end
$var wire 1 h ww_EndRegWrite [3] $end
$var wire 1 i ww_EndRegWrite [2] $end
$var wire 1 j ww_EndRegWrite [1] $end
$var wire 1 k ww_EndRegWrite [0] $end
$var wire 1 l ww_ReadReg1 [3] $end
$var wire 1 m ww_ReadReg1 [2] $end
$var wire 1 n ww_ReadReg1 [1] $end
$var wire 1 o ww_ReadReg1 [0] $end
$var wire 1 p ww_ReadReg2 [3] $end
$var wire 1 q ww_ReadReg2 [2] $end
$var wire 1 r ww_ReadReg2 [1] $end
$var wire 1 s ww_ReadReg2 [0] $end
$var wire 1 t \EndRegWrite[3]~input_o\ $end
$var wire 1 u \ReadReg1[3]~input_o\ $end
$var wire 1 v \ReadReg2[3]~input_o\ $end
$var wire 1 w \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 x \RegWrite~input_o\ $end
$var wire 1 y \RegWrite~inputCLKENA0_outclk\ $end
$var wire 1 z \WriteData[0]~input_o\ $end
$var wire 1 { \Regs~68feeder_combout\ $end
$var wire 1 | \EndRegWrite[0]~input_o\ $end
$var wire 1 } \EndRegWrite[2]~input_o\ $end
$var wire 1 ~ \EndRegWrite[1]~input_o\ $end
$var wire 1 !! \Regs~205_combout\ $end
$var wire 1 "! \Regs~68_q\ $end
$var wire 1 #! \Regs~20feeder_combout\ $end
$var wire 1 $! \Regs~208_combout\ $end
$var wire 1 %! \Regs~20_q\ $end
$var wire 1 &! \ReadReg1[2]~input_o\ $end
$var wire 1 '! \Regs~211_combout\ $end
$var wire 1 (! \Regs~28_q\ $end
$var wire 1 )! \ReadReg1[0]~input_o\ $end
$var wire 1 *! \ReadReg1[1]~input_o\ $end
$var wire 1 +! \Regs~209_combout\ $end
$var wire 1 ,! \Regs~36_q\ $end
$var wire 1 -! \Regs~210_combout\ $end
$var wire 1 .! \Regs~12_q\ $end
$var wire 1 /! \Regs~140_combout\ $end
$var wire 1 0! \Regs~207_combout\ $end
$var wire 1 1! \Regs~60_q\ $end
$var wire 1 2! \Regs~52feeder_combout\ $end
$var wire 1 3! \Regs~204_combout\ $end
$var wire 1 4! \Regs~52_q\ $end
$var wire 1 5! \Regs~206_combout\ $end
$var wire 1 6! \Regs~44_q\ $end
$var wire 1 7! \Regs~76_combout\ $end
$var wire 1 8! \WriteData[1]~input_o\ $end
$var wire 1 9! \Regs~21feeder_combout\ $end
$var wire 1 :! \Regs~21_q\ $end
$var wire 1 ;! \Regs~29_q\ $end
$var wire 1 <! \Regs~37feeder_combout\ $end
$var wire 1 =! \Regs~37_q\ $end
$var wire 1 >! \Regs~13_q\ $end
$var wire 1 ?! \Regs~144_combout\ $end
$var wire 1 @! \Regs~61_q\ $end
$var wire 1 A! \Regs~69feeder_combout\ $end
$var wire 1 B! \Regs~69_q\ $end
$var wire 1 C! \Regs~53feeder_combout\ $end
$var wire 1 D! \Regs~53_q\ $end
$var wire 1 E! \Regs~45_q\ $end
$var wire 1 F! \Regs~80_combout\ $end
$var wire 1 G! \WriteData[2]~input_o\ $end
$var wire 1 H! \Regs~70feeder_combout\ $end
$var wire 1 I! \Regs~70_q\ $end
$var wire 1 J! \Regs~54feeder_combout\ $end
$var wire 1 K! \Regs~54_q\ $end
$var wire 1 L! \Regs~62_q\ $end
$var wire 1 M! \Regs~38feeder_combout\ $end
$var wire 1 N! \Regs~38_q\ $end
$var wire 1 O! \Regs~30_q\ $end
$var wire 1 P! \Regs~22_q\ $end
$var wire 1 Q! \Regs~14_q\ $end
$var wire 1 R! \Regs~148_combout\ $end
$var wire 1 S! \Regs~46_q\ $end
$var wire 1 T! \Regs~84_combout\ $end
$var wire 1 U! \WriteData[3]~input_o\ $end
$var wire 1 V! \Regs~71feeder_combout\ $end
$var wire 1 W! \Regs~71_q\ $end
$var wire 1 X! \Regs~39_q\ $end
$var wire 1 Y! \Regs~31_q\ $end
$var wire 1 Z! \Regs~23_q\ $end
$var wire 1 [! \Regs~15_q\ $end
$var wire 1 \! \Regs~152_combout\ $end
$var wire 1 ]! \Regs~63_q\ $end
$var wire 1 ^! \Regs~55feeder_combout\ $end
$var wire 1 _! \Regs~55_q\ $end
$var wire 1 `! \Regs~47_q\ $end
$var wire 1 a! \Regs~88_combout\ $end
$var wire 1 b! \WriteData[4]~input_o\ $end
$var wire 1 c! \Regs~72_q\ $end
$var wire 1 d! \Regs~56_q\ $end
$var wire 1 e! \Regs~64_q\ $end
$var wire 1 f! \Regs~24feeder_combout\ $end
$var wire 1 g! \Regs~24_q\ $end
$var wire 1 h! \Regs~32_q\ $end
$var wire 1 i! \Regs~40feeder_combout\ $end
$var wire 1 j! \Regs~40_q\ $end
$var wire 1 k! \Regs~16_q\ $end
$var wire 1 l! \Regs~156_combout\ $end
$var wire 1 m! \Regs~48_q\ $end
$var wire 1 n! \Regs~92_combout\ $end
$var wire 1 o! \WriteData[5]~input_o\ $end
$var wire 1 p! \Regs~57_q\ $end
$var wire 1 q! \Regs~65_q\ $end
$var wire 1 r! \Regs~73_q\ $end
$var wire 1 s! \Regs~41_q\ $end
$var wire 1 t! \Regs~33_q\ $end
$var wire 1 u! \Regs~25feeder_combout\ $end
$var wire 1 v! \Regs~25_q\ $end
$var wire 1 w! \Regs~17_q\ $end
$var wire 1 x! \Regs~160_combout\ $end
$var wire 1 y! \Regs~49_q\ $end
$var wire 1 z! \Regs~96_combout\ $end
$var wire 1 {! \WriteData[6]~input_o\ $end
$var wire 1 |! \Regs~74feeder_combout\ $end
$var wire 1 }! \Regs~74_q\ $end
$var wire 1 ~! \Regs~26_q\ $end
$var wire 1 !" \Regs~42_q\ $end
$var wire 1 "" \Regs~34_q\ $end
$var wire 1 #" \Regs~18_q\ $end
$var wire 1 $" \Regs~164_combout\ $end
$var wire 1 %" \Regs~66_q\ $end
$var wire 1 &" \Regs~58feeder_combout\ $end
$var wire 1 '" \Regs~58_q\ $end
$var wire 1 (" \Regs~50_q\ $end
$var wire 1 )" \Regs~100_combout\ $end
$var wire 1 *" \WriteData[7]~input_o\ $end
$var wire 1 +" \Regs~59feeder_combout\ $end
$var wire 1 ," \Regs~59_q\ $end
$var wire 1 -" \Regs~67_q\ $end
$var wire 1 ." \Regs~75feeder_combout\ $end
$var wire 1 /" \Regs~75_q\ $end
$var wire 1 0" \Regs~27_q\ $end
$var wire 1 1" \Regs~35_q\ $end
$var wire 1 2" \Regs~43feeder_combout\ $end
$var wire 1 3" \Regs~43_q\ $end
$var wire 1 4" \Regs~19_q\ $end
$var wire 1 5" \Regs~168_combout\ $end
$var wire 1 6" \Regs~51_q\ $end
$var wire 1 7" \Regs~104_combout\ $end
$var wire 1 8" \ReadReg2[0]~input_o\ $end
$var wire 1 9" \ReadReg2[2]~input_o\ $end
$var wire 1 :" \ReadReg2[1]~input_o\ $end
$var wire 1 ;" \Regs~172_combout\ $end
$var wire 1 <" \Regs~108_combout\ $end
$var wire 1 =" \Regs~176_combout\ $end
$var wire 1 >" \Regs~112_combout\ $end
$var wire 1 ?" \Regs~180_combout\ $end
$var wire 1 @" \Regs~116_combout\ $end
$var wire 1 A" \Regs~184_combout\ $end
$var wire 1 B" \Regs~120_combout\ $end
$var wire 1 C" \Regs~188_combout\ $end
$var wire 1 D" \Regs~124_combout\ $end
$var wire 1 E" \Regs~192_combout\ $end
$var wire 1 F" \Regs~128_combout\ $end
$var wire 1 G" \Regs~196_combout\ $end
$var wire 1 H" \Regs~132_combout\ $end
$var wire 1 I" \Regs~200_combout\ $end
$var wire 1 J" \Regs~136_combout\ $end
$var wire 1 K" \ALT_INV_Regs~69_q\ $end
$var wire 1 L" \ALT_INV_Regs~53_q\ $end
$var wire 1 M" \ALT_INV_Regs~60_q\ $end
$var wire 1 N" \ALT_INV_Regs~44_q\ $end
$var wire 1 O" \ALT_INV_Regs~68_q\ $end
$var wire 1 P" \ALT_INV_Regs~52_q\ $end
$var wire 1 Q" \ALT_INV_Regs~200_combout\ $end
$var wire 1 R" \ALT_INV_Regs~196_combout\ $end
$var wire 1 S" \ALT_INV_Regs~192_combout\ $end
$var wire 1 T" \ALT_INV_Regs~188_combout\ $end
$var wire 1 U" \ALT_INV_Regs~184_combout\ $end
$var wire 1 V" \ALT_INV_Regs~180_combout\ $end
$var wire 1 W" \ALT_INV_Regs~176_combout\ $end
$var wire 1 X" \ALT_INV_Regs~172_combout\ $end
$var wire 1 Y" \ALT_INV_Regs~168_combout\ $end
$var wire 1 Z" \ALT_INV_Regs~164_combout\ $end
$var wire 1 [" \ALT_INV_Regs~160_combout\ $end
$var wire 1 \" \ALT_INV_Regs~156_combout\ $end
$var wire 1 ]" \ALT_INV_Regs~152_combout\ $end
$var wire 1 ^" \ALT_INV_Regs~148_combout\ $end
$var wire 1 _" \ALT_INV_Regs~144_combout\ $end
$var wire 1 `" \ALT_INV_Regs~140_combout\ $end
$var wire 1 a" \ALT_INV_ReadReg2[0]~input_o\ $end
$var wire 1 b" \ALT_INV_WriteData[7]~input_o\ $end
$var wire 1 c" \ALT_INV_WriteData[6]~input_o\ $end
$var wire 1 d" \ALT_INV_WriteData[5]~input_o\ $end
$var wire 1 e" \ALT_INV_WriteData[4]~input_o\ $end
$var wire 1 f" \ALT_INV_WriteData[3]~input_o\ $end
$var wire 1 g" \ALT_INV_WriteData[2]~input_o\ $end
$var wire 1 h" \ALT_INV_WriteData[1]~input_o\ $end
$var wire 1 i" \ALT_INV_ReadReg1[0]~input_o\ $end
$var wire 1 j" \ALT_INV_EndRegWrite[1]~input_o\ $end
$var wire 1 k" \ALT_INV_EndRegWrite[0]~input_o\ $end
$var wire 1 l" \ALT_INV_EndRegWrite[2]~input_o\ $end
$var wire 1 m" \ALT_INV_WriteData[0]~input_o\ $end
$var wire 1 n" \ALT_INV_ReadReg2[1]~input_o\ $end
$var wire 1 o" \ALT_INV_ReadReg2[2]~input_o\ $end
$var wire 1 p" \ALT_INV_ReadReg1[1]~input_o\ $end
$var wire 1 q" \ALT_INV_ReadReg1[2]~input_o\ $end
$var wire 1 r" \ALT_INV_Regs~35_q\ $end
$var wire 1 s" \ALT_INV_Regs~19_q\ $end
$var wire 1 t" \ALT_INV_Regs~43_q\ $end
$var wire 1 u" \ALT_INV_Regs~27_q\ $end
$var wire 1 v" \ALT_INV_Regs~34_q\ $end
$var wire 1 w" \ALT_INV_Regs~18_q\ $end
$var wire 1 x" \ALT_INV_Regs~42_q\ $end
$var wire 1 y" \ALT_INV_Regs~26_q\ $end
$var wire 1 z" \ALT_INV_Regs~33_q\ $end
$var wire 1 {" \ALT_INV_Regs~17_q\ $end
$var wire 1 |" \ALT_INV_Regs~41_q\ $end
$var wire 1 }" \ALT_INV_Regs~25_q\ $end
$var wire 1 ~" \ALT_INV_Regs~32_q\ $end
$var wire 1 !# \ALT_INV_Regs~16_q\ $end
$var wire 1 "# \ALT_INV_Regs~40_q\ $end
$var wire 1 ## \ALT_INV_Regs~24_q\ $end
$var wire 1 $# \ALT_INV_Regs~31_q\ $end
$var wire 1 %# \ALT_INV_Regs~15_q\ $end
$var wire 1 &# \ALT_INV_Regs~39_q\ $end
$var wire 1 '# \ALT_INV_Regs~23_q\ $end
$var wire 1 (# \ALT_INV_Regs~30_q\ $end
$var wire 1 )# \ALT_INV_Regs~14_q\ $end
$var wire 1 *# \ALT_INV_Regs~38_q\ $end
$var wire 1 +# \ALT_INV_Regs~22_q\ $end
$var wire 1 ,# \ALT_INV_Regs~29_q\ $end
$var wire 1 -# \ALT_INV_Regs~13_q\ $end
$var wire 1 .# \ALT_INV_Regs~37_q\ $end
$var wire 1 /# \ALT_INV_Regs~21_q\ $end
$var wire 1 0# \ALT_INV_Regs~28_q\ $end
$var wire 1 1# \ALT_INV_Regs~12_q\ $end
$var wire 1 2# \ALT_INV_Regs~36_q\ $end
$var wire 1 3# \ALT_INV_Regs~20_q\ $end
$var wire 1 4# \ALT_INV_Regs~67_q\ $end
$var wire 1 5# \ALT_INV_Regs~51_q\ $end
$var wire 1 6# \ALT_INV_Regs~75_q\ $end
$var wire 1 7# \ALT_INV_Regs~59_q\ $end
$var wire 1 8# \ALT_INV_Regs~66_q\ $end
$var wire 1 9# \ALT_INV_Regs~50_q\ $end
$var wire 1 :# \ALT_INV_Regs~74_q\ $end
$var wire 1 ;# \ALT_INV_Regs~58_q\ $end
$var wire 1 <# \ALT_INV_Regs~65_q\ $end
$var wire 1 =# \ALT_INV_Regs~49_q\ $end
$var wire 1 ># \ALT_INV_Regs~73_q\ $end
$var wire 1 ?# \ALT_INV_Regs~57_q\ $end
$var wire 1 @# \ALT_INV_Regs~64_q\ $end
$var wire 1 A# \ALT_INV_Regs~48_q\ $end
$var wire 1 B# \ALT_INV_Regs~72_q\ $end
$var wire 1 C# \ALT_INV_Regs~56_q\ $end
$var wire 1 D# \ALT_INV_Regs~63_q\ $end
$var wire 1 E# \ALT_INV_Regs~47_q\ $end
$var wire 1 F# \ALT_INV_Regs~71_q\ $end
$var wire 1 G# \ALT_INV_Regs~55_q\ $end
$var wire 1 H# \ALT_INV_Regs~62_q\ $end
$var wire 1 I# \ALT_INV_Regs~46_q\ $end
$var wire 1 J# \ALT_INV_Regs~70_q\ $end
$var wire 1 K# \ALT_INV_Regs~54_q\ $end
$var wire 1 L# \ALT_INV_Regs~61_q\ $end
$var wire 1 M# \ALT_INV_Regs~45_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
0F
1G
xH
1I
1J
1K
1L
1M
1N
0O
0t
0u
0v
xw
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0>
0?
0@
0A
0B
0C
0D
0E
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
$end
#1000000
