library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rom_module is
    port (
        clock    : in  std_logic;
        address  : in  std_logic_vector(7 downto 0);
        dataout  : out std_logic_vector(7 downto 0)
    );
end entity;

architecture rom_arch of rom_module is
    type rom_type is array (0 to 127) of std_logic_vector(7 downto 0);
    constant ROM : rom_type := (
        0  => x"86",  -- LDA_IMM
        1  => x"AA",
        2  => x"96",  -- STA_DIR
        3  => x"E0",
        4  => x"20",  -- BRA
        5  => x"00",
        others => x"00"
    );
    signal address_int : integer range 0 to 255;
begin
    address_int <= to_integer(unsigned(address));
    
    process(clock)
    begin
        if rising_edge(clock) then
            if address_int <= 127 then
                dataout <= ROM(address_int);
            else
                dataout <= (others => '0');
            end if;
        end if;
    end process;
end architecture;
