INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.srcs/sources_1/new/dataGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.ip_user_files/bd/vgaSystem/ip/vgaSystem_clk_wiz_0_0/vgaSystem_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.ip_user_files/bd/vgaSystem/ip/vgaSystem_clk_wiz_0_0/vgaSystem_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.ip_user_files/bd/vgaSystem/ip/vgaSystem_v_axi4s_vid_out_0_0/sim/vgaSystem_v_axi4s_vid_out_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem_v_axi4s_vid_out_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.ip_user_files/bd/vgaSystem/ip/vgaSystem_xlconstant_0_0/sim/vgaSystem_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.ip_user_files/bd/vgaSystem/ip/vgaSystem_xlslice_0_0/sim/vgaSystem_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.ip_user_files/bd/vgaSystem/ip/vgaSystem_xlslice_0_1/sim/vgaSystem_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.ip_user_files/bd/vgaSystem/ip/vgaSystem_xlslice_1_0/sim/vgaSystem_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.ip_user_files/bd/vgaSystem/ip/vgaSystem_dataGen_0_0/sim/vgaSystem_dataGen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem_dataGen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.ip_user_files/bd/vgaSystem/sim/vgaSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/EmbeddedVGA_Zynq/vgainterface.gen/sources_1/bd/vgaSystem/hdl/vgaSystem_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSystem_wrapper
