// Seed: 530643514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  assign module_1.id_1 = 0;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_15;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_2 = 32'd26
) (
    _id_1
);
  output wire _id_1;
  logic [1 : id_1  |  1 'b0] _id_2;
  ;
  wire id_3 = id_3;
  wor [id_2 : -1] id_4 = ~-1 + 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4
  );
endmodule
