module main
  ports:
    in  clk 1bu
    in  rst 1bu
  signals:
    const_0  const 32bs = 42
    varargs  reg   32bs
  process 0 main (stage=0, sequential)
    block entry
      print "x="%!d(string=const_0)"\n"
      return

