

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_ROW_COL'
================================================================
* Date:           Thu Nov  2 20:33:54 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   571294|   571294|  5.713 ms|  5.713 ms|  571294|  571294|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- IN_ROW_COL  |   571292|   571292|       107|         14|         14|  40800|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 108


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 108
* Pipeline : 1
  Pipeline-0 : II = 14, D = 108, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%ctarget = alloca i32 1"   --->   Operation 110 'alloca' 'ctarget' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 111 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 112 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 113 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten79 = alloca i32 1"   --->   Operation 114 'alloca' 'indvar_flatten79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten79"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten23"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %ctarget"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.4"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.68>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%r_2 = load i3 %r"   --->   Operation 121 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i11 %indvar_flatten23" [src/conv3.cpp:41]   --->   Operation 122 'load' 'indvar_flatten23_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [src/conv3.cpp:39]   --->   Operation 123 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%indvar_flatten79_load = load i16 %indvar_flatten79" [src/conv3.cpp:39]   --->   Operation 124 'load' 'indvar_flatten79_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i_1" [src/conv3.cpp:39]   --->   Operation 125 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0" [src/conv3.cpp:39]   --->   Operation 126 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.76ns)   --->   "%empty = add i8 %tmp_26, i8 %i_cast" [src/conv3.cpp:39]   --->   Operation 127 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.85ns)   --->   "%icmp_ln39 = icmp_eq  i16 %indvar_flatten79_load, i16 40800" [src/conv3.cpp:39]   --->   Operation 128 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.85ns)   --->   "%add_ln39_1 = add i16 %indvar_flatten79_load, i16 1" [src/conv3.cpp:39]   --->   Operation 129 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc62, void %RELU.0.i.preheader.exitStub" [src/conv3.cpp:39]   --->   Operation 130 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%ctarget_load = load i8 %ctarget" [src/conv3.cpp:42]   --->   Operation 131 'load' 'ctarget_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.78ns)   --->   "%add_ln39 = add i6 %i_1, i6 1" [src/conv3.cpp:39]   --->   Operation 132 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.79ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten23_load, i11 1275" [src/conv3.cpp:41]   --->   Operation 133 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.20ns)   --->   "%select_ln39 = select i1 %icmp_ln41, i3 0, i3 %r_2" [src/conv3.cpp:39]   --->   Operation 134 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%add_ln39_cast = zext i6 %add_ln39" [src/conv3.cpp:39]   --->   Operation 135 'zext' 'add_ln39_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln39, i2 0" [src/conv3.cpp:39]   --->   Operation 136 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.76ns)   --->   "%empty_70 = add i8 %tmp_27, i8 %add_ln39_cast" [src/conv3.cpp:39]   --->   Operation 137 'add' 'empty_70' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.38ns)   --->   "%select_ln39_1 = select i1 %icmp_ln41, i6 %add_ln39, i6 %i_1" [src/conv3.cpp:39]   --->   Operation 138 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %select_ln39_1" [src/conv3.cpp:51]   --->   Operation 139 'zext' 'zext_ln51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln39_1, i3 0" [src/conv3.cpp:51]   --->   Operation 140 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i9 %tmp_28" [src/conv3.cpp:51]   --->   Operation 141 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.77ns)   --->   "%add_ln51 = add i10 %zext_ln51_1, i10 %zext_ln51" [src/conv3.cpp:51]   --->   Operation 142 'add' 'add_ln51' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.39ns)   --->   "%select_ln39_2 = select i1 %icmp_ln41, i8 %empty_70, i8 %empty" [src/conv3.cpp:39]   --->   Operation 143 'select' 'select_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%select_ln39_2_cast = zext i8 %select_ln39_2" [src/conv3.cpp:39]   --->   Operation 144 'zext' 'select_ln39_2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_2_cast" [src/conv3.cpp:39]   --->   Operation 145 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_11 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_10" [src/conv3.cpp:39]   --->   Operation 146 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 147 [1/1] (0.76ns)   --->   "%add_ln39_2 = add i8 %select_ln39_2, i8 1" [src/conv3.cpp:39]   --->   Operation 147 'add' 'add_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%select_ln39_3_cast = zext i8 %add_ln39_2" [src/conv3.cpp:39]   --->   Operation 148 'zext' 'select_ln39_3_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_12 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_3_cast" [src/conv3.cpp:39]   --->   Operation 149 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_13 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_12" [src/conv3.cpp:39]   --->   Operation 150 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_20 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_2_cast" [src/conv3.cpp:39]   --->   Operation 151 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_21 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_20" [src/conv3.cpp:39]   --->   Operation 152 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_22 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_3_cast" [src/conv3.cpp:39]   --->   Operation 153 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_23 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_22" [src/conv3.cpp:39]   --->   Operation 154 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_30 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_2_cast" [src/conv3.cpp:39]   --->   Operation 155 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_31 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_30" [src/conv3.cpp:39]   --->   Operation 156 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_31' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_32 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_3_cast" [src/conv3.cpp:39]   --->   Operation 157 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_33 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_32" [src/conv3.cpp:39]   --->   Operation 158 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_33' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_40 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_2_cast" [src/conv3.cpp:39]   --->   Operation 159 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_41 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_40" [src/conv3.cpp:39]   --->   Operation 160 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_41' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_42 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_3_cast" [src/conv3.cpp:39]   --->   Operation 161 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_43 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_42" [src/conv3.cpp:39]   --->   Operation 162 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_43' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_50 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_2_cast" [src/conv3.cpp:39]   --->   Operation 163 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 164 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_51 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_50" [src/conv3.cpp:39]   --->   Operation 164 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_51' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_52 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_3_cast" [src/conv3.cpp:39]   --->   Operation 165 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_53 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_52" [src/conv3.cpp:39]   --->   Operation 166 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_53' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln41, i1 1" [src/conv3.cpp:39]   --->   Operation 167 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.76ns)   --->   "%icmp_ln42 = icmp_eq  i8 %ctarget_load, i8 255" [src/conv3.cpp:42]   --->   Operation 168 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln42, i1 %xor_ln39" [src/conv3.cpp:39]   --->   Operation 169 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.67ns)   --->   "%indvars_iv_next70_dup = add i3 %select_ln39, i3 1" [src/conv3.cpp:39]   --->   Operation 170 'add' 'indvars_iv_next70_dup' <Predicate = (!icmp_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln39, i1 %icmp_ln41" [src/conv3.cpp:41]   --->   Operation 171 'or' 'or_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i8 0, i8 %ctarget_load" [src/conv3.cpp:41]   --->   Operation 172 'select' 'select_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.20ns)   --->   "%select_ln41_1 = select i1 %and_ln39, i3 %indvars_iv_next70_dup, i3 %select_ln39" [src/conv3.cpp:41]   --->   Operation 173 'select' 'select_ln41_1' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i3 %select_ln41_1" [src/conv3.cpp:51]   --->   Operation 174 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.78ns)   --->   "%add_ln51_1 = add i10 %add_ln51, i10 %zext_ln51_2" [src/conv3.cpp:51]   --->   Operation 175 'add' 'add_ln51_1' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i10 %add_ln51_1" [src/conv3.cpp:51]   --->   Operation 176 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51, i7 0" [src/conv3.cpp:51]   --->   Operation 177 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_1, i1 0" [src/conv3.cpp:51]   --->   Operation 178 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i11 %p_shl3" [src/conv3.cpp:51]   --->   Operation 179 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.85ns)   --->   "%add_ln51_2 = add i16 %p_shl2, i16 %zext_ln51_3" [src/conv3.cpp:51]   --->   Operation 180 'add' 'add_ln51_2' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %select_ln41" [src/conv3.cpp:42]   --->   Operation 181 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i8 %select_ln41" [src/conv3.cpp:42]   --->   Operation 182 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.76ns)   --->   "%icmp_ln42_2 = icmp_ult  i8 %select_ln41, i8 130" [src/conv3.cpp:42]   --->   Operation 183 'icmp' 'icmp_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.76ns)   --->   "%add_ln42 = add i8 %select_ln41, i8 126" [src/conv3.cpp:42]   --->   Operation 184 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.39ns)   --->   "%select_ln42 = select i1 %icmp_ln42_2, i8 %select_ln41, i8 %add_ln42" [src/conv3.cpp:42]   --->   Operation 185 'select' 'select_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln51_12 = zext i8 %select_ln42" [src/conv3.cpp:51]   --->   Operation 186 'zext' 'zext_ln51_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.85ns)   --->   "%add_ln51_11 = add i16 %add_ln51_2, i16 %zext_ln51_12" [src/conv3.cpp:51]   --->   Operation 187 'add' 'add_ln51_11' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln51_13 = zext i16 %add_ln51_11" [src/conv3.cpp:51]   --->   Operation 188 'zext' 'zext_ln51_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_2 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_13" [src/conv3.cpp:51]   --->   Operation 189 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_7 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_13" [src/conv3.cpp:51]   --->   Operation 190 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.76ns)   --->   "%icmp_ln42_1 = icmp_ugt  i8 %select_ln41, i8 129" [src/conv3.cpp:42]   --->   Operation 191 'icmp' 'icmp_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %trunc_ln42" [src/conv3.cpp:41]   --->   Operation 192 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i10 %tmp_29" [src/conv3.cpp:41]   --->   Operation 193 'zext' 'tmp_51_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_51_cast" [src/conv3.cpp:41]   --->   Operation 194 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_11 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_51_cast" [src/conv3.cpp:41]   --->   Operation 195 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln41, i32 7" [src/conv3.cpp:42]   --->   Operation 196 'bitselect' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_12 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2" [src/conv3.cpp:51]   --->   Operation 197 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 198 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_13 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7" [src/conv3.cpp:51]   --->   Operation 198 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 199 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_12 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10" [src/conv3.cpp:51]   --->   Operation 199 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 200 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_13 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11" [src/conv3.cpp:51]   --->   Operation 200 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 201 [1/1] (0.76ns)   --->   "%add_ln49 = add i8 %select_ln41, i8 1" [src/conv3.cpp:49]   --->   Operation 201 'add' 'add_ln49' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.76ns)   --->   "%icmp_ln51_1 = icmp_ult  i8 %add_ln49, i8 130" [src/conv3.cpp:51]   --->   Operation 202 'icmp' 'icmp_ln51_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.76ns)   --->   "%add_ln51_16 = add i8 %select_ln41, i8 127" [src/conv3.cpp:51]   --->   Operation 203 'add' 'add_ln51_16' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.39ns)   --->   "%select_ln51 = select i1 %icmp_ln51_1, i8 %add_ln49, i8 %add_ln51_16" [src/conv3.cpp:51]   --->   Operation 204 'select' 'select_ln51' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i8 %select_ln51" [src/conv3.cpp:51]   --->   Operation 205 'zext' 'zext_ln51_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.85ns)   --->   "%add_ln51_17 = add i16 %add_ln51_2, i16 %zext_ln51_18" [src/conv3.cpp:51]   --->   Operation 206 'add' 'add_ln51_17' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln51_19 = zext i16 %add_ln51_17" [src/conv3.cpp:51]   --->   Operation 207 'zext' 'zext_ln51_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_14 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_19" [src/conv3.cpp:51]   --->   Operation 208 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_19 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_19" [src/conv3.cpp:51]   --->   Operation 209 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.76ns)   --->   "%icmp_ln51 = icmp_ugt  i8 %add_ln49, i8 129" [src/conv3.cpp:51]   --->   Operation 210 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_24 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_14" [src/conv3.cpp:51]   --->   Operation 211 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 212 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_25 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_19" [src/conv3.cpp:51]   --->   Operation 212 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_25' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 213 [1/1] (0.76ns)   --->   "%add_ln49_1 = add i9 %zext_ln42, i9 2" [src/conv3.cpp:49]   --->   Operation 213 'add' 'add_ln49_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.77ns)   --->   "%icmp_ln51_2 = icmp_ult  i9 %add_ln49_1, i9 130" [src/conv3.cpp:51]   --->   Operation 214 'icmp' 'icmp_ln51_2' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%xor_ln51 = xor i8 %select_ln41, i8 128" [src/conv3.cpp:51]   --->   Operation 215 'xor' 'xor_ln51' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%sext_ln51 = sext i8 %xor_ln51" [src/conv3.cpp:51]   --->   Operation 216 'sext' 'sext_ln51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln51_1 = select i1 %icmp_ln51_2, i9 %add_ln49_1, i9 %sext_ln51" [src/conv3.cpp:51]   --->   Operation 217 'select' 'select_ln51_1' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln51_30 = zext i9 %add_ln49_1" [src/conv3.cpp:51]   --->   Operation 218 'zext' 'zext_ln51_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (2.14ns)   --->   "%mul_ln51 = mul i19 %zext_ln51_30, i19 1009" [src/conv3.cpp:51]   --->   Operation 219 'mul' 'mul_ln51' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln51, i32 17" [src/conv3.cpp:51]   --->   Operation 220 'bitselect' 'tmp_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp, void %arrayidx517.case.0, void %arrayidx517.case.1" [src/conv3.cpp:51]   --->   Operation 221 'br' 'br_ln51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.79ns)   --->   "%add_ln41 = add i11 %indvar_flatten23_load, i11 1" [src/conv3.cpp:41]   --->   Operation 222 'add' 'add_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.38ns)   --->   "%select_ln41_6 = select i1 %icmp_ln41, i11 1, i11 %add_ln41" [src/conv3.cpp:41]   --->   Operation 223 'select' 'select_ln41_6' <Predicate = (!icmp_ln39)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.42ns)   --->   "%store_ln42 = store i16 %add_ln39_1, i16 %indvar_flatten79" [src/conv3.cpp:42]   --->   Operation 224 'store' 'store_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 225 [1/1] (0.42ns)   --->   "%store_ln42 = store i6 %select_ln39_1, i6 %i" [src/conv3.cpp:42]   --->   Operation 225 'store' 'store_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 226 [1/1] (0.42ns)   --->   "%store_ln42 = store i11 %select_ln41_6, i11 %indvar_flatten23" [src/conv3.cpp:42]   --->   Operation 226 'store' 'store_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 227 [1/1] (0.42ns)   --->   "%store_ln42 = store i3 %select_ln41_1, i3 %r" [src/conv3.cpp:42]   --->   Operation 227 'store' 'store_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 228 [1/1] (0.42ns)   --->   "%store_ln42 = store i8 %add_ln49, i8 %ctarget" [src/conv3.cpp:42]   --->   Operation 228 'store' 'store_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc.4" [src/conv3.cpp:42]   --->   Operation 229 'br' 'br_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.02>
ST_3 : Operation 230 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_11 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_10" [src/conv3.cpp:39]   --->   Operation 230 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 231 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_13 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_12" [src/conv3.cpp:39]   --->   Operation 231 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 232 [1/1] (0.76ns)   --->   "%add_ln39_3 = add i8 %select_ln39_2, i8 2" [src/conv3.cpp:39]   --->   Operation 232 'add' 'add_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%select_ln39_4_cast = zext i8 %add_ln39_3" [src/conv3.cpp:39]   --->   Operation 233 'zext' 'select_ln39_4_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_14 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_4_cast" [src/conv3.cpp:39]   --->   Operation 234 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 235 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_15 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_14" [src/conv3.cpp:39]   --->   Operation 235 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 236 [1/1] (0.76ns)   --->   "%add_ln39_4 = add i8 %select_ln39_2, i8 3" [src/conv3.cpp:39]   --->   Operation 236 'add' 'add_ln39_4' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%select_ln39_5_cast = zext i8 %add_ln39_4" [src/conv3.cpp:39]   --->   Operation 237 'zext' 'select_ln39_5_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_16 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_5_cast" [src/conv3.cpp:39]   --->   Operation 238 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 239 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_17 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_16" [src/conv3.cpp:39]   --->   Operation 239 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 240 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_21 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_20" [src/conv3.cpp:39]   --->   Operation 240 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 241 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_23 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_22" [src/conv3.cpp:39]   --->   Operation 241 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_24 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_4_cast" [src/conv3.cpp:39]   --->   Operation 242 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 243 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_25 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_24" [src/conv3.cpp:39]   --->   Operation 243 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_25' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_26 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_5_cast" [src/conv3.cpp:39]   --->   Operation 244 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 245 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_27 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_26" [src/conv3.cpp:39]   --->   Operation 245 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_27' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 246 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_31 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_30" [src/conv3.cpp:39]   --->   Operation 246 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_31' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 247 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_33 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_32" [src/conv3.cpp:39]   --->   Operation 247 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_33' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_34 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_4_cast" [src/conv3.cpp:39]   --->   Operation 248 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 249 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_35 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_34" [src/conv3.cpp:39]   --->   Operation 249 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_35' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_36 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_5_cast" [src/conv3.cpp:39]   --->   Operation 250 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 251 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_37 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_36" [src/conv3.cpp:39]   --->   Operation 251 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_37' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 252 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_41 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_40" [src/conv3.cpp:39]   --->   Operation 252 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_41' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 253 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_43 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_42" [src/conv3.cpp:39]   --->   Operation 253 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_43' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_44 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_4_cast" [src/conv3.cpp:39]   --->   Operation 254 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 255 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_45 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_44" [src/conv3.cpp:39]   --->   Operation 255 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_45' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_46 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_5_cast" [src/conv3.cpp:39]   --->   Operation 256 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 257 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_47 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_46" [src/conv3.cpp:39]   --->   Operation 257 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_47' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 258 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_51 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_50" [src/conv3.cpp:39]   --->   Operation 258 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_51' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 259 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_53 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_52" [src/conv3.cpp:39]   --->   Operation 259 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_53' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_54 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_4_cast" [src/conv3.cpp:39]   --->   Operation 260 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 261 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_55 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_54" [src/conv3.cpp:39]   --->   Operation 261 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_55' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_56 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_5_cast" [src/conv3.cpp:39]   --->   Operation 262 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 263 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_57 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_56" [src/conv3.cpp:39]   --->   Operation 263 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_57' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 264 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_12 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2" [src/conv3.cpp:51]   --->   Operation 264 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 265 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_13 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7" [src/conv3.cpp:51]   --->   Operation 265 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 266 [1/1] (0.42ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_12, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_13, i1 %icmp_ln42_1" [src/conv3.cpp:51]   --->   Operation 266 'mux' 'tmp_1' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_12 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10" [src/conv3.cpp:51]   --->   Operation 267 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 268 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_13 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11" [src/conv3.cpp:51]   --->   Operation 268 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 269 [1/1] (0.42ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13, i1 %tmp" [src/conv3.cpp:51]   --->   Operation 269 'mux' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_24 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_14" [src/conv3.cpp:51]   --->   Operation 270 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 271 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_25 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_19" [src/conv3.cpp:51]   --->   Operation 271 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_25' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 272 [1/1] (0.42ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_24, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_25, i1 %icmp_ln51" [src/conv3.cpp:51]   --->   Operation 272 'mux' 'tmp_3' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln51_24 = zext i9 %select_ln51_1" [src/conv3.cpp:51]   --->   Operation 273 'zext' 'zext_ln51_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.85ns)   --->   "%add_ln51_22 = add i16 %add_ln51_2, i16 %zext_ln51_24" [src/conv3.cpp:51]   --->   Operation 274 'add' 'add_ln51_22' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln51_25 = zext i16 %add_ln51_22" [src/conv3.cpp:51]   --->   Operation 275 'zext' 'zext_ln51_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_26 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_25" [src/conv3.cpp:51]   --->   Operation 276 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_31 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_25" [src/conv3.cpp:51]   --->   Operation 277 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 278 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_36 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26" [src/conv3.cpp:51]   --->   Operation 278 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_36' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 279 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_37 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31" [src/conv3.cpp:51]   --->   Operation 279 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_37' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 280 [1/1] (0.76ns)   --->   "%add_ln49_2 = add i9 %zext_ln42, i9 3" [src/conv3.cpp:49]   --->   Operation 280 'add' 'add_ln49_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.77ns)   --->   "%icmp_ln51_3 = icmp_ult  i9 %add_ln49_2, i9 130" [src/conv3.cpp:51]   --->   Operation 281 'icmp' 'icmp_ln51_3' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.76ns)   --->   "%add_ln51_27 = add i9 %zext_ln42, i9 385" [src/conv3.cpp:51]   --->   Operation 282 'add' 'add_ln51_27' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.39ns)   --->   "%select_ln51_2 = select i1 %icmp_ln51_3, i9 %add_ln49_2, i9 %add_ln51_27" [src/conv3.cpp:51]   --->   Operation 283 'select' 'select_ln51_2' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln51_31 = zext i9 %select_ln51_2" [src/conv3.cpp:51]   --->   Operation 284 'zext' 'zext_ln51_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.85ns)   --->   "%add_ln51_28 = add i16 %add_ln51_2, i16 %zext_ln51_31" [src/conv3.cpp:51]   --->   Operation 285 'add' 'add_ln51_28' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln51_32 = zext i16 %add_ln51_28" [src/conv3.cpp:51]   --->   Operation 286 'zext' 'zext_ln51_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_38 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_32" [src/conv3.cpp:51]   --->   Operation 287 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_43 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_32" [src/conv3.cpp:51]   --->   Operation 288 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln51_37 = zext i9 %add_ln49_2" [src/conv3.cpp:51]   --->   Operation 289 'zext' 'zext_ln51_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (2.14ns)   --->   "%mul_ln51_1 = mul i19 %zext_ln51_37, i19 1009" [src/conv3.cpp:51]   --->   Operation 290 'mul' 'mul_ln51_1' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln51_1, i32 17" [src/conv3.cpp:51]   --->   Operation 291 'bitselect' 'tmp_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 292 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_48 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38" [src/conv3.cpp:51]   --->   Operation 292 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_48' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 293 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_49 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_43" [src/conv3.cpp:51]   --->   Operation 293 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_49' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 294 [1/1] (0.67ns)   --->   "%indvars_iv_next70 = add i3 %r_2, i3 1"   --->   Operation 294 'add' 'indvars_iv_next70' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_15 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_14" [src/conv3.cpp:39]   --->   Operation 295 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 296 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_17 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_16" [src/conv3.cpp:39]   --->   Operation 296 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 297 [1/1] (0.76ns)   --->   "%add_ln39_5 = add i8 %select_ln39_2, i8 4" [src/conv3.cpp:39]   --->   Operation 297 'add' 'add_ln39_5' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%select_ln39_6_cast = zext i8 %add_ln39_5" [src/conv3.cpp:39]   --->   Operation 298 'zext' 'select_ln39_6_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_18 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_6_cast" [src/conv3.cpp:39]   --->   Operation 299 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 300 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_19 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_18" [src/conv3.cpp:39]   --->   Operation 300 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 301 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_25 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_24" [src/conv3.cpp:39]   --->   Operation 301 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_25' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 302 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_27 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_26" [src/conv3.cpp:39]   --->   Operation 302 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_27' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_28 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_6_cast" [src/conv3.cpp:39]   --->   Operation 303 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 304 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_29 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_28" [src/conv3.cpp:39]   --->   Operation 304 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_29' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 305 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_35 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_34" [src/conv3.cpp:39]   --->   Operation 305 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_35' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 306 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_37 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_36" [src/conv3.cpp:39]   --->   Operation 306 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_37' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_38 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_6_cast" [src/conv3.cpp:39]   --->   Operation 307 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 308 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_39 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_38" [src/conv3.cpp:39]   --->   Operation 308 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_39' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 309 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_45 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_44" [src/conv3.cpp:39]   --->   Operation 309 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_45' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 310 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_47 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_46" [src/conv3.cpp:39]   --->   Operation 310 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_47' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_48 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_6_cast" [src/conv3.cpp:39]   --->   Operation 311 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 312 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_49 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_48" [src/conv3.cpp:39]   --->   Operation 312 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_49' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 313 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_55 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_54" [src/conv3.cpp:39]   --->   Operation 313 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_55' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 314 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_57 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_56" [src/conv3.cpp:39]   --->   Operation 314 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_57' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_58 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_6_cast" [src/conv3.cpp:39]   --->   Operation 315 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 316 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_59 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_58" [src/conv3.cpp:39]   --->   Operation 316 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_59' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_3)   --->   "%select_ln39_3 = select i1 %icmp_ln41, i3 1, i3 %indvars_iv_next70" [src/conv3.cpp:39]   --->   Operation 317 'select' 'select_ln39_3' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.67ns)   --->   "%indvars_iv_next70_mid1 = add i3 %select_ln39, i3 2" [src/conv3.cpp:39]   --->   Operation 318 'add' 'indvars_iv_next70_mid1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_3)   --->   "%select_ln41_2 = select i1 %and_ln39, i3 %indvars_iv_next70_mid1, i3 %select_ln39_3" [src/conv3.cpp:41]   --->   Operation 319 'select' 'select_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_3)   --->   "%zext_ln51_4 = zext i3 %select_ln41_2" [src/conv3.cpp:51]   --->   Operation 320 'zext' 'zext_ln51_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln51_3 = add i10 %add_ln51, i10 %zext_ln51_4" [src/conv3.cpp:51]   --->   Operation 321 'add' 'add_ln51_3' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i10 %add_ln51_3" [src/conv3.cpp:51]   --->   Operation 322 'trunc' 'trunc_ln51_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_1, i7 0" [src/conv3.cpp:51]   --->   Operation 323 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_3, i1 0" [src/conv3.cpp:51]   --->   Operation 324 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i11 %p_shl5" [src/conv3.cpp:51]   --->   Operation 325 'zext' 'zext_ln51_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.85ns)   --->   "%add_ln51_4 = add i16 %p_shl4, i16 %zext_ln51_5" [src/conv3.cpp:51]   --->   Operation 326 'add' 'add_ln51_4' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.85ns)   --->   "%add_ln51_12 = add i16 %add_ln51_4, i16 %zext_ln51_12" [src/conv3.cpp:51]   --->   Operation 327 'add' 'add_ln51_12' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln51_14 = zext i16 %add_ln51_12" [src/conv3.cpp:51]   --->   Operation 328 'zext' 'zext_ln51_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_3 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_14" [src/conv3.cpp:51]   --->   Operation 329 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_8 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_14" [src/conv3.cpp:51]   --->   Operation 330 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : [1/1] (0.97ns)   --->   Input mux for Operation 331 '%mul = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_11, i32 %tmp_1'
ST_4 : Operation 331 [3/3] (6.03ns)   --->   "%mul = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_11, i32 %tmp_1" [src/conv3.cpp:51]   --->   Operation 331 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.97ns)   --->   Input mux for Operation 332 '%mul_s = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_13, i32 %tmp_3'
ST_4 : Operation 332 [3/3] (6.03ns)   --->   "%mul_s = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_13, i32 %tmp_3" [src/conv3.cpp:51]   --->   Operation 332 'fmul' 'mul_s' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_36 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26" [src/conv3.cpp:51]   --->   Operation 333 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_36' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 334 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_37 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31" [src/conv3.cpp:51]   --->   Operation 334 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_37' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 335 [1/1] (0.42ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37, i1 %tmp_30" [src/conv3.cpp:51]   --->   Operation 335 'mux' 'tmp_4' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_48 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38" [src/conv3.cpp:51]   --->   Operation 336 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_48' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 337 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_49 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_43" [src/conv3.cpp:51]   --->   Operation 337 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_49' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 338 [1/1] (0.42ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_48, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_49, i1 %tmp_31" [src/conv3.cpp:51]   --->   Operation 338 'mux' 'tmp_5' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.76ns)   --->   "%add_ln49_3 = add i9 %zext_ln42, i9 4" [src/conv3.cpp:49]   --->   Operation 339 'add' 'add_ln49_3' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.77ns)   --->   "%icmp_ln51_4 = icmp_ult  i9 %add_ln49_3, i9 130" [src/conv3.cpp:51]   --->   Operation 340 'icmp' 'icmp_ln51_4' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.76ns)   --->   "%add_ln51_33 = add i9 %zext_ln42, i9 386" [src/conv3.cpp:51]   --->   Operation 341 'add' 'add_ln51_33' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.39ns)   --->   "%select_ln51_3 = select i1 %icmp_ln51_4, i9 %add_ln49_3, i9 %add_ln51_33" [src/conv3.cpp:51]   --->   Operation 342 'select' 'select_ln51_3' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln51_38 = zext i9 %select_ln51_3" [src/conv3.cpp:51]   --->   Operation 343 'zext' 'zext_ln51_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.85ns)   --->   "%add_ln51_34 = add i16 %add_ln51_2, i16 %zext_ln51_38" [src/conv3.cpp:51]   --->   Operation 344 'add' 'add_ln51_34' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln51_39 = zext i16 %add_ln51_34" [src/conv3.cpp:51]   --->   Operation 345 'zext' 'zext_ln51_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_50 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_39" [src/conv3.cpp:51]   --->   Operation 346 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_55 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_39" [src/conv3.cpp:51]   --->   Operation 347 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln51_44 = zext i9 %add_ln49_3" [src/conv3.cpp:51]   --->   Operation 348 'zext' 'zext_ln51_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (2.14ns)   --->   "%mul_ln51_2 = mul i19 %zext_ln51_44, i19 1009" [src/conv3.cpp:51]   --->   Operation 349 'mul' 'mul_ln51_2' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln51_2, i32 17" [src/conv3.cpp:51]   --->   Operation 350 'bitselect' 'tmp_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 351 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_60 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_50" [src/conv3.cpp:51]   --->   Operation 351 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_60' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 352 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_61 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_55" [src/conv3.cpp:51]   --->   Operation 352 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_61' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 353 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_62 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3" [src/conv3.cpp:51]   --->   Operation 353 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_62' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 354 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_63 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_8" [src/conv3.cpp:51]   --->   Operation 354 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_63' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 355 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_19 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_18" [src/conv3.cpp:39]   --->   Operation 355 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 356 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_29 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_28" [src/conv3.cpp:39]   --->   Operation 356 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_29' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 357 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_39 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_38" [src/conv3.cpp:39]   --->   Operation 357 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_39' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 358 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_49 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_48" [src/conv3.cpp:39]   --->   Operation 358 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_49' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 359 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_w_59 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_58" [src/conv3.cpp:39]   --->   Operation 359 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_w_59' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 360 [2/3] (7.01ns)   --->   "%mul = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_11, i32 %tmp_1" [src/conv3.cpp:51]   --->   Operation 360 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.85ns)   --->   "%add_ln51_18 = add i16 %add_ln51_4, i16 %zext_ln51_18" [src/conv3.cpp:51]   --->   Operation 361 'add' 'add_ln51_18' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln51_20 = zext i16 %add_ln51_18" [src/conv3.cpp:51]   --->   Operation 362 'zext' 'zext_ln51_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_15 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_20" [src/conv3.cpp:51]   --->   Operation 363 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_20 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_20" [src/conv3.cpp:51]   --->   Operation 364 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 365 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_13, i32 %tmp_3" [src/conv3.cpp:51]   --->   Operation 365 'fmul' 'mul_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [1/1] (0.85ns)   --->   "%add_ln51_23 = add i16 %add_ln51_4, i16 %zext_ln51_24" [src/conv3.cpp:51]   --->   Operation 366 'add' 'add_ln51_23' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln51_26 = zext i16 %add_ln51_23" [src/conv3.cpp:51]   --->   Operation 367 'zext' 'zext_ln51_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_27 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_26" [src/conv3.cpp:51]   --->   Operation 368 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_32 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_26" [src/conv3.cpp:51]   --->   Operation 369 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : [1/1] (0.97ns)   --->   Input mux for Operation 370 '%mul_5 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_15, i32 %tmp_4'
ST_5 : Operation 370 [3/3] (6.03ns)   --->   "%mul_5 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_15, i32 %tmp_4" [src/conv3.cpp:51]   --->   Operation 370 'fmul' 'mul_5' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.97ns)   --->   Input mux for Operation 371 '%mul_6 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_17, i32 %tmp_5'
ST_5 : Operation 371 [3/3] (6.03ns)   --->   "%mul_6 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_17, i32 %tmp_5" [src/conv3.cpp:51]   --->   Operation 371 'fmul' 'mul_6' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 372 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_60 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_50" [src/conv3.cpp:51]   --->   Operation 372 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_60' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 373 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_61 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_55" [src/conv3.cpp:51]   --->   Operation 373 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_61' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 374 [1/1] (0.42ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_60, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_61, i1 %tmp_32" [src/conv3.cpp:51]   --->   Operation 374 'mux' 'tmp_6' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_62 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3" [src/conv3.cpp:51]   --->   Operation 375 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_62' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 376 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_63 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_8" [src/conv3.cpp:51]   --->   Operation 376 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_63' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 377 [1/1] (0.42ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_62, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_63, i1 %icmp_ln42_1" [src/conv3.cpp:51]   --->   Operation 377 'mux' 'tmp_7' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_64 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_15" [src/conv3.cpp:51]   --->   Operation 378 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_64' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 379 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_65 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_20" [src/conv3.cpp:51]   --->   Operation 379 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_65' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 380 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_66 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27" [src/conv3.cpp:51]   --->   Operation 380 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_66' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 381 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_67 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32" [src/conv3.cpp:51]   --->   Operation 381 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_67' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 382 [1/3] (7.01ns)   --->   "%mul = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_11, i32 %tmp_1" [src/conv3.cpp:51]   --->   Operation 382 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_13, i32 %tmp_3" [src/conv3.cpp:51]   --->   Operation 383 'fmul' 'mul_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_15, i32 %tmp_4" [src/conv3.cpp:51]   --->   Operation 384 'fmul' 'mul_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.85ns)   --->   "%add_ln51_29 = add i16 %add_ln51_4, i16 %zext_ln51_31" [src/conv3.cpp:51]   --->   Operation 385 'add' 'add_ln51_29' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln51_33 = zext i16 %add_ln51_29" [src/conv3.cpp:51]   --->   Operation 386 'zext' 'zext_ln51_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_39 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_33" [src/conv3.cpp:51]   --->   Operation 387 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_44 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_33" [src/conv3.cpp:51]   --->   Operation 388 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 389 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_17, i32 %tmp_5" [src/conv3.cpp:51]   --->   Operation 389 'fmul' 'mul_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.85ns)   --->   "%add_ln51_35 = add i16 %add_ln51_4, i16 %zext_ln51_38" [src/conv3.cpp:51]   --->   Operation 390 'add' 'add_ln51_35' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln51_40 = zext i16 %add_ln51_35" [src/conv3.cpp:51]   --->   Operation 391 'zext' 'zext_ln51_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_51 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_40" [src/conv3.cpp:51]   --->   Operation 392 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_56 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_40" [src/conv3.cpp:51]   --->   Operation 393 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : [1/1] (0.97ns)   --->   Input mux for Operation 394 '%mul_7 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_19, i32 %tmp_6'
ST_6 : Operation 394 [3/3] (6.03ns)   --->   "%mul_7 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_19, i32 %tmp_6" [src/conv3.cpp:51]   --->   Operation 394 'fmul' 'mul_7' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.97ns)   --->   Input mux for Operation 395 '%mul_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_21, i32 %tmp_7'
ST_6 : Operation 395 [3/3] (6.03ns)   --->   "%mul_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_21, i32 %tmp_7" [src/conv3.cpp:51]   --->   Operation 395 'fmul' 'mul_1' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_64 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_15" [src/conv3.cpp:51]   --->   Operation 396 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_64' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 397 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_65 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_20" [src/conv3.cpp:51]   --->   Operation 397 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_65' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 398 [1/1] (0.42ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_64, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_65, i1 %icmp_ln51" [src/conv3.cpp:51]   --->   Operation 398 'mux' 'tmp_8' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_66 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27" [src/conv3.cpp:51]   --->   Operation 399 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_66' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 400 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_67 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32" [src/conv3.cpp:51]   --->   Operation 400 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_67' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 401 [1/1] (0.42ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_66, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_67, i1 %tmp_30" [src/conv3.cpp:51]   --->   Operation 401 'mux' 'tmp_9' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 402 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_68 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39" [src/conv3.cpp:51]   --->   Operation 402 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_68' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 403 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_69 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_44" [src/conv3.cpp:51]   --->   Operation 403 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_69' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 404 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_70 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_51" [src/conv3.cpp:51]   --->   Operation 404 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_70' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 405 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_71 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_56" [src/conv3.cpp:51]   --->   Operation 405 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_71' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 406 [1/1] (0.67ns)   --->   "%empty_67 = add i3 %r_2, i3 2"   --->   Operation 406 'add' 'empty_67' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_5)   --->   "%select_ln39_4 = select i1 %icmp_ln41, i3 2, i3 %empty_67" [src/conv3.cpp:39]   --->   Operation 407 'select' 'select_ln39_4' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.67ns)   --->   "%p_mid1 = add i3 %select_ln39, i3 3" [src/conv3.cpp:39]   --->   Operation 408 'add' 'p_mid1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_5)   --->   "%select_ln41_3 = select i1 %and_ln39, i3 %p_mid1, i3 %select_ln39_4" [src/conv3.cpp:41]   --->   Operation 409 'select' 'select_ln41_3' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_5)   --->   "%zext_ln51_6 = zext i3 %select_ln41_3" [src/conv3.cpp:51]   --->   Operation 410 'zext' 'zext_ln51_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln51_5 = add i10 %add_ln51, i10 %zext_ln51_6" [src/conv3.cpp:51]   --->   Operation 411 'add' 'add_ln51_5' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = trunc i10 %add_ln51_5" [src/conv3.cpp:51]   --->   Operation 412 'trunc' 'trunc_ln51_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_2, i7 0" [src/conv3.cpp:51]   --->   Operation 413 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_5, i1 0" [src/conv3.cpp:51]   --->   Operation 414 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i11 %p_shl7" [src/conv3.cpp:51]   --->   Operation 415 'zext' 'zext_ln51_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (0.85ns)   --->   "%add_ln51_6 = add i16 %p_shl6, i16 %zext_ln51_7" [src/conv3.cpp:51]   --->   Operation 416 'add' 'add_ln51_6' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.85ns)   --->   "%add_ln51_13 = add i16 %add_ln51_6, i16 %zext_ln51_12" [src/conv3.cpp:51]   --->   Operation 417 'add' 'add_ln51_13' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i16 %add_ln51_13" [src/conv3.cpp:51]   --->   Operation 418 'zext' 'zext_ln51_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_4 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_15" [src/conv3.cpp:51]   --->   Operation 419 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_9 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_15" [src/conv3.cpp:51]   --->   Operation 420 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : [1/1] (0.86ns)   --->   Input mux for Operation 421 '%add = fadd i32 %tmp_2, i32 %mul'
ST_7 : Operation 421 [4/4] (5.57ns)   --->   "%add = fadd i32 %tmp_2, i32 %mul" [src/conv3.cpp:51]   --->   Operation 421 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 422 [1/1] (0.85ns)   --->   "%add_ln51_19 = add i16 %add_ln51_6, i16 %zext_ln51_18" [src/conv3.cpp:51]   --->   Operation 422 'add' 'add_ln51_19' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln51_21 = zext i16 %add_ln51_19" [src/conv3.cpp:51]   --->   Operation 423 'zext' 'zext_ln51_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_16 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_21" [src/conv3.cpp:51]   --->   Operation 424 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_21 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_21" [src/conv3.cpp:51]   --->   Operation 425 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 426 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_15, i32 %tmp_4" [src/conv3.cpp:51]   --->   Operation 426 'fmul' 'mul_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 427 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_17, i32 %tmp_5" [src/conv3.cpp:51]   --->   Operation 427 'fmul' 'mul_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 428 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_19, i32 %tmp_6" [src/conv3.cpp:51]   --->   Operation 428 'fmul' 'mul_7' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 429 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_21, i32 %tmp_7" [src/conv3.cpp:51]   --->   Operation 429 'fmul' 'mul_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.97ns)   --->   Input mux for Operation 430 '%mul_1_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_23, i32 %tmp_8'
ST_7 : Operation 430 [3/3] (6.03ns)   --->   "%mul_1_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_23, i32 %tmp_8" [src/conv3.cpp:51]   --->   Operation 430 'fmul' 'mul_1_1' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.97ns)   --->   Input mux for Operation 431 '%mul_1_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_25, i32 %tmp_9'
ST_7 : Operation 431 [3/3] (6.03ns)   --->   "%mul_1_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_25, i32 %tmp_9" [src/conv3.cpp:51]   --->   Operation 431 'fmul' 'mul_1_2' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 432 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_68 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39" [src/conv3.cpp:51]   --->   Operation 432 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_68' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 433 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_69 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_44" [src/conv3.cpp:51]   --->   Operation 433 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_69' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 434 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_68, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_69, i1 %tmp_31" [src/conv3.cpp:51]   --->   Operation 434 'mux' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 435 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_70 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_51" [src/conv3.cpp:51]   --->   Operation 435 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_70' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 436 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_71 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_56" [src/conv3.cpp:51]   --->   Operation 436 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_71' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 437 [1/1] (0.42ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_70, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_71, i1 %tmp_32" [src/conv3.cpp:51]   --->   Operation 437 'mux' 'tmp_10' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 438 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_72 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4" [src/conv3.cpp:51]   --->   Operation 438 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_72' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 439 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_73 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_9" [src/conv3.cpp:51]   --->   Operation 439 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_73' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 440 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_74 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_16" [src/conv3.cpp:51]   --->   Operation 440 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_74' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 441 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_75 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_21" [src/conv3.cpp:51]   --->   Operation 441 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_75' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 442 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_2, i32 %mul" [src/conv3.cpp:51]   --->   Operation 442 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 443 [1/1] (0.85ns)   --->   "%add_ln51_24 = add i16 %add_ln51_6, i16 %zext_ln51_24" [src/conv3.cpp:51]   --->   Operation 443 'add' 'add_ln51_24' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln51_27 = zext i16 %add_ln51_24" [src/conv3.cpp:51]   --->   Operation 444 'zext' 'zext_ln51_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 445 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_28 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_27" [src/conv3.cpp:51]   --->   Operation 445 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_33 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_27" [src/conv3.cpp:51]   --->   Operation 446 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 447 [1/1] (0.85ns)   --->   "%add_ln51_30 = add i16 %add_ln51_6, i16 %zext_ln51_31" [src/conv3.cpp:51]   --->   Operation 447 'add' 'add_ln51_30' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln51_34 = zext i16 %add_ln51_30" [src/conv3.cpp:51]   --->   Operation 448 'zext' 'zext_ln51_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 449 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_40 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_34" [src/conv3.cpp:51]   --->   Operation 449 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_45 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_34" [src/conv3.cpp:51]   --->   Operation 450 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 451 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_19, i32 %tmp_6" [src/conv3.cpp:51]   --->   Operation 451 'fmul' 'mul_7' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 452 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_21, i32 %tmp_7" [src/conv3.cpp:51]   --->   Operation 452 'fmul' 'mul_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 453 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_23, i32 %tmp_8" [src/conv3.cpp:51]   --->   Operation 453 'fmul' 'mul_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 454 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_25, i32 %tmp_9" [src/conv3.cpp:51]   --->   Operation 454 'fmul' 'mul_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.97ns)   --->   Input mux for Operation 455 '%mul_1_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_27, i32 %tmp_s'
ST_8 : Operation 455 [3/3] (6.03ns)   --->   "%mul_1_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_27, i32 %tmp_s" [src/conv3.cpp:51]   --->   Operation 455 'fmul' 'mul_1_3' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.97ns)   --->   Input mux for Operation 456 '%mul_1_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_29, i32 %tmp_10'
ST_8 : Operation 456 [3/3] (6.03ns)   --->   "%mul_1_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_29, i32 %tmp_10" [src/conv3.cpp:51]   --->   Operation 456 'fmul' 'mul_1_4' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 457 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_72 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4" [src/conv3.cpp:51]   --->   Operation 457 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_72' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 458 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_73 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_9" [src/conv3.cpp:51]   --->   Operation 458 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_73' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 459 [1/1] (0.42ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_72, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_73, i1 %icmp_ln42_1" [src/conv3.cpp:51]   --->   Operation 459 'mux' 'tmp_11' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 460 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_74 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_16" [src/conv3.cpp:51]   --->   Operation 460 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_74' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 461 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_75 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_21" [src/conv3.cpp:51]   --->   Operation 461 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_75' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 462 [1/1] (0.42ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_74, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_75, i1 %icmp_ln51" [src/conv3.cpp:51]   --->   Operation 462 'mux' 'tmp_12' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 463 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_76 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28" [src/conv3.cpp:51]   --->   Operation 463 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_76' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 464 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_77 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33" [src/conv3.cpp:51]   --->   Operation 464 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_77' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 465 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_78 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_40" [src/conv3.cpp:51]   --->   Operation 465 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_78' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 466 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_79 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_45" [src/conv3.cpp:51]   --->   Operation 466 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_79' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i3 %r_2" [src/conv3.cpp:41]   --->   Operation 467 'zext' 'zext_ln41' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (0.67ns)   --->   "%empty_68 = add i3 %r_2, i3 3"   --->   Operation 468 'add' 'empty_68' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 469 [1/1] (0.79ns)   --->   "%empty_69 = add i4 %zext_ln41, i4 4" [src/conv3.cpp:41]   --->   Operation 469 'add' 'empty_69' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_7)   --->   "%select_ln39_5 = select i1 %icmp_ln41, i3 3, i3 %empty_68" [src/conv3.cpp:39]   --->   Operation 470 'select' 'select_ln39_5' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_9)   --->   "%select_ln39_6 = select i1 %icmp_ln41, i4 4, i4 %empty_69" [src/conv3.cpp:39]   --->   Operation 471 'select' 'select_ln39_6' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i3 %indvars_iv_next70_dup" [src/conv3.cpp:41]   --->   Operation 472 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_7)   --->   "%p_mid119 = xor i3 %select_ln39, i3 4" [src/conv3.cpp:39]   --->   Operation 473 'xor' 'p_mid119' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_7)   --->   "%select_ln41_4 = select i1 %and_ln39, i3 %p_mid119, i3 %select_ln39_5" [src/conv3.cpp:41]   --->   Operation 474 'select' 'select_ln41_4' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_7)   --->   "%zext_ln51_8 = zext i3 %select_ln41_4" [src/conv3.cpp:51]   --->   Operation 475 'zext' 'zext_ln51_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 476 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln51_7 = add i10 %add_ln51, i10 %zext_ln51_8" [src/conv3.cpp:51]   --->   Operation 476 'add' 'add_ln51_7' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = trunc i10 %add_ln51_7" [src/conv3.cpp:51]   --->   Operation 477 'trunc' 'trunc_ln51_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_3, i7 0" [src/conv3.cpp:51]   --->   Operation 478 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_7, i1 0" [src/conv3.cpp:51]   --->   Operation 479 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i11 %p_shl9" [src/conv3.cpp:51]   --->   Operation 480 'zext' 'zext_ln51_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 481 [1/1] (0.85ns)   --->   "%add_ln51_8 = add i16 %p_shl8, i16 %zext_ln51_9" [src/conv3.cpp:51]   --->   Operation 481 'add' 'add_ln51_8' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 482 [1/1] (0.79ns)   --->   "%p_mid121 = add i4 %zext_ln41_1, i4 4" [src/conv3.cpp:41]   --->   Operation 482 'add' 'p_mid121' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_9)   --->   "%select_ln41_5 = select i1 %and_ln39, i4 %p_mid121, i4 %select_ln39_6" [src/conv3.cpp:41]   --->   Operation 483 'select' 'select_ln41_5' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_9)   --->   "%zext_ln51_10 = zext i4 %select_ln41_5" [src/conv3.cpp:51]   --->   Operation 484 'zext' 'zext_ln51_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 485 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln51_9 = add i10 %add_ln51, i10 %zext_ln51_10" [src/conv3.cpp:51]   --->   Operation 485 'add' 'add_ln51_9' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = trunc i10 %add_ln51_9" [src/conv3.cpp:51]   --->   Operation 486 'trunc' 'trunc_ln51_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_4, i7 0" [src/conv3.cpp:51]   --->   Operation 487 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_9, i1 0" [src/conv3.cpp:51]   --->   Operation 488 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln51_11 = zext i11 %p_shl1" [src/conv3.cpp:51]   --->   Operation 489 'zext' 'zext_ln51_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (0.85ns)   --->   "%add_ln51_10 = add i16 %p_shl, i16 %zext_ln51_11" [src/conv3.cpp:51]   --->   Operation 490 'add' 'add_ln51_10' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 491 [1/1] (0.85ns)   --->   "%add_ln51_14 = add i16 %add_ln51_8, i16 %zext_ln51_12" [src/conv3.cpp:51]   --->   Operation 491 'add' 'add_ln51_14' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln51_16 = zext i16 %add_ln51_14" [src/conv3.cpp:51]   --->   Operation 492 'zext' 'zext_ln51_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 493 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_5 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_16" [src/conv3.cpp:51]   --->   Operation 493 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 494 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_16" [src/conv3.cpp:51]   --->   Operation 494 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 495 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_2, i32 %mul" [src/conv3.cpp:51]   --->   Operation 495 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 496 [1/1] (0.85ns)   --->   "%add_ln51_36 = add i16 %add_ln51_6, i16 %zext_ln51_38" [src/conv3.cpp:51]   --->   Operation 496 'add' 'add_ln51_36' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln51_41 = zext i16 %add_ln51_36" [src/conv3.cpp:51]   --->   Operation 497 'zext' 'zext_ln51_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_52 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_41" [src/conv3.cpp:51]   --->   Operation 498 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 499 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_57 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_41" [src/conv3.cpp:51]   --->   Operation 499 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 500 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_23, i32 %tmp_8" [src/conv3.cpp:51]   --->   Operation 500 'fmul' 'mul_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 501 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_25, i32 %tmp_9" [src/conv3.cpp:51]   --->   Operation 501 'fmul' 'mul_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 502 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_27, i32 %tmp_s" [src/conv3.cpp:51]   --->   Operation 502 'fmul' 'mul_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 503 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_29, i32 %tmp_10" [src/conv3.cpp:51]   --->   Operation 503 'fmul' 'mul_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.97ns)   --->   Input mux for Operation 504 '%mul_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_31, i32 %tmp_11'
ST_9 : Operation 504 [3/3] (6.03ns)   --->   "%mul_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_31, i32 %tmp_11" [src/conv3.cpp:51]   --->   Operation 504 'fmul' 'mul_2' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.97ns)   --->   Input mux for Operation 505 '%mul_2_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_33, i32 %tmp_12'
ST_9 : Operation 505 [3/3] (6.03ns)   --->   "%mul_2_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_33, i32 %tmp_12" [src/conv3.cpp:51]   --->   Operation 505 'fmul' 'mul_2_1' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 506 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_76 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28" [src/conv3.cpp:51]   --->   Operation 506 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_76' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 507 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_77 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33" [src/conv3.cpp:51]   --->   Operation 507 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_77' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 508 [1/1] (0.42ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_76, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_77, i1 %tmp_30" [src/conv3.cpp:51]   --->   Operation 508 'mux' 'tmp_13' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 509 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_78 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_40" [src/conv3.cpp:51]   --->   Operation 509 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_78' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 510 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_79 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_45" [src/conv3.cpp:51]   --->   Operation 510 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_79' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 511 [1/1] (0.42ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_78, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_79, i1 %tmp_31" [src/conv3.cpp:51]   --->   Operation 511 'mux' 'tmp_14' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 512 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_80 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_52" [src/conv3.cpp:51]   --->   Operation 512 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_80' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 513 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_81 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_57" [src/conv3.cpp:51]   --->   Operation 513 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_81' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 514 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_82 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5" [src/conv3.cpp:51]   --->   Operation 514 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_82' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 515 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_83 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_10" [src/conv3.cpp:51]   --->   Operation 515 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_83' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 516 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_2, i32 %mul" [src/conv3.cpp:51]   --->   Operation 516 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 517 [1/1] (0.85ns)   --->   "%add_ln51_20 = add i16 %add_ln51_8, i16 %zext_ln51_18" [src/conv3.cpp:51]   --->   Operation 517 'add' 'add_ln51_20' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln51_22 = zext i16 %add_ln51_20" [src/conv3.cpp:51]   --->   Operation 518 'zext' 'zext_ln51_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_17 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_22" [src/conv3.cpp:51]   --->   Operation 519 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_22 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_22" [src/conv3.cpp:51]   --->   Operation 520 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (0.85ns)   --->   "%add_ln51_25 = add i16 %add_ln51_8, i16 %zext_ln51_24" [src/conv3.cpp:51]   --->   Operation 521 'add' 'add_ln51_25' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln51_28 = zext i16 %add_ln51_25" [src/conv3.cpp:51]   --->   Operation 522 'zext' 'zext_ln51_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 523 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_29 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_28" [src/conv3.cpp:51]   --->   Operation 523 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_34 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_28" [src/conv3.cpp:51]   --->   Operation 524 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 525 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_27, i32 %tmp_s" [src/conv3.cpp:51]   --->   Operation 525 'fmul' 'mul_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 526 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_29, i32 %tmp_10" [src/conv3.cpp:51]   --->   Operation 526 'fmul' 'mul_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 527 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_31, i32 %tmp_11" [src/conv3.cpp:51]   --->   Operation 527 'fmul' 'mul_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 528 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_33, i32 %tmp_12" [src/conv3.cpp:51]   --->   Operation 528 'fmul' 'mul_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (0.97ns)   --->   Input mux for Operation 529 '%mul_2_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_35, i32 %tmp_13'
ST_10 : Operation 529 [3/3] (6.03ns)   --->   "%mul_2_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_35, i32 %tmp_13" [src/conv3.cpp:51]   --->   Operation 529 'fmul' 'mul_2_2' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (0.97ns)   --->   Input mux for Operation 530 '%mul_2_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_37, i32 %tmp_14'
ST_10 : Operation 530 [3/3] (6.03ns)   --->   "%mul_2_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_37, i32 %tmp_14" [src/conv3.cpp:51]   --->   Operation 530 'fmul' 'mul_2_3' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 531 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_80 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_52" [src/conv3.cpp:51]   --->   Operation 531 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_80' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 532 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_81 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_57" [src/conv3.cpp:51]   --->   Operation 532 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_81' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 533 [1/1] (0.42ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_80, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_81, i1 %tmp_32" [src/conv3.cpp:51]   --->   Operation 533 'mux' 'tmp_15' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 534 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_82 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5" [src/conv3.cpp:51]   --->   Operation 534 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_82' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 535 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_83 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_10" [src/conv3.cpp:51]   --->   Operation 535 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_83' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 536 [1/1] (0.42ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_82, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_83, i1 %icmp_ln42_1" [src/conv3.cpp:51]   --->   Operation 536 'mux' 'tmp_16' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 537 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_84 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_17" [src/conv3.cpp:51]   --->   Operation 537 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_84' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 538 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_85 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_22" [src/conv3.cpp:51]   --->   Operation 538 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_85' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 539 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_86 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29" [src/conv3.cpp:51]   --->   Operation 539 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_86' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 540 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_87 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34" [src/conv3.cpp:51]   --->   Operation 540 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_87' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 541 [1/1] (0.85ns)   --->   "%add_ln51_15 = add i16 %add_ln51_10, i16 %zext_ln51_12" [src/conv3.cpp:51]   --->   Operation 541 'add' 'add_ln51_15' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 542 [1/1] (0.85ns)   --->   "%add_ln51_21 = add i16 %add_ln51_10, i16 %zext_ln51_18" [src/conv3.cpp:51]   --->   Operation 542 'add' 'add_ln51_21' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.86ns)   --->   Input mux for Operation 543 '%add52_s = fadd i32 %add, i32 %mul_s'
ST_11 : Operation 543 [4/4] (5.57ns)   --->   "%add52_s = fadd i32 %add, i32 %mul_s" [src/conv3.cpp:51]   --->   Operation 543 'fadd' 'add52_s' <Predicate = (!icmp_ln39)> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 544 [1/1] (0.85ns)   --->   "%add_ln51_26 = add i16 %add_ln51_10, i16 %zext_ln51_24" [src/conv3.cpp:51]   --->   Operation 544 'add' 'add_ln51_26' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 545 [1/1] (0.85ns)   --->   "%add_ln51_31 = add i16 %add_ln51_8, i16 %zext_ln51_31" [src/conv3.cpp:51]   --->   Operation 545 'add' 'add_ln51_31' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln51_35 = zext i16 %add_ln51_31" [src/conv3.cpp:51]   --->   Operation 546 'zext' 'zext_ln51_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_41 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_35" [src/conv3.cpp:51]   --->   Operation 547 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (0.85ns)   --->   "%add_ln51_32 = add i16 %add_ln51_10, i16 %zext_ln51_31" [src/conv3.cpp:51]   --->   Operation 548 'add' 'add_ln51_32' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 549 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_46 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_35" [src/conv3.cpp:51]   --->   Operation 549 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 550 [1/1] (0.85ns)   --->   "%add_ln51_37 = add i16 %add_ln51_8, i16 %zext_ln51_38" [src/conv3.cpp:51]   --->   Operation 550 'add' 'add_ln51_37' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln51_42 = zext i16 %add_ln51_37" [src/conv3.cpp:51]   --->   Operation 551 'zext' 'zext_ln51_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 552 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_53 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_42" [src/conv3.cpp:51]   --->   Operation 552 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 553 [1/1] (0.85ns)   --->   "%add_ln51_38 = add i16 %add_ln51_10, i16 %zext_ln51_38" [src/conv3.cpp:51]   --->   Operation 553 'add' 'add_ln51_38' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 554 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_58 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_42" [src/conv3.cpp:51]   --->   Operation 554 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 555 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_31, i32 %tmp_11" [src/conv3.cpp:51]   --->   Operation 555 'fmul' 'mul_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 556 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_33, i32 %tmp_12" [src/conv3.cpp:51]   --->   Operation 556 'fmul' 'mul_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 557 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_35, i32 %tmp_13" [src/conv3.cpp:51]   --->   Operation 557 'fmul' 'mul_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 558 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_37, i32 %tmp_14" [src/conv3.cpp:51]   --->   Operation 558 'fmul' 'mul_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.97ns)   --->   Input mux for Operation 559 '%mul_2_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_39, i32 %tmp_15'
ST_11 : Operation 559 [3/3] (6.03ns)   --->   "%mul_2_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_39, i32 %tmp_15" [src/conv3.cpp:51]   --->   Operation 559 'fmul' 'mul_2_4' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.97ns)   --->   Input mux for Operation 560 '%mul_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_41, i32 %tmp_16'
ST_11 : Operation 560 [3/3] (6.03ns)   --->   "%mul_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_41, i32 %tmp_16" [src/conv3.cpp:51]   --->   Operation 560 'fmul' 'mul_3' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 561 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_84 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_17" [src/conv3.cpp:51]   --->   Operation 561 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_84' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 562 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_85 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_22" [src/conv3.cpp:51]   --->   Operation 562 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_85' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 563 [1/1] (0.42ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_84, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_85, i1 %icmp_ln51" [src/conv3.cpp:51]   --->   Operation 563 'mux' 'tmp_17' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 564 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_86 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29" [src/conv3.cpp:51]   --->   Operation 564 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_86' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 565 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_87 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34" [src/conv3.cpp:51]   --->   Operation 565 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_87' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 566 [1/1] (0.42ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_86, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_87, i1 %tmp_30" [src/conv3.cpp:51]   --->   Operation 566 'mux' 'tmp_18' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 567 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_88 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_41" [src/conv3.cpp:51]   --->   Operation 567 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_88' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 568 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_89 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_46" [src/conv3.cpp:51]   --->   Operation 568 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_89' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 569 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_90 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_53" [src/conv3.cpp:51]   --->   Operation 569 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_90' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 570 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_91 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_58" [src/conv3.cpp:51]   --->   Operation 570 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_91' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i16 %add_ln51_15" [src/conv3.cpp:51]   --->   Operation 571 'zext' 'zext_ln51_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_6 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_17" [src/conv3.cpp:51]   --->   Operation 572 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_11 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_17" [src/conv3.cpp:51]   --->   Operation 573 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln51_23 = zext i16 %add_ln51_21" [src/conv3.cpp:51]   --->   Operation 574 'zext' 'zext_ln51_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 575 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_18 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_23" [src/conv3.cpp:51]   --->   Operation 575 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_23 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_23" [src/conv3.cpp:51]   --->   Operation 576 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 577 [3/4] (6.43ns)   --->   "%add52_s = fadd i32 %add, i32 %mul_s" [src/conv3.cpp:51]   --->   Operation 577 'fadd' 'add52_s' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 578 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_35, i32 %tmp_13" [src/conv3.cpp:51]   --->   Operation 578 'fmul' 'mul_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 579 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_37, i32 %tmp_14" [src/conv3.cpp:51]   --->   Operation 579 'fmul' 'mul_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 580 [2/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_39, i32 %tmp_15" [src/conv3.cpp:51]   --->   Operation 580 'fmul' 'mul_2_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 581 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_41, i32 %tmp_16" [src/conv3.cpp:51]   --->   Operation 581 'fmul' 'mul_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.97ns)   --->   Input mux for Operation 582 '%mul_3_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_43, i32 %tmp_17'
ST_12 : Operation 582 [3/3] (6.03ns)   --->   "%mul_3_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_43, i32 %tmp_17" [src/conv3.cpp:51]   --->   Operation 582 'fmul' 'mul_3_1' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.97ns)   --->   Input mux for Operation 583 '%mul_3_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_45, i32 %tmp_18'
ST_12 : Operation 583 [3/3] (6.03ns)   --->   "%mul_3_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_45, i32 %tmp_18" [src/conv3.cpp:51]   --->   Operation 583 'fmul' 'mul_3_2' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 584 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_88 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_41" [src/conv3.cpp:51]   --->   Operation 584 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_88' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 585 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_89 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_46" [src/conv3.cpp:51]   --->   Operation 585 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_89' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 586 [1/1] (0.42ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_88, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_89, i1 %tmp_31" [src/conv3.cpp:51]   --->   Operation 586 'mux' 'tmp_19' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 587 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_90 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_53" [src/conv3.cpp:51]   --->   Operation 587 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_90' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 588 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_91 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_58" [src/conv3.cpp:51]   --->   Operation 588 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_91' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 589 [1/1] (0.42ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_90, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_91, i1 %tmp_32" [src/conv3.cpp:51]   --->   Operation 589 'mux' 'tmp_20' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 590 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_92 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6" [src/conv3.cpp:51]   --->   Operation 590 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_92' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 591 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_93 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_11" [src/conv3.cpp:51]   --->   Operation 591 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_93' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 592 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_94 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_18" [src/conv3.cpp:51]   --->   Operation 592 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_94' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 593 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_95 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_23" [src/conv3.cpp:51]   --->   Operation 593 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_95' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 594 [2/4] (6.43ns)   --->   "%add52_s = fadd i32 %add, i32 %mul_s" [src/conv3.cpp:51]   --->   Operation 594 'fadd' 'add52_s' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln51_29 = zext i16 %add_ln51_26" [src/conv3.cpp:51]   --->   Operation 595 'zext' 'zext_ln51_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_30 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_29" [src/conv3.cpp:51]   --->   Operation 596 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_35 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_29" [src/conv3.cpp:51]   --->   Operation 597 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln51_36 = zext i16 %add_ln51_32" [src/conv3.cpp:51]   --->   Operation 598 'zext' 'zext_ln51_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 599 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_42 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_36" [src/conv3.cpp:51]   --->   Operation 599 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_47 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_36" [src/conv3.cpp:51]   --->   Operation 600 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 601 [1/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_39, i32 %tmp_15" [src/conv3.cpp:51]   --->   Operation 601 'fmul' 'mul_2_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 602 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_41, i32 %tmp_16" [src/conv3.cpp:51]   --->   Operation 602 'fmul' 'mul_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 603 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_43, i32 %tmp_17" [src/conv3.cpp:51]   --->   Operation 603 'fmul' 'mul_3_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 604 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_45, i32 %tmp_18" [src/conv3.cpp:51]   --->   Operation 604 'fmul' 'mul_3_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.97ns)   --->   Input mux for Operation 605 '%mul_3_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_47, i32 %tmp_19'
ST_13 : Operation 605 [3/3] (6.03ns)   --->   "%mul_3_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_47, i32 %tmp_19" [src/conv3.cpp:51]   --->   Operation 605 'fmul' 'mul_3_3' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.97ns)   --->   Input mux for Operation 606 '%mul_3_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_49, i32 %tmp_20'
ST_13 : Operation 606 [3/3] (6.03ns)   --->   "%mul_3_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_49, i32 %tmp_20" [src/conv3.cpp:51]   --->   Operation 606 'fmul' 'mul_3_4' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 607 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_92 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6" [src/conv3.cpp:51]   --->   Operation 607 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_92' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 608 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_93 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_11" [src/conv3.cpp:51]   --->   Operation 608 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_93' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 609 [1/1] (0.42ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_92, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_93, i1 %icmp_ln42_1" [src/conv3.cpp:51]   --->   Operation 609 'mux' 'tmp_21' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 610 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_94 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_18" [src/conv3.cpp:51]   --->   Operation 610 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_94' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 611 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_95 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_23" [src/conv3.cpp:51]   --->   Operation 611 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_95' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 612 [1/1] (0.42ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_94, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_95, i1 %icmp_ln51" [src/conv3.cpp:51]   --->   Operation 612 'mux' 'tmp_22' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 613 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_96 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30" [src/conv3.cpp:51]   --->   Operation 613 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_96' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 614 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_97 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35" [src/conv3.cpp:51]   --->   Operation 614 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_97' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 615 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_98 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_42" [src/conv3.cpp:51]   --->   Operation 615 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_98' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 616 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_99 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_47" [src/conv3.cpp:51]   --->   Operation 616 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_99' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 617 [1/4] (6.43ns)   --->   "%add52_s = fadd i32 %add, i32 %mul_s" [src/conv3.cpp:51]   --->   Operation 617 'fadd' 'add52_s' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln51_43 = zext i16 %add_ln51_38" [src/conv3.cpp:51]   --->   Operation 618 'zext' 'zext_ln51_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 619 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_54 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_43" [src/conv3.cpp:51]   --->   Operation 619 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 620 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_59 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_43" [src/conv3.cpp:51]   --->   Operation 620 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 621 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_43, i32 %tmp_17" [src/conv3.cpp:51]   --->   Operation 621 'fmul' 'mul_3_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 622 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_45, i32 %tmp_18" [src/conv3.cpp:51]   --->   Operation 622 'fmul' 'mul_3_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 623 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_47, i32 %tmp_19" [src/conv3.cpp:51]   --->   Operation 623 'fmul' 'mul_3_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 624 [2/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_49, i32 %tmp_20" [src/conv3.cpp:51]   --->   Operation 624 'fmul' 'mul_3_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.97ns)   --->   Input mux for Operation 625 '%mul_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_51, i32 %tmp_21'
ST_14 : Operation 625 [3/3] (6.03ns)   --->   "%mul_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_51, i32 %tmp_21" [src/conv3.cpp:51]   --->   Operation 625 'fmul' 'mul_4' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.97ns)   --->   Input mux for Operation 626 '%mul_4_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_53, i32 %tmp_22'
ST_14 : Operation 626 [3/3] (6.03ns)   --->   "%mul_4_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_53, i32 %tmp_22" [src/conv3.cpp:51]   --->   Operation 626 'fmul' 'mul_4_1' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 627 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_96 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30" [src/conv3.cpp:51]   --->   Operation 627 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_96' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 628 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_97 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35" [src/conv3.cpp:51]   --->   Operation 628 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_97' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 629 [1/1] (0.42ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_96, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_97, i1 %tmp_30" [src/conv3.cpp:51]   --->   Operation 629 'mux' 'tmp_23' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 630 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_98 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_42" [src/conv3.cpp:51]   --->   Operation 630 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_98' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 631 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_99 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_47" [src/conv3.cpp:51]   --->   Operation 631 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_99' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 632 [1/1] (0.42ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_98, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_99, i1 %tmp_31" [src/conv3.cpp:51]   --->   Operation 632 'mux' 'tmp_24' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 633 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_100 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_54" [src/conv3.cpp:51]   --->   Operation 633 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_100' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 634 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_101 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_59" [src/conv3.cpp:51]   --->   Operation 634 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_101' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : [1/1] (0.86ns)   --->   Input mux for Operation 635 '%add52_5 = fadd i32 %add52_s, i32 %mul_5'
ST_15 : Operation 635 [4/4] (5.57ns)   --->   "%add52_5 = fadd i32 %add52_s, i32 %mul_5" [src/conv3.cpp:51]   --->   Operation 635 'fadd' 'add52_5' <Predicate = (!icmp_ln39)> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 636 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_47, i32 %tmp_19" [src/conv3.cpp:51]   --->   Operation 636 'fmul' 'mul_3_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 637 [1/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_49, i32 %tmp_20" [src/conv3.cpp:51]   --->   Operation 637 'fmul' 'mul_3_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 638 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_51, i32 %tmp_21" [src/conv3.cpp:51]   --->   Operation 638 'fmul' 'mul_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 639 [2/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_53, i32 %tmp_22" [src/conv3.cpp:51]   --->   Operation 639 'fmul' 'mul_4_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (0.97ns)   --->   Input mux for Operation 640 '%mul_4_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_55, i32 %tmp_23'
ST_15 : Operation 640 [3/3] (6.03ns)   --->   "%mul_4_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_55, i32 %tmp_23" [src/conv3.cpp:51]   --->   Operation 640 'fmul' 'mul_4_2' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (0.97ns)   --->   Input mux for Operation 641 '%mul_4_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_57, i32 %tmp_24'
ST_15 : Operation 641 [3/3] (6.03ns)   --->   "%mul_4_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_57, i32 %tmp_24" [src/conv3.cpp:51]   --->   Operation 641 'fmul' 'mul_4_3' <Predicate = (!icmp_ln39)> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 642 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_100 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_54" [src/conv3.cpp:51]   --->   Operation 642 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_100' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 643 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_101 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_59" [src/conv3.cpp:51]   --->   Operation 643 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_101' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 644 [1/1] (0.42ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_100, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_101, i1 %tmp_32" [src/conv3.cpp:51]   --->   Operation 644 'mux' 'tmp_25' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 645 [3/4] (6.43ns)   --->   "%add52_5 = fadd i32 %add52_s, i32 %mul_5" [src/conv3.cpp:51]   --->   Operation 645 'fadd' 'add52_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 646 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_51, i32 %tmp_21" [src/conv3.cpp:51]   --->   Operation 646 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 647 [1/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_53, i32 %tmp_22" [src/conv3.cpp:51]   --->   Operation 647 'fmul' 'mul_4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 648 [2/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_55, i32 %tmp_23" [src/conv3.cpp:51]   --->   Operation 648 'fmul' 'mul_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 649 [2/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_57, i32 %tmp_24" [src/conv3.cpp:51]   --->   Operation 649 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.97ns)   --->   Input mux for Operation 650 '%mul_4_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_59, i32 %tmp_25'
ST_16 : Operation 650 [3/3] (6.03ns)   --->   "%mul_4_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_59, i32 %tmp_25" [src/conv3.cpp:51]   --->   Operation 650 'fmul' 'mul_4_4' <Predicate = true> <Delay = 6.03> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 651 [2/4] (6.43ns)   --->   "%add52_5 = fadd i32 %add52_s, i32 %mul_5" [src/conv3.cpp:51]   --->   Operation 651 'fadd' 'add52_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 652 [1/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_55, i32 %tmp_23" [src/conv3.cpp:51]   --->   Operation 652 'fmul' 'mul_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 653 [1/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_57, i32 %tmp_24" [src/conv3.cpp:51]   --->   Operation 653 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 654 [2/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_59, i32 %tmp_25" [src/conv3.cpp:51]   --->   Operation 654 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 655 [1/4] (6.43ns)   --->   "%add52_5 = fadd i32 %add52_s, i32 %mul_5" [src/conv3.cpp:51]   --->   Operation 655 'fadd' 'add52_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 656 [1/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_59, i32 %tmp_25" [src/conv3.cpp:51]   --->   Operation 656 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : [1/1] (0.86ns)   --->   Input mux for Operation 657 '%add52_6 = fadd i32 %add52_5, i32 %mul_6'
ST_19 : Operation 657 [4/4] (5.57ns)   --->   "%add52_6 = fadd i32 %add52_5, i32 %mul_6" [src/conv3.cpp:51]   --->   Operation 657 'fadd' 'add52_6' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 658 [3/4] (6.43ns)   --->   "%add52_6 = fadd i32 %add52_5, i32 %mul_6" [src/conv3.cpp:51]   --->   Operation 658 'fadd' 'add52_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 659 [2/4] (6.43ns)   --->   "%add52_6 = fadd i32 %add52_5, i32 %mul_6" [src/conv3.cpp:51]   --->   Operation 659 'fadd' 'add52_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 660 [1/4] (6.43ns)   --->   "%add52_6 = fadd i32 %add52_5, i32 %mul_6" [src/conv3.cpp:51]   --->   Operation 660 'fadd' 'add52_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : [1/1] (0.86ns)   --->   Input mux for Operation 661 '%add52_7 = fadd i32 %add52_6, i32 %mul_7'
ST_23 : Operation 661 [4/4] (5.57ns)   --->   "%add52_7 = fadd i32 %add52_6, i32 %mul_7" [src/conv3.cpp:51]   --->   Operation 661 'fadd' 'add52_7' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 662 [3/4] (6.43ns)   --->   "%add52_7 = fadd i32 %add52_6, i32 %mul_7" [src/conv3.cpp:51]   --->   Operation 662 'fadd' 'add52_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 663 [2/4] (6.43ns)   --->   "%add52_7 = fadd i32 %add52_6, i32 %mul_7" [src/conv3.cpp:51]   --->   Operation 663 'fadd' 'add52_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 664 [1/4] (6.43ns)   --->   "%add52_7 = fadd i32 %add52_6, i32 %mul_7" [src/conv3.cpp:51]   --->   Operation 664 'fadd' 'add52_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : [1/1] (0.86ns)   --->   Input mux for Operation 665 '%add52_1 = fadd i32 %add52_7, i32 %mul_1'
ST_27 : Operation 665 [4/4] (5.57ns)   --->   "%add52_1 = fadd i32 %add52_7, i32 %mul_1" [src/conv3.cpp:51]   --->   Operation 665 'fadd' 'add52_1' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 666 [3/4] (6.43ns)   --->   "%add52_1 = fadd i32 %add52_7, i32 %mul_1" [src/conv3.cpp:51]   --->   Operation 666 'fadd' 'add52_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 667 [2/4] (6.43ns)   --->   "%add52_1 = fadd i32 %add52_7, i32 %mul_1" [src/conv3.cpp:51]   --->   Operation 667 'fadd' 'add52_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 668 [1/4] (6.43ns)   --->   "%add52_1 = fadd i32 %add52_7, i32 %mul_1" [src/conv3.cpp:51]   --->   Operation 668 'fadd' 'add52_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : [1/1] (0.86ns)   --->   Input mux for Operation 669 '%add52_1_1 = fadd i32 %add52_1, i32 %mul_1_1'
ST_31 : Operation 669 [4/4] (5.57ns)   --->   "%add52_1_1 = fadd i32 %add52_1, i32 %mul_1_1" [src/conv3.cpp:51]   --->   Operation 669 'fadd' 'add52_1_1' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 670 [3/4] (6.43ns)   --->   "%add52_1_1 = fadd i32 %add52_1, i32 %mul_1_1" [src/conv3.cpp:51]   --->   Operation 670 'fadd' 'add52_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 671 [2/4] (6.43ns)   --->   "%add52_1_1 = fadd i32 %add52_1, i32 %mul_1_1" [src/conv3.cpp:51]   --->   Operation 671 'fadd' 'add52_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 672 [1/4] (6.43ns)   --->   "%add52_1_1 = fadd i32 %add52_1, i32 %mul_1_1" [src/conv3.cpp:51]   --->   Operation 672 'fadd' 'add52_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : [1/1] (0.86ns)   --->   Input mux for Operation 673 '%add52_1_2 = fadd i32 %add52_1_1, i32 %mul_1_2'
ST_35 : Operation 673 [4/4] (5.57ns)   --->   "%add52_1_2 = fadd i32 %add52_1_1, i32 %mul_1_2" [src/conv3.cpp:51]   --->   Operation 673 'fadd' 'add52_1_2' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 674 [3/4] (6.43ns)   --->   "%add52_1_2 = fadd i32 %add52_1_1, i32 %mul_1_2" [src/conv3.cpp:51]   --->   Operation 674 'fadd' 'add52_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 675 [2/4] (6.43ns)   --->   "%add52_1_2 = fadd i32 %add52_1_1, i32 %mul_1_2" [src/conv3.cpp:51]   --->   Operation 675 'fadd' 'add52_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 676 [1/4] (6.43ns)   --->   "%add52_1_2 = fadd i32 %add52_1_1, i32 %mul_1_2" [src/conv3.cpp:51]   --->   Operation 676 'fadd' 'add52_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : [1/1] (0.86ns)   --->   Input mux for Operation 677 '%add52_1_3 = fadd i32 %add52_1_2, i32 %mul_1_3'
ST_39 : Operation 677 [4/4] (5.57ns)   --->   "%add52_1_3 = fadd i32 %add52_1_2, i32 %mul_1_3" [src/conv3.cpp:51]   --->   Operation 677 'fadd' 'add52_1_3' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 678 [3/4] (6.43ns)   --->   "%add52_1_3 = fadd i32 %add52_1_2, i32 %mul_1_3" [src/conv3.cpp:51]   --->   Operation 678 'fadd' 'add52_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 679 [2/4] (6.43ns)   --->   "%add52_1_3 = fadd i32 %add52_1_2, i32 %mul_1_3" [src/conv3.cpp:51]   --->   Operation 679 'fadd' 'add52_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 680 [1/4] (6.43ns)   --->   "%add52_1_3 = fadd i32 %add52_1_2, i32 %mul_1_3" [src/conv3.cpp:51]   --->   Operation 680 'fadd' 'add52_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : [1/1] (0.86ns)   --->   Input mux for Operation 681 '%add52_1_4 = fadd i32 %add52_1_3, i32 %mul_1_4'
ST_43 : Operation 681 [4/4] (5.57ns)   --->   "%add52_1_4 = fadd i32 %add52_1_3, i32 %mul_1_4" [src/conv3.cpp:51]   --->   Operation 681 'fadd' 'add52_1_4' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 682 [3/4] (6.43ns)   --->   "%add52_1_4 = fadd i32 %add52_1_3, i32 %mul_1_4" [src/conv3.cpp:51]   --->   Operation 682 'fadd' 'add52_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 683 [2/4] (6.43ns)   --->   "%add52_1_4 = fadd i32 %add52_1_3, i32 %mul_1_4" [src/conv3.cpp:51]   --->   Operation 683 'fadd' 'add52_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 684 [1/4] (6.43ns)   --->   "%add52_1_4 = fadd i32 %add52_1_3, i32 %mul_1_4" [src/conv3.cpp:51]   --->   Operation 684 'fadd' 'add52_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : [1/1] (0.86ns)   --->   Input mux for Operation 685 '%add52_2 = fadd i32 %add52_1_4, i32 %mul_2'
ST_47 : Operation 685 [4/4] (5.57ns)   --->   "%add52_2 = fadd i32 %add52_1_4, i32 %mul_2" [src/conv3.cpp:51]   --->   Operation 685 'fadd' 'add52_2' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 686 [3/4] (6.43ns)   --->   "%add52_2 = fadd i32 %add52_1_4, i32 %mul_2" [src/conv3.cpp:51]   --->   Operation 686 'fadd' 'add52_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 687 [2/4] (6.43ns)   --->   "%add52_2 = fadd i32 %add52_1_4, i32 %mul_2" [src/conv3.cpp:51]   --->   Operation 687 'fadd' 'add52_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 688 [1/4] (6.43ns)   --->   "%add52_2 = fadd i32 %add52_1_4, i32 %mul_2" [src/conv3.cpp:51]   --->   Operation 688 'fadd' 'add52_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : [1/1] (0.86ns)   --->   Input mux for Operation 689 '%add52_2_1 = fadd i32 %add52_2, i32 %mul_2_1'
ST_51 : Operation 689 [4/4] (5.57ns)   --->   "%add52_2_1 = fadd i32 %add52_2, i32 %mul_2_1" [src/conv3.cpp:51]   --->   Operation 689 'fadd' 'add52_2_1' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 690 [3/4] (6.43ns)   --->   "%add52_2_1 = fadd i32 %add52_2, i32 %mul_2_1" [src/conv3.cpp:51]   --->   Operation 690 'fadd' 'add52_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 691 [2/4] (6.43ns)   --->   "%add52_2_1 = fadd i32 %add52_2, i32 %mul_2_1" [src/conv3.cpp:51]   --->   Operation 691 'fadd' 'add52_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 692 [1/4] (6.43ns)   --->   "%add52_2_1 = fadd i32 %add52_2, i32 %mul_2_1" [src/conv3.cpp:51]   --->   Operation 692 'fadd' 'add52_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : [1/1] (0.86ns)   --->   Input mux for Operation 693 '%add52_2_2 = fadd i32 %add52_2_1, i32 %mul_2_2'
ST_55 : Operation 693 [4/4] (5.57ns)   --->   "%add52_2_2 = fadd i32 %add52_2_1, i32 %mul_2_2" [src/conv3.cpp:51]   --->   Operation 693 'fadd' 'add52_2_2' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 694 [3/4] (6.43ns)   --->   "%add52_2_2 = fadd i32 %add52_2_1, i32 %mul_2_2" [src/conv3.cpp:51]   --->   Operation 694 'fadd' 'add52_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 695 [2/4] (6.43ns)   --->   "%add52_2_2 = fadd i32 %add52_2_1, i32 %mul_2_2" [src/conv3.cpp:51]   --->   Operation 695 'fadd' 'add52_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 696 [1/4] (6.43ns)   --->   "%add52_2_2 = fadd i32 %add52_2_1, i32 %mul_2_2" [src/conv3.cpp:51]   --->   Operation 696 'fadd' 'add52_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : [1/1] (0.86ns)   --->   Input mux for Operation 697 '%add52_2_3 = fadd i32 %add52_2_2, i32 %mul_2_3'
ST_59 : Operation 697 [4/4] (5.57ns)   --->   "%add52_2_3 = fadd i32 %add52_2_2, i32 %mul_2_3" [src/conv3.cpp:51]   --->   Operation 697 'fadd' 'add52_2_3' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 698 [3/4] (6.43ns)   --->   "%add52_2_3 = fadd i32 %add52_2_2, i32 %mul_2_3" [src/conv3.cpp:51]   --->   Operation 698 'fadd' 'add52_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 699 [2/4] (6.43ns)   --->   "%add52_2_3 = fadd i32 %add52_2_2, i32 %mul_2_3" [src/conv3.cpp:51]   --->   Operation 699 'fadd' 'add52_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 700 [1/4] (6.43ns)   --->   "%add52_2_3 = fadd i32 %add52_2_2, i32 %mul_2_3" [src/conv3.cpp:51]   --->   Operation 700 'fadd' 'add52_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 0.00>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : [1/1] (0.86ns)   --->   Input mux for Operation 701 '%add52_2_4 = fadd i32 %add52_2_3, i32 %mul_2_4'
ST_64 : Operation 701 [4/4] (5.57ns)   --->   "%add52_2_4 = fadd i32 %add52_2_3, i32 %mul_2_4" [src/conv3.cpp:51]   --->   Operation 701 'fadd' 'add52_2_4' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 702 [3/4] (6.43ns)   --->   "%add52_2_4 = fadd i32 %add52_2_3, i32 %mul_2_4" [src/conv3.cpp:51]   --->   Operation 702 'fadd' 'add52_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 703 [2/4] (6.43ns)   --->   "%add52_2_4 = fadd i32 %add52_2_3, i32 %mul_2_4" [src/conv3.cpp:51]   --->   Operation 703 'fadd' 'add52_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 704 [1/4] (6.43ns)   --->   "%add52_2_4 = fadd i32 %add52_2_3, i32 %mul_2_4" [src/conv3.cpp:51]   --->   Operation 704 'fadd' 'add52_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : [1/1] (0.86ns)   --->   Input mux for Operation 705 '%add52_3 = fadd i32 %add52_2_4, i32 %mul_3'
ST_68 : Operation 705 [4/4] (5.57ns)   --->   "%add52_3 = fadd i32 %add52_2_4, i32 %mul_3" [src/conv3.cpp:51]   --->   Operation 705 'fadd' 'add52_3' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 706 [3/4] (6.43ns)   --->   "%add52_3 = fadd i32 %add52_2_4, i32 %mul_3" [src/conv3.cpp:51]   --->   Operation 706 'fadd' 'add52_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 707 [2/4] (6.43ns)   --->   "%add52_3 = fadd i32 %add52_2_4, i32 %mul_3" [src/conv3.cpp:51]   --->   Operation 707 'fadd' 'add52_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 708 [1/4] (6.43ns)   --->   "%add52_3 = fadd i32 %add52_2_4, i32 %mul_3" [src/conv3.cpp:51]   --->   Operation 708 'fadd' 'add52_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : [1/1] (0.86ns)   --->   Input mux for Operation 709 '%add52_3_1 = fadd i32 %add52_3, i32 %mul_3_1'
ST_72 : Operation 709 [4/4] (5.57ns)   --->   "%add52_3_1 = fadd i32 %add52_3, i32 %mul_3_1" [src/conv3.cpp:51]   --->   Operation 709 'fadd' 'add52_3_1' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 710 [3/4] (6.43ns)   --->   "%add52_3_1 = fadd i32 %add52_3, i32 %mul_3_1" [src/conv3.cpp:51]   --->   Operation 710 'fadd' 'add52_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 711 [2/4] (6.43ns)   --->   "%add52_3_1 = fadd i32 %add52_3, i32 %mul_3_1" [src/conv3.cpp:51]   --->   Operation 711 'fadd' 'add52_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 712 [1/4] (6.43ns)   --->   "%add52_3_1 = fadd i32 %add52_3, i32 %mul_3_1" [src/conv3.cpp:51]   --->   Operation 712 'fadd' 'add52_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : [1/1] (0.86ns)   --->   Input mux for Operation 713 '%add52_3_2 = fadd i32 %add52_3_1, i32 %mul_3_2'
ST_76 : Operation 713 [4/4] (5.57ns)   --->   "%add52_3_2 = fadd i32 %add52_3_1, i32 %mul_3_2" [src/conv3.cpp:51]   --->   Operation 713 'fadd' 'add52_3_2' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 714 [3/4] (6.43ns)   --->   "%add52_3_2 = fadd i32 %add52_3_1, i32 %mul_3_2" [src/conv3.cpp:51]   --->   Operation 714 'fadd' 'add52_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 715 [2/4] (6.43ns)   --->   "%add52_3_2 = fadd i32 %add52_3_1, i32 %mul_3_2" [src/conv3.cpp:51]   --->   Operation 715 'fadd' 'add52_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 716 [1/4] (6.43ns)   --->   "%add52_3_2 = fadd i32 %add52_3_1, i32 %mul_3_2" [src/conv3.cpp:51]   --->   Operation 716 'fadd' 'add52_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : [1/1] (0.86ns)   --->   Input mux for Operation 717 '%add52_3_3 = fadd i32 %add52_3_2, i32 %mul_3_3'
ST_80 : Operation 717 [4/4] (5.57ns)   --->   "%add52_3_3 = fadd i32 %add52_3_2, i32 %mul_3_3" [src/conv3.cpp:51]   --->   Operation 717 'fadd' 'add52_3_3' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 718 [3/4] (6.43ns)   --->   "%add52_3_3 = fadd i32 %add52_3_2, i32 %mul_3_3" [src/conv3.cpp:51]   --->   Operation 718 'fadd' 'add52_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 719 [2/4] (6.43ns)   --->   "%add52_3_3 = fadd i32 %add52_3_2, i32 %mul_3_3" [src/conv3.cpp:51]   --->   Operation 719 'fadd' 'add52_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 720 [1/4] (6.43ns)   --->   "%add52_3_3 = fadd i32 %add52_3_2, i32 %mul_3_3" [src/conv3.cpp:51]   --->   Operation 720 'fadd' 'add52_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : [1/1] (0.86ns)   --->   Input mux for Operation 721 '%add52_3_4 = fadd i32 %add52_3_3, i32 %mul_3_4'
ST_84 : Operation 721 [4/4] (5.57ns)   --->   "%add52_3_4 = fadd i32 %add52_3_3, i32 %mul_3_4" [src/conv3.cpp:51]   --->   Operation 721 'fadd' 'add52_3_4' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 722 [3/4] (6.43ns)   --->   "%add52_3_4 = fadd i32 %add52_3_3, i32 %mul_3_4" [src/conv3.cpp:51]   --->   Operation 722 'fadd' 'add52_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 723 [2/4] (6.43ns)   --->   "%add52_3_4 = fadd i32 %add52_3_3, i32 %mul_3_4" [src/conv3.cpp:51]   --->   Operation 723 'fadd' 'add52_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 724 [1/4] (6.43ns)   --->   "%add52_3_4 = fadd i32 %add52_3_3, i32 %mul_3_4" [src/conv3.cpp:51]   --->   Operation 724 'fadd' 'add52_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : [1/1] (0.86ns)   --->   Input mux for Operation 725 '%add52_4 = fadd i32 %add52_3_4, i32 %mul_4'
ST_88 : Operation 725 [4/4] (5.57ns)   --->   "%add52_4 = fadd i32 %add52_3_4, i32 %mul_4" [src/conv3.cpp:51]   --->   Operation 725 'fadd' 'add52_4' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 726 [3/4] (6.43ns)   --->   "%add52_4 = fadd i32 %add52_3_4, i32 %mul_4" [src/conv3.cpp:51]   --->   Operation 726 'fadd' 'add52_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 727 [2/4] (6.43ns)   --->   "%add52_4 = fadd i32 %add52_3_4, i32 %mul_4" [src/conv3.cpp:51]   --->   Operation 727 'fadd' 'add52_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 728 [1/4] (6.43ns)   --->   "%add52_4 = fadd i32 %add52_3_4, i32 %mul_4" [src/conv3.cpp:51]   --->   Operation 728 'fadd' 'add52_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : [1/1] (0.86ns)   --->   Input mux for Operation 729 '%add52_4_1 = fadd i32 %add52_4, i32 %mul_4_1'
ST_92 : Operation 729 [4/4] (5.57ns)   --->   "%add52_4_1 = fadd i32 %add52_4, i32 %mul_4_1" [src/conv3.cpp:51]   --->   Operation 729 'fadd' 'add52_4_1' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.43>
ST_93 : Operation 730 [3/4] (6.43ns)   --->   "%add52_4_1 = fadd i32 %add52_4, i32 %mul_4_1" [src/conv3.cpp:51]   --->   Operation 730 'fadd' 'add52_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 731 [2/4] (6.43ns)   --->   "%add52_4_1 = fadd i32 %add52_4, i32 %mul_4_1" [src/conv3.cpp:51]   --->   Operation 731 'fadd' 'add52_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 754 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 754 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 95 <SV = 94> <Delay = 6.43>
ST_95 : Operation 732 [1/4] (6.43ns)   --->   "%add52_4_1 = fadd i32 %add52_4, i32 %mul_4_1" [src/conv3.cpp:51]   --->   Operation 732 'fadd' 'add52_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.43>
ST_96 : [1/1] (0.86ns)   --->   Input mux for Operation 733 '%add52_4_2 = fadd i32 %add52_4_1, i32 %mul_4_2'
ST_96 : Operation 733 [4/4] (5.57ns)   --->   "%add52_4_2 = fadd i32 %add52_4_1, i32 %mul_4_2" [src/conv3.cpp:51]   --->   Operation 733 'fadd' 'add52_4_2' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.43>
ST_97 : Operation 734 [3/4] (6.43ns)   --->   "%add52_4_2 = fadd i32 %add52_4_1, i32 %mul_4_2" [src/conv3.cpp:51]   --->   Operation 734 'fadd' 'add52_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 735 [2/4] (6.43ns)   --->   "%add52_4_2 = fadd i32 %add52_4_1, i32 %mul_4_2" [src/conv3.cpp:51]   --->   Operation 735 'fadd' 'add52_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.43>
ST_99 : Operation 736 [1/4] (6.43ns)   --->   "%add52_4_2 = fadd i32 %add52_4_1, i32 %mul_4_2" [src/conv3.cpp:51]   --->   Operation 736 'fadd' 'add52_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.43>
ST_100 : [1/1] (0.86ns)   --->   Input mux for Operation 737 '%add52_4_3 = fadd i32 %add52_4_2, i32 %mul_4_3'
ST_100 : Operation 737 [4/4] (5.57ns)   --->   "%add52_4_3 = fadd i32 %add52_4_2, i32 %mul_4_3" [src/conv3.cpp:51]   --->   Operation 737 'fadd' 'add52_4_3' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.43>
ST_101 : Operation 738 [3/4] (6.43ns)   --->   "%add52_4_3 = fadd i32 %add52_4_2, i32 %mul_4_3" [src/conv3.cpp:51]   --->   Operation 738 'fadd' 'add52_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 739 [2/4] (6.43ns)   --->   "%add52_4_3 = fadd i32 %add52_4_2, i32 %mul_4_3" [src/conv3.cpp:51]   --->   Operation 739 'fadd' 'add52_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.43>
ST_103 : Operation 740 [1/4] (6.43ns)   --->   "%add52_4_3 = fadd i32 %add52_4_2, i32 %mul_4_3" [src/conv3.cpp:51]   --->   Operation 740 'fadd' 'add52_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.43>
ST_104 : [1/1] (0.86ns)   --->   Input mux for Operation 741 '%add52_4_4 = fadd i32 %add52_4_3, i32 %mul_4_4'
ST_104 : Operation 741 [4/4] (5.57ns)   --->   "%add52_4_4 = fadd i32 %add52_4_3, i32 %mul_4_4" [src/conv3.cpp:51]   --->   Operation 741 'fadd' 'add52_4_4' <Predicate = true> <Delay = 5.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.43>
ST_105 : Operation 742 [3/4] (6.43ns)   --->   "%add52_4_4 = fadd i32 %add52_4_3, i32 %mul_4_4" [src/conv3.cpp:51]   --->   Operation 742 'fadd' 'add52_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 743 [2/4] (6.43ns)   --->   "%add52_4_4 = fadd i32 %add52_4_3, i32 %mul_4_4" [src/conv3.cpp:51]   --->   Operation 743 'fadd' 'add52_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.43>
ST_107 : Operation 744 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 744 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 745 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40800, i64 40800, i64 40800"   --->   Operation 745 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 746 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 746 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 747 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 14, i32 0, i32 0, i32 0, void @empty_25" [src/conv3.cpp:43]   --->   Operation 747 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 748 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv3.cpp:42]   --->   Operation 748 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 749 [1/4] (6.43ns)   --->   "%add52_4_4 = fadd i32 %add52_4_3, i32 %mul_4_4" [src/conv3.cpp:51]   --->   Operation 749 'fadd' 'add52_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 1.23>
ST_108 : Operation 750 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %add52_4_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10" [src/conv3.cpp:51]   --->   Operation 750 'store' 'store_ln51' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_108 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx517.exit" [src/conv3.cpp:51]   --->   Operation 751 'br' 'br_ln51' <Predicate = (!tmp)> <Delay = 0.00>
ST_108 : Operation 752 [1/1] (1.23ns)   --->   "%store_ln51 = store i32 %add52_4_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11" [src/conv3.cpp:51]   --->   Operation 752 'store' 'store_ln51' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_108 : Operation 753 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx517.exit" [src/conv3.cpp:51]   --->   Operation 753 'br' 'br_ln51' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten79') [14]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten79' [15]  (0.427 ns)

 <State 2>: 5.688ns
The critical path consists of the following:
	'load' operation ('indvar_flatten23_load', src/conv3.cpp:41) on local variable 'indvar_flatten23' [23]  (0.000 ns)
	'icmp' operation ('icmp_ln41', src/conv3.cpp:41) [42]  (0.798 ns)
	'select' operation ('select_ln39_1', src/conv3.cpp:39) [47]  (0.384 ns)
	'add' operation ('add_ln51', src/conv3.cpp:51) [51]  (0.776 ns)
	'add' operation ('add_ln51_1', src/conv3.cpp:51) [125]  (0.787 ns)
	'add' operation ('add_ln51_2', src/conv3.cpp:51) [130]  (0.853 ns)
	'add' operation ('add_ln51_11', src/conv3.cpp:51) [176]  (0.853 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_2', src/conv3.cpp:51) [178]  (0.000 ns)
	'load' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_12', src/conv3.cpp:51) on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_1' [202]  (1.237 ns)

 <State 3>: 4.029ns
The critical path consists of the following:
	'add' operation ('add_ln49_2', src/conv3.cpp:49) [275]  (0.765 ns)
	'icmp' operation ('icmp_ln51_3', src/conv3.cpp:51) [276]  (0.776 ns)
	'select' operation ('select_ln51_2', src/conv3.cpp:51) [278]  (0.398 ns)
	'add' operation ('add_ln51_28', src/conv3.cpp:51) [280]  (0.853 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_38', src/conv3.cpp:51) [282]  (0.000 ns)
	'load' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_48', src/conv3.cpp:51) on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_1' [303]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.979 ns)
'fmul' operation ('mul', src/conv3.cpp:51) [205]  (6.037 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:51) [205]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:51) [205]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5', src/conv3.cpp:51) [273]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7', src/conv3.cpp:51) [339]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1', src/conv3.cpp:51) [349]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_3', src/conv3.cpp:51) [359]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv3.cpp:51) [369]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_2', src/conv3.cpp:51) [379]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_4', src/conv3.cpp:51) [389]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_1', src/conv3.cpp:51) [399]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_3', src/conv3.cpp:51) [409]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4', src/conv3.cpp:51) [419]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_2', src/conv3.cpp:51) [429]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_4', src/conv3.cpp:51) [439]  (7.016 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_6', src/conv3.cpp:51) [307]  (5.572 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_6', src/conv3.cpp:51) [307]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_6', src/conv3.cpp:51) [307]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_6', src/conv3.cpp:51) [307]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_7', src/conv3.cpp:51) [340]  (5.572 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_7', src/conv3.cpp:51) [340]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_7', src/conv3.cpp:51) [340]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_7', src/conv3.cpp:51) [340]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_1', src/conv3.cpp:51) [345]  (5.572 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1', src/conv3.cpp:51) [345]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1', src/conv3.cpp:51) [345]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1', src/conv3.cpp:51) [345]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_1_1', src/conv3.cpp:51) [350]  (5.572 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_1', src/conv3.cpp:51) [350]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_1', src/conv3.cpp:51) [350]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_1', src/conv3.cpp:51) [350]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_1_2', src/conv3.cpp:51) [355]  (5.572 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_2', src/conv3.cpp:51) [355]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_2', src/conv3.cpp:51) [355]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_2', src/conv3.cpp:51) [355]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_1_3', src/conv3.cpp:51) [360]  (5.572 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_3', src/conv3.cpp:51) [360]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_3', src/conv3.cpp:51) [360]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_3', src/conv3.cpp:51) [360]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_1_4', src/conv3.cpp:51) [365]  (5.572 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_4', src/conv3.cpp:51) [365]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_4', src/conv3.cpp:51) [365]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_1_4', src/conv3.cpp:51) [365]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_2', src/conv3.cpp:51) [370]  (5.572 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2', src/conv3.cpp:51) [370]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2', src/conv3.cpp:51) [370]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2', src/conv3.cpp:51) [370]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_2_1', src/conv3.cpp:51) [375]  (5.572 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_1', src/conv3.cpp:51) [375]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_1', src/conv3.cpp:51) [375]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_1', src/conv3.cpp:51) [375]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_2_2', src/conv3.cpp:51) [380]  (5.572 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_2', src/conv3.cpp:51) [380]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_2', src/conv3.cpp:51) [380]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_2', src/conv3.cpp:51) [380]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_2_3', src/conv3.cpp:51) [385]  (5.572 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_3', src/conv3.cpp:51) [385]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_3', src/conv3.cpp:51) [385]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_3', src/conv3.cpp:51) [385]  (6.437 ns)

 <State 63>: 0.000ns
The critical path consists of the following:

 <State 64>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_2_4', src/conv3.cpp:51) [390]  (5.572 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_4', src/conv3.cpp:51) [390]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_4', src/conv3.cpp:51) [390]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_2_4', src/conv3.cpp:51) [390]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_3', src/conv3.cpp:51) [395]  (5.572 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3', src/conv3.cpp:51) [395]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3', src/conv3.cpp:51) [395]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3', src/conv3.cpp:51) [395]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_3_1', src/conv3.cpp:51) [400]  (5.572 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_1', src/conv3.cpp:51) [400]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_1', src/conv3.cpp:51) [400]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_1', src/conv3.cpp:51) [400]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_3_2', src/conv3.cpp:51) [405]  (5.572 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_2', src/conv3.cpp:51) [405]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_2', src/conv3.cpp:51) [405]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_2', src/conv3.cpp:51) [405]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_3_3', src/conv3.cpp:51) [410]  (5.572 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_3', src/conv3.cpp:51) [410]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_3', src/conv3.cpp:51) [410]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_3', src/conv3.cpp:51) [410]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_3_4', src/conv3.cpp:51) [415]  (5.572 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_4', src/conv3.cpp:51) [415]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_4', src/conv3.cpp:51) [415]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_3_4', src/conv3.cpp:51) [415]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_4', src/conv3.cpp:51) [420]  (5.572 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4', src/conv3.cpp:51) [420]  (6.437 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4', src/conv3.cpp:51) [420]  (6.437 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4', src/conv3.cpp:51) [420]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_4_1', src/conv3.cpp:51) [425]  (5.572 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_1', src/conv3.cpp:51) [425]  (6.437 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_1', src/conv3.cpp:51) [425]  (6.437 ns)

 <State 95>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_1', src/conv3.cpp:51) [425]  (6.437 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_4_2', src/conv3.cpp:51) [430]  (5.572 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_2', src/conv3.cpp:51) [430]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_2', src/conv3.cpp:51) [430]  (6.437 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_2', src/conv3.cpp:51) [430]  (6.437 ns)

 <State 100>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_4_3', src/conv3.cpp:51) [435]  (5.572 ns)

 <State 101>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_3', src/conv3.cpp:51) [435]  (6.437 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_3', src/conv3.cpp:51) [435]  (6.437 ns)

 <State 103>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_3', src/conv3.cpp:51) [435]  (6.437 ns)

 <State 104>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.865 ns)
'fadd' operation ('add52_4_4', src/conv3.cpp:51) [440]  (5.572 ns)

 <State 105>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_4', src/conv3.cpp:51) [440]  (6.437 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_4', src/conv3.cpp:51) [440]  (6.437 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add52_4_4', src/conv3.cpp:51) [440]  (6.437 ns)

 <State 108>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln51', src/conv3.cpp:51) of variable 'add52_4_4', src/conv3.cpp:51 on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_1' [443]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
