Analysis & Synthesis report for EdgeDetection
Sun Mar 29 20:52:55 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
 16. Source assignments for buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
 17. Source assignments for buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
 18. Source assignments for buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
 19. Source assignments for buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
 20. Source assignments for buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
 21. Source assignments for buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram
 22. Source assignments for buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram
 23. Source assignments for buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram
 24. Source assignments for buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram
 25. Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer
 26. Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component
 27. Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component
 28. Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component
 29. Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component
 30. Parameter Settings for User Entity Instance: gauss_filter:gauss0
 31. Parameter Settings for User Entity Instance: buf_gauss_to_sobel:buffor
 32. Parameter Settings for User Entity Instance: buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component
 33. Parameter Settings for User Entity Instance: buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component
 34. Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_value
 35. Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component
 36. Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component
 37. Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_angle
 38. Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component
 39. Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component
 40. Parameter Settings for User Entity Instance: threshold:thresholde
 41. Parameter Settings for Inferred Entity Instance: gauss_filter:gauss0|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: gauss_filter:gauss0|lpm_mult:Mult0
 43. scfifo Parameter Settings by Entity Instance
 44. lpm_mult Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "threshold:thresholde"
 46. Port Connectivity Checks: "n_max_suppression:suppression"
 47. Port Connectivity Checks: "buf_sobel_to_threshold:buffor_angle"
 48. Port Connectivity Checks: "sobel_operator:sobel"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 29 20:52:55 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; EdgeDetection                               ;
; Top-level Entity Name              ; edge_detection                              ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 2,412                                       ;
;     Total combinational functions  ; 2,060                                       ;
;     Dedicated logic registers      ; 814                                         ;
; Total registers                    ; 814                                         ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 36,864                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31I7AD  ;                    ;
; Top-level entity name                                            ; edge_detection     ; EdgeDetection      ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; edge_detection.v                   ; yes             ; User Verilog HDL File        ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v                   ;         ;
; buffer_gauss_to_sobel.v            ; yes             ; User Verilog HDL File        ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v            ;         ;
; buffer_sobel_to_nonmaxsupression.v ; yes             ; User Verilog HDL File        ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v ;         ;
; fifo_memory504.v                   ; yes             ; User Wizard-Generated File   ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v                   ;         ;
; fifo_memory502.v                   ; yes             ; User Wizard-Generated File   ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v                   ;         ;
; non_max_suppression.v              ; yes             ; User Verilog HDL File        ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/non_max_suppression.v              ;         ;
; thresholding.v                     ; yes             ; User Verilog HDL File        ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/thresholding.v                     ;         ;
; sobel_operator.v                   ; yes             ; User Verilog HDL File        ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v                   ;         ;
; buf_to_gauss.v                     ; yes             ; User Verilog HDL File        ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v                     ;         ;
; fifo_memory506.v                   ; yes             ; User Wizard-Generated File   ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v                   ;         ;
; gauss_filter.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv                    ;         ;
; rgb_to_grayscale.v                 ; yes             ; User Verilog HDL File        ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/rgb_to_grayscale.v                 ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                       ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                    ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                     ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                     ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                     ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                     ;         ;
; aglobal181.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                   ;         ;
; db/scfifo_ir41.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_ir41.tdf                 ;         ;
; db/a_dpfifo_9d21.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf               ;         ;
; db/altsyncram_peh1.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_peh1.tdf             ;         ;
; db/cmpr_g09.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cmpr_g09.tdf                    ;         ;
; db/cntr_rdb.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cntr_rdb.tdf                    ;         ;
; db/cntr_8e7.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cntr_8e7.tdf                    ;         ;
; db/cntr_sdb.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cntr_sdb.tdf                    ;         ;
; db/scfifo_gr41.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_gr41.tdf                 ;         ;
; db/scfifo_os41.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf                 ;         ;
; db/a_dpfifo_je21.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf               ;         ;
; db/altsyncram_dhh1.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf             ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; db/lpm_divide_7om.tdf              ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/lpm_divide_7om.tdf              ;         ;
; db/sign_div_unsign_5nh.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/sign_div_unsign_5nh.tdf         ;         ;
; db/alt_u_div_odf.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/alt_u_div_odf.tdf               ;         ;
; db/add_sub_1tc.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_1tc.tdf                 ;         ;
; db/add_sub_2tc.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_2tc.tdf                 ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                     ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;         ;
; multcore.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                     ;         ;
; bypassff.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                     ;         ;
; altshift.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                     ;         ;
; multcore.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                     ;         ;
; csa_add.inc                        ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                      ;         ;
; mpar_add.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                     ;         ;
; muleabz.inc                        ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                      ;         ;
; mul_lfrg.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                     ;         ;
; mul_boothc.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                   ;         ;
; alt_ded_mult.inc                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                 ;         ;
; alt_ded_mult_y.inc                 ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc               ;         ;
; dffpipe.inc                        ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                      ;         ;
; mpar_add.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                     ;         ;
; lpm_add_sub.tdf                    ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                  ;         ;
; addcore.inc                        ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                      ;         ;
; look_add.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                     ;         ;
; alt_stratix_add_sub.inc            ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc          ;         ;
; db/add_sub_dkh.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_dkh.tdf                 ;         ;
; db/add_sub_hkh.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_hkh.tdf                 ;         ;
; altshift.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                     ;         ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 29               ;
; Total memory bits        ; 36864            ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 886              ;
; Total fan-out            ; 9590             ;
; Average fan-out          ; 3.19             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Entity Name            ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |edge_detection                                   ; 2060 (0)            ; 814 (0)                   ; 36864       ; 0            ; 0       ; 0         ; 0         ; 29   ; 0            ; |edge_detection                                                                                                                                                           ; edge_detection         ; work         ;
;    |buf_gauss_to_sobel:buffor|                    ; 170 (68)            ; 176 (96)                  ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor                                                                                                                                 ; buf_gauss_to_sobel     ; work         ;
;       |fifo_memory504:fifo_0|                     ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0                                                                                                           ; fifo_memory504         ; work         ;
;          |scfifo:scfifo_component|                ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component                                                                                   ; scfifo                 ; work         ;
;             |scfifo_gr41:auto_generated|          ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated                                                        ; scfifo_gr41            ; work         ;
;                |a_dpfifo_9d21:dpfifo|             ; 51 (25)             ; 40 (14)                   ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo                                   ; a_dpfifo_9d21          ; work         ;
;                   |altsyncram_peh1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram           ; altsyncram_peh1        ; work         ;
;                   |cntr_8e7:usedw_counter|        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter            ; cntr_8e7               ; work         ;
;                   |cntr_rdb:rd_ptr_msb|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb               ; cntr_rdb               ; work         ;
;                   |cntr_sdb:wr_ptr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr                   ; cntr_sdb               ; work         ;
;       |fifo_memory504:fifo_1|                     ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1                                                                                                           ; fifo_memory504         ; work         ;
;          |scfifo:scfifo_component|                ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component                                                                                   ; scfifo                 ; work         ;
;             |scfifo_gr41:auto_generated|          ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated                                                        ; scfifo_gr41            ; work         ;
;                |a_dpfifo_9d21:dpfifo|             ; 51 (25)             ; 40 (14)                   ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo                                   ; a_dpfifo_9d21          ; work         ;
;                   |altsyncram_peh1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram           ; altsyncram_peh1        ; work         ;
;                   |cntr_8e7:usedw_counter|        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter            ; cntr_8e7               ; work         ;
;                   |cntr_rdb:rd_ptr_msb|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb               ; cntr_rdb               ; work         ;
;                   |cntr_sdb:wr_ptr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr                   ; cntr_sdb               ; work         ;
;    |buf_sobel_to_threshold:buffor_angle|          ; 99 (48)             ; 74 (34)                   ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_angle                                                                                                                       ; buf_sobel_to_threshold ; work         ;
;       |fifo_memory502:fifo_0|                     ; 51 (0)              ; 40 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0                                                                                                 ; fifo_memory502         ; work         ;
;          |scfifo:scfifo_component|                ; 51 (0)              ; 40 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component                                                                         ; scfifo                 ; work         ;
;             |scfifo_os41:auto_generated|          ; 51 (0)              ; 40 (0)                    ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated                                              ; scfifo_os41            ; work         ;
;                |a_dpfifo_je21:dpfifo|             ; 51 (25)             ; 40 (14)                   ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo                         ; a_dpfifo_je21          ; work         ;
;                   |altsyncram_dhh1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram ; altsyncram_dhh1        ; work         ;
;                   |cntr_8e7:usedw_counter|        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_8e7:usedw_counter  ; cntr_8e7               ; work         ;
;                   |cntr_rdb:rd_ptr_msb|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_rdb:rd_ptr_msb     ; cntr_rdb               ; work         ;
;                   |cntr_sdb:wr_ptr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_sdb:wr_ptr         ; cntr_sdb               ; work         ;
;    |buf_sobel_to_threshold:buffor_value|          ; 113 (11)            ; 179 (99)                  ; 11264       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value                                                                                                                       ; buf_sobel_to_threshold ; work         ;
;       |fifo_memory502:fifo_0|                     ; 51 (0)              ; 40 (0)                    ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0                                                                                                 ; fifo_memory502         ; work         ;
;          |scfifo:scfifo_component|                ; 51 (0)              ; 40 (0)                    ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component                                                                         ; scfifo                 ; work         ;
;             |scfifo_os41:auto_generated|          ; 51 (0)              ; 40 (0)                    ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated                                              ; scfifo_os41            ; work         ;
;                |a_dpfifo_je21:dpfifo|             ; 51 (25)             ; 40 (14)                   ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo                         ; a_dpfifo_je21          ; work         ;
;                   |altsyncram_dhh1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram ; altsyncram_dhh1        ; work         ;
;                   |cntr_8e7:usedw_counter|        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_8e7:usedw_counter  ; cntr_8e7               ; work         ;
;                   |cntr_rdb:rd_ptr_msb|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_rdb:rd_ptr_msb     ; cntr_rdb               ; work         ;
;                   |cntr_sdb:wr_ptr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_sdb:wr_ptr         ; cntr_sdb               ; work         ;
;       |fifo_memory502:fifo_1|                     ; 51 (0)              ; 40 (0)                    ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1                                                                                                 ; fifo_memory502         ; work         ;
;          |scfifo:scfifo_component|                ; 51 (0)              ; 40 (0)                    ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component                                                                         ; scfifo                 ; work         ;
;             |scfifo_os41:auto_generated|          ; 51 (0)              ; 40 (0)                    ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated                                              ; scfifo_os41            ; work         ;
;                |a_dpfifo_je21:dpfifo|             ; 51 (25)             ; 40 (14)                   ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo                         ; a_dpfifo_je21          ; work         ;
;                   |altsyncram_dhh1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 5632        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram ; altsyncram_dhh1        ; work         ;
;                   |cntr_8e7:usedw_counter|        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_8e7:usedw_counter  ; cntr_8e7               ; work         ;
;                   |cntr_rdb:rd_ptr_msb|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_rdb:rd_ptr_msb     ; cntr_rdb               ; work         ;
;                   |cntr_sdb:wr_ptr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_sdb:wr_ptr         ; cntr_sdb               ; work         ;
;    |buf_to_gauss:gauss_buffer|                    ; 275 (71)            ; 385 (225)                 ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer                                                                                                                                 ; buf_to_gauss           ; work         ;
;       |fifo_memory506:fifo_0|                     ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0                                                                                                           ; fifo_memory506         ; work         ;
;          |scfifo:scfifo_component|                ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component                                                                                   ; scfifo                 ; work         ;
;             |scfifo_ir41:auto_generated|          ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated                                                        ; scfifo_ir41            ; work         ;
;                |a_dpfifo_9d21:dpfifo|             ; 51 (25)             ; 40 (14)                   ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo                                   ; a_dpfifo_9d21          ; work         ;
;                   |altsyncram_peh1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram           ; altsyncram_peh1        ; work         ;
;                   |cntr_8e7:usedw_counter|        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter            ; cntr_8e7               ; work         ;
;                   |cntr_rdb:rd_ptr_msb|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb               ; cntr_rdb               ; work         ;
;                   |cntr_sdb:wr_ptr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr                   ; cntr_sdb               ; work         ;
;       |fifo_memory506:fifo_1|                     ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1                                                                                                           ; fifo_memory506         ; work         ;
;          |scfifo:scfifo_component|                ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component                                                                                   ; scfifo                 ; work         ;
;             |scfifo_ir41:auto_generated|          ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated                                                        ; scfifo_ir41            ; work         ;
;                |a_dpfifo_9d21:dpfifo|             ; 51 (25)             ; 40 (14)                   ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo                                   ; a_dpfifo_9d21          ; work         ;
;                   |altsyncram_peh1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram           ; altsyncram_peh1        ; work         ;
;                   |cntr_8e7:usedw_counter|        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter            ; cntr_8e7               ; work         ;
;                   |cntr_rdb:rd_ptr_msb|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb               ; cntr_rdb               ; work         ;
;                   |cntr_sdb:wr_ptr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr                   ; cntr_sdb               ; work         ;
;       |fifo_memory506:fifo_2|                     ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2                                                                                                           ; fifo_memory506         ; work         ;
;          |scfifo:scfifo_component|                ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component                                                                                   ; scfifo                 ; work         ;
;             |scfifo_ir41:auto_generated|          ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated                                                        ; scfifo_ir41            ; work         ;
;                |a_dpfifo_9d21:dpfifo|             ; 51 (25)             ; 40 (14)                   ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo                                   ; a_dpfifo_9d21          ; work         ;
;                   |altsyncram_peh1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram           ; altsyncram_peh1        ; work         ;
;                   |cntr_8e7:usedw_counter|        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter            ; cntr_8e7               ; work         ;
;                   |cntr_rdb:rd_ptr_msb|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb               ; cntr_rdb               ; work         ;
;                   |cntr_sdb:wr_ptr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr                   ; cntr_sdb               ; work         ;
;       |fifo_memory506:fifo_3|                     ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3                                                                                                           ; fifo_memory506         ; work         ;
;          |scfifo:scfifo_component|                ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component                                                                                   ; scfifo                 ; work         ;
;             |scfifo_ir41:auto_generated|          ; 51 (0)              ; 40 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated                                                        ; scfifo_ir41            ; work         ;
;                |a_dpfifo_9d21:dpfifo|             ; 51 (25)             ; 40 (14)                   ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo                                   ; a_dpfifo_9d21          ; work         ;
;                   |altsyncram_peh1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram           ; altsyncram_peh1        ; work         ;
;                   |cntr_8e7:usedw_counter|        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter            ; cntr_8e7               ; work         ;
;                   |cntr_rdb:rd_ptr_msb|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb               ; cntr_rdb               ; work         ;
;                   |cntr_sdb:wr_ptr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr                   ; cntr_sdb               ; work         ;
;    |gauss_filter:gauss0|                          ; 951 (322)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0                                                                                                                                       ; gauss_filter           ; work         ;
;       |lpm_divide:Div0|                           ; 593 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_divide:Div0                                                                                                                       ; lpm_divide             ; work         ;
;          |lpm_divide_7om:auto_generated|          ; 593 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_divide:Div0|lpm_divide_7om:auto_generated                                                                                         ; lpm_divide_7om         ; work         ;
;             |sign_div_unsign_5nh:divider|         ; 593 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_divide:Div0|lpm_divide_7om:auto_generated|sign_div_unsign_5nh:divider                                                             ; sign_div_unsign_5nh    ; work         ;
;                |alt_u_div_odf:divider|            ; 593 (593)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_divide:Div0|lpm_divide_7om:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_odf:divider                                       ; alt_u_div_odf          ; work         ;
;       |lpm_mult:Mult0|                            ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_mult:Mult0                                                                                                                        ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 36 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core                                                                                                     ; multcore               ; work         ;
;             |mpar_add:padder|                     ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add               ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub            ; work         ;
;                   |add_sub_dkh:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_dkh:auto_generated                                     ; add_sub_dkh            ; work         ;
;                |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                ; mpar_add               ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                           ; lpm_add_sub            ; work         ;
;                      |add_sub_hkh:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                ; add_sub_hkh            ; work         ;
;    |n_max_suppression:suppression|                ; 93 (93)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|n_max_suppression:suppression                                                                                                                             ; n_max_suppression      ; work         ;
;    |rgb_to_grayscale:rgb_to_gray|                 ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|rgb_to_grayscale:rgb_to_gray                                                                                                                              ; rgb_to_grayscale       ; work         ;
;    |sobel_operator:sobel|                         ; 324 (324)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|sobel_operator:sobel                                                                                                                                      ; sobel_operator         ; work         ;
;    |threshold:thresholde|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |edge_detection|threshold:thresholde                                                                                                                                      ; threshold              ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 11           ; 512          ; 11           ; 5632 ; None ;
; buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 11           ; 512          ; 11           ; 5632 ; None ;
; buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 11           ; 512          ; 11           ; 5632 ; None ;
; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                           ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------+
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0           ; fifo_memory504.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1           ; fifo_memory504.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0 ; fifo_memory502.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1 ; fifo_memory502.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0 ; fifo_memory502.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1 ; fifo_memory502.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                                                                                  ; Reason for Removal                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; buf_sobel_to_threshold:buffor_angle|q8[2..10]                                                                                                                                  ; Stuck at GND due to stuck port data_in                           ;
; buf_sobel_to_threshold:buffor_angle|q7[2..10]                                                                                                                                  ; Stuck at GND due to stuck port data_in                           ;
; buf_sobel_to_threshold:buffor_angle|q6[2..10]                                                                                                                                  ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|q5[2..10]                                                                                                                                  ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|q4[2..10]                                                                                                                                  ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|q3[0..10]                                                                                                                                  ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|dffe_af                                                           ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|empty_dff                                    ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|full_dff                                     ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|low_addressa[0..8]                           ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_sdb:wr_ptr|counter_reg_bit[0..8]        ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_8e7:usedw_counter|counter_reg_bit[0..8] ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_rdb:rd_ptr_msb|counter_reg_bit[0..7]    ; Lost fanout                                                      ;
; buf_sobel_to_threshold:buffor_value|ready                                                                                                                                      ; Merged with buf_sobel_to_threshold:buffor_angle|ready            ;
; buf_sobel_to_threshold:buffor_value|counter_edge[11]                                                                                                                           ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[11] ;
; buf_sobel_to_threshold:buffor_value|counter_edge[10]                                                                                                                           ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[10] ;
; buf_sobel_to_threshold:buffor_value|counter_edge[9]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[9]  ;
; buf_sobel_to_threshold:buffor_value|counter_edge[8]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[8]  ;
; buf_sobel_to_threshold:buffor_value|counter_edge[7]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[7]  ;
; buf_sobel_to_threshold:buffor_value|counter_edge[6]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[6]  ;
; buf_sobel_to_threshold:buffor_value|counter_edge[5]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[5]  ;
; buf_sobel_to_threshold:buffor_value|counter_edge[4]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[4]  ;
; buf_sobel_to_threshold:buffor_value|counter_edge[3]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[3]  ;
; buf_sobel_to_threshold:buffor_value|counter_edge[2]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[2]  ;
; buf_sobel_to_threshold:buffor_value|counter_edge[1]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[1]  ;
; buf_sobel_to_threshold:buffor_value|counter_edge[0]                                                                                                                            ; Merged with buf_sobel_to_threshold:buffor_angle|counter_edge[0]  ;
; buf_sobel_to_threshold:buffor_value|counter[10]                                                                                                                                ; Merged with buf_sobel_to_threshold:buffor_angle|counter[10]      ;
; buf_sobel_to_threshold:buffor_value|counter[9]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[9]       ;
; buf_sobel_to_threshold:buffor_value|counter[8]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[8]       ;
; buf_sobel_to_threshold:buffor_value|counter[7]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[7]       ;
; buf_sobel_to_threshold:buffor_value|counter[6]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[6]       ;
; buf_sobel_to_threshold:buffor_value|counter[5]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[5]       ;
; buf_sobel_to_threshold:buffor_value|counter[4]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[4]       ;
; buf_sobel_to_threshold:buffor_value|counter[3]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[3]       ;
; buf_sobel_to_threshold:buffor_value|counter[2]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[2]       ;
; buf_sobel_to_threshold:buffor_value|counter[1]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[1]       ;
; buf_sobel_to_threshold:buffor_value|counter[0]                                                                                                                                 ; Merged with buf_sobel_to_threshold:buffor_angle|counter[0]       ;
; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|dffe_af                                                           ; Stuck at VCC due to stuck port data_in                           ;
; buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|dffe_af                                                           ; Stuck at VCC due to stuck port data_in                           ;
; buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|dffe_af                                                           ; Stuck at VCC due to stuck port data_in                           ;
; buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|dffe_af                                                                     ; Stuck at VCC due to stuck port data_in                           ;
; buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|dffe_af                                                                     ; Stuck at VCC due to stuck port data_in                           ;
; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|dffe_af                                                                     ; Stuck at VCC due to stuck port data_in                           ;
; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|dffe_af                                                                     ; Stuck at VCC due to stuck port data_in                           ;
; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|dffe_af                                                                     ; Stuck at VCC due to stuck port data_in                           ;
; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|dffe_af                                                                     ; Stuck at VCC due to stuck port data_in                           ;
; Total Number of Removed Registers = 130                                                                                                                                        ;                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                         ;
+--------------------------------------------+---------------------------+--------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register     ;
+--------------------------------------------+---------------------------+--------------------------------------------+
; buf_sobel_to_threshold:buffor_angle|q8[2]  ; Stuck at GND              ; buf_sobel_to_threshold:buffor_angle|q7[2]  ;
;                                            ; due to stuck port data_in ;                                            ;
; buf_sobel_to_threshold:buffor_angle|q8[3]  ; Stuck at GND              ; buf_sobel_to_threshold:buffor_angle|q7[3]  ;
;                                            ; due to stuck port data_in ;                                            ;
; buf_sobel_to_threshold:buffor_angle|q8[4]  ; Stuck at GND              ; buf_sobel_to_threshold:buffor_angle|q7[4]  ;
;                                            ; due to stuck port data_in ;                                            ;
; buf_sobel_to_threshold:buffor_angle|q8[5]  ; Stuck at GND              ; buf_sobel_to_threshold:buffor_angle|q7[5]  ;
;                                            ; due to stuck port data_in ;                                            ;
; buf_sobel_to_threshold:buffor_angle|q8[6]  ; Stuck at GND              ; buf_sobel_to_threshold:buffor_angle|q7[6]  ;
;                                            ; due to stuck port data_in ;                                            ;
; buf_sobel_to_threshold:buffor_angle|q8[7]  ; Stuck at GND              ; buf_sobel_to_threshold:buffor_angle|q7[7]  ;
;                                            ; due to stuck port data_in ;                                            ;
; buf_sobel_to_threshold:buffor_angle|q8[8]  ; Stuck at GND              ; buf_sobel_to_threshold:buffor_angle|q7[8]  ;
;                                            ; due to stuck port data_in ;                                            ;
; buf_sobel_to_threshold:buffor_angle|q8[9]  ; Stuck at GND              ; buf_sobel_to_threshold:buffor_angle|q7[9]  ;
;                                            ; due to stuck port data_in ;                                            ;
; buf_sobel_to_threshold:buffor_angle|q8[10] ; Stuck at GND              ; buf_sobel_to_threshold:buffor_angle|q7[10] ;
;                                            ; due to stuck port data_in ;                                            ;
+--------------------------------------------+---------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 814   ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 694   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; buf_sobel_to_threshold:buffor_angle|counter_edge[8]  ; 2       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[7]  ; 2       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[6]  ; 2       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[5]  ; 2       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[4]  ; 2       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[3]  ; 2       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[11] ; 3       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[10] ; 3       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[9]  ; 3       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[2]  ; 2       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[0]  ; 2       ;
; buf_sobel_to_threshold:buffor_angle|counter_edge[1]  ; 2       ;
; buf_gauss_to_sobel:buffor|counter_edge[1]            ; 3       ;
; buf_gauss_to_sobel:buffor|counter_edge[8]            ; 2       ;
; buf_gauss_to_sobel:buffor|counter_edge[7]            ; 2       ;
; buf_gauss_to_sobel:buffor|counter_edge[6]            ; 2       ;
; buf_gauss_to_sobel:buffor|counter_edge[5]            ; 2       ;
; buf_gauss_to_sobel:buffor|counter_edge[4]            ; 2       ;
; buf_gauss_to_sobel:buffor|counter_edge[3]            ; 2       ;
; buf_gauss_to_sobel:buffor|counter_edge[11]           ; 3       ;
; buf_gauss_to_sobel:buffor|counter_edge[10]           ; 3       ;
; buf_gauss_to_sobel:buffor|counter_edge[9]            ; 3       ;
; buf_gauss_to_sobel:buffor|counter_edge[2]            ; 3       ;
; buf_gauss_to_sobel:buffor|counter_edge[0]            ; 2       ;
; buf_to_gauss:gauss_buffer|counter_edge[11]           ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[8]            ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[10]           ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[9]            ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[7]            ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[6]            ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[5]            ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[4]            ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[3]            ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[2]            ; 3       ;
; buf_to_gauss:gauss_buffer|counter_edge[1]            ; 2       ;
; buf_to_gauss:gauss_buffer|counter_edge[0]            ; 2       ;
; Total number of inverted registers = 36              ;         ;
+------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |edge_detection|n_max_suppression:suppression|out_pix[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; IMAGE_WIDTH    ; 512   ; Signed Integer                                ;
; R              ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                       ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 8             ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 506           ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ir41   ; Untyped                                                                    ;
+-------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                       ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 8             ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 506           ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ir41   ; Untyped                                                                    ;
+-------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                       ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 8             ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 506           ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ir41   ; Untyped                                                                    ;
+-------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                       ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 8             ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 506           ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_ir41   ; Untyped                                                                    ;
+-------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gauss_filter:gauss0                        ;
+----------------+---------------------------------------------------------+--------------+
; Parameter Name ; Value                                                   ; Type         ;
+----------------+---------------------------------------------------------+--------------+
; GAUSS_KERNEL   ; (00000001,00000100,00000111,00010100,00100001,00110110) ; Array/Record ;
+----------------+---------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_gauss_to_sobel:buffor ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; IMAGE_WIDTH    ; 508   ; Signed Integer                                ;
; R              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                       ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 8             ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 504           ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_gr41   ; Untyped                                                                    ;
+-------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                       ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                             ;
; lpm_width               ; 8             ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                    ;
; ALMOST_FULL_VALUE       ; 504           ; Signed Integer                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                    ;
; CBXI_PARAMETER          ; scfifo_gr41   ; Untyped                                                                    ;
+-------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_value ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; IMAGE_WIDTH    ; 506   ; Signed Integer                                          ;
; R              ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                 ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 11            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 502           ; Signed Integer                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                              ;
; USE_EAB                 ; ON            ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_os41   ; Untyped                                                                              ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                 ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 11            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 502           ; Signed Integer                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                              ;
; USE_EAB                 ; ON            ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_os41   ; Untyped                                                                              ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_angle ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; IMAGE_WIDTH    ; 506   ; Signed Integer                                          ;
; R              ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                 ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 11            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 502           ; Signed Integer                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                              ;
; USE_EAB                 ; ON            ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_os41   ; Untyped                                                                              ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                 ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                       ;
; lpm_width               ; 11            ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                              ;
; ALMOST_FULL_VALUE       ; 502           ; Signed Integer                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                              ;
; USE_EAB                 ; ON            ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                              ;
; CBXI_PARAMETER          ; scfifo_os41   ; Untyped                                                                              ;
+-------------------------+---------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: threshold:thresholde ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; LOW_THRESHOLD  ; 40    ; Signed Integer                           ;
; HIGH_THRESHOLD ; 120   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gauss_filter:gauss0|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_7om ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gauss_filter:gauss0|lpm_mult:Mult0  ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10            ; Untyped             ;
; LPM_WIDTHB                                     ; 6             ; Untyped             ;
; LPM_WIDTHP                                     ; 16            ; Untyped             ;
; LPM_WIDTHR                                     ; 16            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING       ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 10                                                                                ;
; Entity Instance            ; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component           ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 8                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component           ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 8                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component           ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 8                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component           ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 8                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component           ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 8                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component           ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 8                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 11                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 11                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 11                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 11                                                                                ;
;     -- LPM_NUMWORDS        ; 512                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 1                                  ;
; Entity Instance                       ; gauss_filter:gauss0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                 ;
;     -- LPM_WIDTHB                     ; 6                                  ;
;     -- LPM_WIDTHP                     ; 16                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "threshold:thresholde"                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out_pix ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (2 bits) it drives; bit(s) "out_pix[7..2]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "n_max_suppression:suppression"                                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_angle ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (2 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buf_sobel_to_threshold:buffor_angle"                                                                                                                      ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; serial_in  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "serial_in[10..8]" will be connected to GND. ;
; out4       ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (8 bits) it drives; bit(s) "out4[10..8]" have no fanouts                           ;
; out4[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; out0       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; out1       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; out2       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; out3       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; out5       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; out6       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; out7       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; out8       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel_operator:sobel"                                                                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_angle ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (8 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 814                         ;
;     ENA               ; 683                         ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 3                           ;
;     plain             ; 117                         ;
; cycloneiii_lcell_comb ; 2061                        ;
;     arith             ; 1141                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 304                         ;
;         3 data inputs ; 835                         ;
;     normal            ; 920                         ;
;         0 data inputs ; 60                          ;
;         1 data inputs ; 99                          ;
;         2 data inputs ; 264                         ;
;         3 data inputs ; 102                         ;
;         4 data inputs ; 395                         ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 69.90                       ;
; Average LUT depth     ; 31.87                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Mar 29 20:52:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EdgeDetection -c EdgeDetection
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file edge_detection.v
    Info (12023): Found entity 1: edge_detection File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer_gauss_to_sobel.v
    Info (12023): Found entity 1: buf_gauss_to_sobel File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer_sobel_to_nonmaxsupression.v
    Info (12023): Found entity 1: buf_sobel_to_threshold File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_memory504.v
    Info (12023): Found entity 1: fifo_memory504 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo_memory502.v
    Info (12023): Found entity 1: fifo_memory502 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file non_max_suppression.v
    Info (12023): Found entity 1: n_max_suppression File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/non_max_suppression.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_edge_detection.v
    Info (12023): Found entity 1: tb_edge_detection File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file thresholding.v
    Info (12023): Found entity 1: threshold File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/thresholding.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file sobel_operator.v
    Info (12023): Found entity 1: sobel_operator File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file buf_to_gauss.v
    Info (12023): Found entity 1: buf_to_gauss File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_memory506.v
    Info (12023): Found entity 1: fifo_memory506 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file gauss_filter.sv
    Info (12023): Found entity 1: gauss_filter File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_buffer_and_gauss.v
    Info (12023): Found entity 1: tb_buffer_and_gauss File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_buffer_and_sobel.v
    Info (12023): Found entity 1: tb_buffer_and_sobel File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_gauss_and_sobel.v
    Info (12023): Found entity 1: tb_gauss_and_sobel File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_buffer_and_nonmax_with_threshold.v
    Info (12023): Found entity 1: tb_buffer_and_nonmax_with_threshold File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rgb_to_grayscale.v
    Info (12023): Found entity 1: rgb_to_grayscale File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/rgb_to_grayscale.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_gray_image.v
    Info (12023): Found entity 1: tb_gray_image File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_buffer_to_gauss.v
    Info (12023): Found entity 1: tb_buffer_to_gauss File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_gauss.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_buffer_to_sobel.v
    Info (12023): Found entity 1: tb_buffer_to_sobel File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_sobel.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_buffer_to_nonmax.v
    Info (12023): Found entity 1: tb_buffer_to_nonmax File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at tb_gauss_and_sobel.v(118): created implicit net for "out_angle" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at tb_buffer_to_nonmax.v(25): created implicit net for "input_nonmax_serial" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at tb_buffer_to_nonmax.v(42): created implicit net for "ready_direction" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at buf_to_gauss.v(34): Parameter Declaration in module "buf_to_gauss" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at buffer_gauss_to_sobel.v(17): Parameter Declaration in module "buf_gauss_to_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at buffer_sobel_to_nonmaxsupression.v(18): Parameter Declaration in module "buf_sobel_to_threshold" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at tb_edge_detection.v(9): Parameter Declaration in module "tb_edge_detection" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v Line: 9
Warning (10222): Verilog HDL Parameter Declaration warning at tb_edge_detection.v(10): Parameter Declaration in module "tb_edge_detection" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_and_gauss.v(11): Parameter Declaration in module "tb_buffer_and_gauss" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_and_gauss.v(12): Parameter Declaration in module "tb_buffer_and_gauss" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_and_gauss.v(13): Parameter Declaration in module "tb_buffer_and_gauss" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_and_sobel.v(11): Parameter Declaration in module "tb_buffer_and_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_and_sobel.v(12): Parameter Declaration in module "tb_buffer_and_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_and_sobel.v(13): Parameter Declaration in module "tb_buffer_and_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at tb_gauss_and_sobel.v(11): Parameter Declaration in module "tb_gauss_and_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at tb_gauss_and_sobel.v(12): Parameter Declaration in module "tb_gauss_and_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v Line: 12
Warning (10222): Verilog HDL Parameter Declaration warning at tb_gauss_and_sobel.v(13): Parameter Declaration in module "tb_gauss_and_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_and_nonmax_with_threshold.v(13): Parameter Declaration in module "tb_buffer_and_nonmax_with_threshold" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_and_nonmax_with_threshold.v(14): Parameter Declaration in module "tb_buffer_and_nonmax_with_threshold" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_and_nonmax_with_threshold.v(15): Parameter Declaration in module "tb_buffer_and_nonmax_with_threshold" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at tb_gray_image.v(10): Parameter Declaration in module "tb_gray_image" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at tb_gray_image.v(11): Parameter Declaration in module "tb_gray_image" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_to_gauss.v(8): Parameter Declaration in module "tb_buffer_to_gauss" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_gauss.v Line: 8
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_to_gauss.v(9): Parameter Declaration in module "tb_buffer_to_gauss" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_gauss.v Line: 9
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_to_gauss.v(10): Parameter Declaration in module "tb_buffer_to_gauss" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_gauss.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_to_sobel.v(8): Parameter Declaration in module "tb_buffer_to_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_sobel.v Line: 8
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_to_sobel.v(9): Parameter Declaration in module "tb_buffer_to_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_sobel.v Line: 9
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_to_sobel.v(10): Parameter Declaration in module "tb_buffer_to_sobel" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_sobel.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_to_nonmax.v(8): Parameter Declaration in module "tb_buffer_to_nonmax" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v Line: 8
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_to_nonmax.v(9): Parameter Declaration in module "tb_buffer_to_nonmax" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v Line: 9
Warning (10222): Verilog HDL Parameter Declaration warning at tb_buffer_to_nonmax.v(10): Parameter Declaration in module "tb_buffer_to_nonmax" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v Line: 10
Info (12127): Elaborating entity "edge_detection" for the top level hierarchy
Info (12128): Elaborating entity "rgb_to_grayscale" for hierarchy "rgb_to_grayscale:rgb_to_gray" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 27
Info (12128): Elaborating entity "buf_to_gauss" for hierarchy "buf_to_gauss:gauss_buffer" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 59
Warning (10230): Verilog HDL assignment warning at buf_to_gauss.v(43): truncated value with size 32 to match size of target (12) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v Line: 43
Warning (10230): Verilog HDL assignment warning at buf_to_gauss.v(105): truncated value with size 32 to match size of target (12) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v Line: 105
Warning (10230): Verilog HDL assignment warning at buf_to_gauss.v(118): truncated value with size 32 to match size of target (12) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v Line: 118
Info (12128): Elaborating entity "fifo_memory506" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v Line: 51
Info (12128): Elaborating entity "scfifo" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v Line: 72
Info (12130): Elaborated megafunction instantiation "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v Line: 72
Info (12133): Instantiated megafunction "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component" with the following parameter: File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v Line: 72
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "almost_full_value" = "506"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ir41.tdf
    Info (12023): Found entity 1: scfifo_ir41 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_ir41.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ir41" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9d21.tdf
    Info (12023): Found entity 1: a_dpfifo_9d21 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_9d21" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_ir41.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf
    Info (12023): Found entity 1: altsyncram_peh1 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_peh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_peh1" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g09.tdf
    Info (12023): Found entity 1: cmpr_g09 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cmpr_g09.tdf Line: 22
Info (12128): Elaborating entity "cmpr_g09" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:almost_full_comparer" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf Line: 51
Info (12128): Elaborating entity "cmpr_g09" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:two_comparison" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rdb.tdf
    Info (12023): Found entity 1: cntr_rdb File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cntr_rdb.tdf Line: 25
Info (12128): Elaborating entity "cntr_rdb" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8e7.tdf
    Info (12023): Found entity 1: cntr_8e7 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cntr_8e7.tdf Line: 25
Info (12128): Elaborating entity "cntr_8e7" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sdb.tdf
    Info (12023): Found entity 1: cntr_sdb File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cntr_sdb.tdf Line: 25
Info (12128): Elaborating entity "cntr_sdb" for hierarchy "buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf Line: 55
Info (12128): Elaborating entity "gauss_filter" for hierarchy "gauss_filter:gauss0" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 87
Warning (10230): Verilog HDL assignment warning at gauss_filter.sv(21): truncated value with size 32 to match size of target (8) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv Line: 21
Info (12128): Elaborating entity "buf_gauss_to_sobel" for hierarchy "buf_gauss_to_sobel:buffor" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 101
Warning (10230): Verilog HDL assignment warning at buffer_gauss_to_sobel.v(25): truncated value with size 32 to match size of target (12) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v Line: 25
Warning (10230): Verilog HDL assignment warning at buffer_gauss_to_sobel.v(56): truncated value with size 32 to match size of target (11) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v Line: 56
Warning (10230): Verilog HDL assignment warning at buffer_gauss_to_sobel.v(69): truncated value with size 32 to match size of target (12) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v Line: 69
Info (12128): Elaborating entity "fifo_memory504" for hierarchy "buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v Line: 33
Info (12128): Elaborating entity "scfifo" for hierarchy "buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v Line: 72
Info (12130): Elaborated megafunction instantiation "buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v Line: 72
Info (12133): Instantiated megafunction "buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component" with the following parameter: File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v Line: 72
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "almost_full_value" = "504"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gr41.tdf
    Info (12023): Found entity 1: scfifo_gr41 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_gr41.tdf Line: 24
Info (12128): Elaborating entity "scfifo_gr41" for hierarchy "buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12128): Elaborating entity "sobel_operator" for hierarchy "sobel_operator:sobel" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 113
Warning (10230): Verilog HDL assignment warning at sobel_operator.v(15): truncated value with size 32 to match size of target (11) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v Line: 15
Warning (10230): Verilog HDL assignment warning at sobel_operator.v(17): truncated value with size 32 to match size of target (11) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v Line: 17
Warning (10230): Verilog HDL assignment warning at sobel_operator.v(19): truncated value with size 32 to match size of target (11) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v Line: 19
Warning (10230): Verilog HDL assignment warning at sobel_operator.v(21): truncated value with size 32 to match size of target (11) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v Line: 21
Warning (10230): Verilog HDL assignment warning at sobel_operator.v(30): truncated value with size 32 to match size of target (2) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v Line: 30
Info (12128): Elaborating entity "buf_sobel_to_threshold" for hierarchy "buf_sobel_to_threshold:buffor_value" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 128
Warning (10230): Verilog HDL assignment warning at buffer_sobel_to_nonmaxsupression.v(26): truncated value with size 32 to match size of target (12) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v Line: 26
Warning (10230): Verilog HDL assignment warning at buffer_sobel_to_nonmaxsupression.v(57): truncated value with size 32 to match size of target (11) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v Line: 57
Warning (10230): Verilog HDL assignment warning at buffer_sobel_to_nonmaxsupression.v(70): truncated value with size 32 to match size of target (12) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v Line: 70
Info (12128): Elaborating entity "fifo_memory502" for hierarchy "buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v Line: 34
Info (12128): Elaborating entity "scfifo" for hierarchy "buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v Line: 72
Info (12130): Elaborated megafunction instantiation "buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v Line: 72
Info (12133): Instantiated megafunction "buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component" with the following parameter: File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v Line: 72
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "almost_full_value" = "502"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_os41.tdf
    Info (12023): Found entity 1: scfifo_os41 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf Line: 24
Info (12128): Elaborating entity "scfifo_os41" for hierarchy "buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_je21.tdf
    Info (12023): Found entity 1: a_dpfifo_je21 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_je21" for hierarchy "buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dhh1.tdf
    Info (12023): Found entity 1: altsyncram_dhh1 File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dhh1" for hierarchy "buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf Line: 43
Info (12128): Elaborating entity "n_max_suppression" for hierarchy "n_max_suppression:suppression" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 148
Warning (10230): Verilog HDL assignment warning at non_max_suppression.v(29): truncated value with size 11 to match size of target (8) File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/non_max_suppression.v Line: 29
Info (12128): Elaborating entity "threshold" for hierarchy "threshold:thresholde" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 152
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_angle[7]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[6]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[5]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[4]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[3]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[2]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_angle[7]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[6]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[5]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[4]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[3]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[2]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_angle[7]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[6]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[5]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[4]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[3]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[2]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_angle[7]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[6]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[5]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[4]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[3]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[2]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "out_angle[7]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[6]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[5]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[4]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[3]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
    Warning (12110): Net "out_angle[2]" is missing source, defaulting to GND File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 10
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[0]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 39
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[1]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 71
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[2]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 103
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[3]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 135
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[4]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 167
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[5]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 199
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[6]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 231
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[7]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 263
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[8]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 295
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[9]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 327
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[10]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 359
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[2]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 103
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[3]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 135
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[4]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 167
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[5]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 199
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[6]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 231
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[7]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 263
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[8]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 295
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[9]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 327
        Warning (14320): Synthesized away node "buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|q_b[10]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf Line: 359
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gauss_filter:gauss0|Div0" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv Line: 21
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gauss_filter:gauss0|Mult0" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv Line: 21
Info (12130): Elaborated megafunction instantiation "gauss_filter:gauss0|lpm_divide:Div0" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv Line: 21
Info (12133): Instantiated megafunction "gauss_filter:gauss0|lpm_divide:Div0" with the following parameter: File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7om.tdf
    Info (12023): Found entity 1: lpm_divide_7om File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/lpm_divide_7om.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_odf.tdf
    Info (12023): Found entity 1: alt_u_div_odf File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/alt_u_div_odf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_1tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_2tc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv Line: 21
Info (12133): Instantiated megafunction "gauss_filter:gauss0|lpm_mult:Mult0" with the following parameter: File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv Line: 21
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf
    Info (12023): Found entity 1: add_sub_dkh File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_dkh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf
    Info (12023): Found entity 1: add_sub_hkh File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_hkh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "gauss_filter:gauss0|lpm_mult:Mult0" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 79 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/output_files/EdgeDetection.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input_0[0]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 4
    Warning (15610): No output dependent on input pin "input_0[1]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 4
    Warning (15610): No output dependent on input pin "input_1[0]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 5
    Warning (15610): No output dependent on input pin "input_2[0]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 6
    Warning (15610): No output dependent on input pin "input_2[1]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 6
    Warning (15610): No output dependent on input pin "input_2[2]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 6
    Warning (15610): No output dependent on input pin "input_2[3]" File: E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v Line: 6
Info (21057): Implemented 2645 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 2544 logic cells
    Info (21064): Implemented 72 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 4919 megabytes
    Info: Processing ended: Sun Mar 29 20:52:55 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/output_files/EdgeDetection.map.smsg.


