// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter.v
// Created: 2026-02-04 22:38:43
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: DTConverter
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse CFO Estimation 
// and Correction/Coarse CFO Correction/DTConverte
// Hierarchy Level: 3
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module DTConverter
          (dataIn1_re,
           dataIn1_im,
           dataIn2_re,
           dataIn2_im,
           dataOut_re,
           dataOut_im);


  input   signed [15:0] dataIn1_re;  // sfix16_En12
  input   signed [15:0] dataIn1_im;  // sfix16_En12
  input   signed [31:0] dataIn2_re;  // sfix32_En26
  input   signed [31:0] dataIn2_im;  // sfix32_En26
  output  signed [15:0] dataOut_re;  // sfix16_En12
  output  signed [15:0] dataOut_im;  // sfix16_En12




  assign dataOut_re = (((dataIn2_re[31] == 1'b0) && (dataIn2_re[30:29] != 2'b00)) || ((dataIn2_re[31] == 1'b0) && (dataIn2_re[29:14] == 16'sb0111111111111111)) ? 16'sb0111111111111111 :
              ((dataIn2_re[31] == 1'b1) && (dataIn2_re[30:29] != 2'b11) ? 16'sb1000000000000000 :
              dataIn2_re[29:14] + $signed({1'b0, dataIn2_re[13]})));
  assign dataOut_im = (((dataIn2_im[31] == 1'b0) && (dataIn2_im[30:29] != 2'b00)) || ((dataIn2_im[31] == 1'b0) && (dataIn2_im[29:14] == 16'sb0111111111111111)) ? 16'sb0111111111111111 :
              ((dataIn2_im[31] == 1'b1) && (dataIn2_im[30:29] != 2'b11) ? 16'sb1000000000000000 :
              dataIn2_im[29:14] + $signed({1'b0, dataIn2_im[13]})));

endmodule  // DTConverter

