{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 27 11:50:06 2018 " "Info: Processing started: Tue Feb 27 11:50:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clkdic -c clkdiv --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clkdic -c clkdiv --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-BEHAV " "Info: Found design unit 1: clkdiv-BEHAV" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-behav " "Info: Found design unit 1: second-behav" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 second " "Info: Found entity 1: second" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute-behav " "Info: Found design unit 1: minute-behav" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 minute " "Info: Found entity 1: minute" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour-behav " "Info: Found design unit 1: hour-behav" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 hour " "Info: Found entity 1: hour" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "day.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 day-behav " "Info: Found design unit 1: day-behav" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 day " "Info: Found entity 1: day" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "month.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file month.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 month-behav " "Info: Found design unit 1: month-behav" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 month " "Info: Found entity 1: month" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "year.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file year.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year-behav " "Info: Found design unit 1: year-behav" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 year " "Info: Found entity 1: year" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set-behav " "Info: Found design unit 1: set-behav" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 set " "Info: Found entity 1: set" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "change1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file change1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 change1-behav " "Info: Found design unit 1: change1-behav" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 change1 " "Info: Found entity 1: change1" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-behav " "Info: Found design unit 1: seg-behav" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_read.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_read-behav " "Info: Found design unit 1: key_read-behav" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 key_read " "Info: Found entity 1: key_read" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modes-behav " "Info: Found design unit 1: modes-behav" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 modes " "Info: Found entity 1: modes" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmSet.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarmSet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarmSet-behav " "Info: Found design unit 1: alarmSet-behav" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarmSet " "Info: Found entity 1: alarmSet" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmClock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarmClock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarmClock-behav " "Info: Found design unit 1: alarmClock-behav" {  } { { "alarmClock.vhd" "" { Text "D:/altera/test/alarmClock.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarmClock " "Info: Found entity 1: alarmClock" {  } { { "alarmClock.vhd" "" { Text "D:/altera/test/alarmClock.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-Behav " "Info: Found design unit 1: light-Behav" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 light " "Info: Found entity 1: light" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarmSet " "Info: Elaborating entity \"alarmSet\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 alarmSet.vhd(38) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(38): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2 alarmSet.vhd(39) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(39): signal \"m2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2 alarmSet.vhd(41) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(41): signal \"m2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2 alarmSet.vhd(42) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(42): signal \"m2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 alarmSet.vhd(46) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(46): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h1 alarmSet.vhd(51) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(51): signal \"h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2 alarmSet.vhd(51) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(51): signal \"h2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h1 alarmSet.vhd(54) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(54): signal \"h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h2 alarmSet.vhd(56) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(56): signal \"h2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h1 alarmSet.vhd(57) " "Warning (10492): VHDL Process Statement warning at alarmSet.vhd(57): signal \"h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m1 alarmSet.vhd(24) " "Warning (10631): VHDL Process Statement warning at alarmSet.vhd(24): inferring latch(es) for signal or variable \"m1\", which holds its previous value in one or more paths through the process" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m2 alarmSet.vhd(24) " "Warning (10631): VHDL Process Statement warning at alarmSet.vhd(24): inferring latch(es) for signal or variable \"m2\", which holds its previous value in one or more paths through the process" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h1 alarmSet.vhd(24) " "Warning (10631): VHDL Process Statement warning at alarmSet.vhd(24): inferring latch(es) for signal or variable \"h1\", which holds its previous value in one or more paths through the process" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h2 alarmSet.vhd(24) " "Warning (10631): VHDL Process Statement warning at alarmSet.vhd(24): inferring latch(es) for signal or variable \"h2\", which holds its previous value in one or more paths through the process" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h2\[0\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"h2\[0\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h2\[1\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"h2\[1\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h2\[2\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"h2\[2\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h2\[3\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"h2\[3\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h1\[0\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"h1\[0\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h1\[1\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"h1\[1\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h1\[2\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"h1\[2\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h1\[3\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"h1\[3\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2\[0\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"m2\[0\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2\[1\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"m2\[1\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2\[2\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"m2\[2\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2\[3\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"m2\[3\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1\[0\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"m1\[0\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1\[1\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"m1\[1\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1\[2\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"m1\[2\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1\[3\] alarmSet.vhd(24) " "Info (10041): Inferred latch for \"m1\[3\]\" at alarmSet.vhd(24)" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Info: Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "alarmSet.vhd" "Mux0" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "alarmSet.vhd" "Mux1" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "alarmSet.vhd" "Mux2" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "alarmSet.vhd" "Mux3" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "alarmSet.vhd" "Mux4" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "alarmSet.vhd" "Mux5" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "alarmSet.vhd" "Mux6" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "alarmSet.vhd" "Mux7" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "alarmSet.vhd" "Mux8" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "alarmSet.vhd" "Mux9" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "alarmSet.vhd" "Mux10" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "alarmSet.vhd" "Mux11" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "alarmSet.vhd" "Mux12" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "alarmSet.vhd" "Mux13" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "alarmSet.vhd" "Mux14" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "alarmSet.vhd" "Mux15" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux16\"" {  } { { "alarmSet.vhd" "Mux16" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux17\"" {  } { { "alarmSet.vhd" "Mux17" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux18\"" {  } { { "alarmSet.vhd" "Mux18" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux19\"" {  } { { "alarmSet.vhd" "Mux19" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "d:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "D:/altera/test/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux4\"" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux12 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux12\"" {  } { { "alarmSet.vhd" "" { Text "D:/altera/test/alarmSet.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 14 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Allocated 215 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 27 11:50:06 2018 " "Info: Processing ended: Tue Feb 27 11:50:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
