WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 251967 cumulative IPC: 3.969 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 251967 cumulative IPC: 3.969 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 521517 cumulative IPC: 1.917 (Simulation time: 00 hr 00 min 10 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 521517 cumulative IPC: 1.917 (Simulation time: 00 hr 00 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_100B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.917 instructions: 1000000 cycles: 521517
CPU 0 Branch Prediction Accuracy: 85.74% MPKI: 4.653 Average ROB Occupancy at Mispredict: 73.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.65
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:       4892 HIT:       1067 MISS:       3825
LLC LOAD         ACCESS:       2694 HIT:          0 MISS:       2694
LLC RFO          ACCESS:       1064 HIT:          0 MISS:       1064
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1040 HIT:       1040 MISS:          0
LLC TRANSLATION  ACCESS:         94 HIT:         27 MISS:         67
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 326 cycles
cpu0_DTLB TOTAL        ACCESS:     173221 HIT:     140514 MISS:      32707
cpu0_DTLB LOAD         ACCESS:     173221 HIT:     140514 MISS:      32707
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.826 cycles
cpu0_ITLB TOTAL        ACCESS:       2805 HIT:       2805 MISS:          0
cpu0_ITLB LOAD         ACCESS:       2805 HIT:       2805 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     209881 HIT:     156694 MISS:      53187
cpu0_L1D LOAD         ACCESS:     121927 HIT:      92453 MISS:      29474
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      87848 HIT:      64241 MISS:      23607
cpu0_L1D TRANSLATION  ACCESS:        106 HIT:          0 MISS:        106
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.04 cycles
cpu0_L1I TOTAL        ACCESS:       3828 HIT:       3828 MISS:          0
cpu0_L1I LOAD         ACCESS:       3828 HIT:       3828 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      61930 HIT:      58078 MISS:       3852
cpu0_L2C LOAD         ACCESS:      27534 HIT:      24840 MISS:       2694
cpu0_L2C RFO          ACCESS:      15965 HIT:      14901 MISS:       1064
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      18325 HIT:      18325 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        106 HIT:         12 MISS:         94
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 344.7 cycles
cpu0_STLB TOTAL        ACCESS:      30643 HIT:      30587 MISS:         56
cpu0_STLB LOAD         ACCESS:      30643 HIT:      30587 MISS:         56
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 829.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        518
  ROW_BUFFER_MISS:       3307
 AVG DBUS CONGESTED CYCLE: 3.711
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
