Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 23 21:03:43 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK_divider_To_1Hz/clkout_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: CLK_divider_to_20hz/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: frec_div_10kHz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.568        0.000                      0                  631        0.152        0.000                      0                  631        4.500        0.000                       0                   374  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.568        0.000                      0                  631        0.152        0.000                      0                  631        4.500        0.000                       0                   374  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.178ns (23.809%)  route 3.770ns (76.191%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.714     5.317    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y68          FDRE                                         r  FSM_PB_L/t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  FSM_PB_L/t_reg[13]/Q
                         net (fo=3, routed)           1.001     6.773    FSM_PB_L/t_reg_n_0_[13]
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.146     6.919 r  FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0/O
                         net (fo=3, routed)           1.000     7.919    FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.328     8.247 r  FSM_PB_L/t[26]_i_9__0/O
                         net (fo=1, routed)           0.445     8.692    FSM_PB_L/t[26]_i_9__0_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  FSM_PB_L/t[26]_i_5__0/O
                         net (fo=2, routed)           0.431     9.247    FSM_PB_L/t[26]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     9.371 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.894    10.264    FSM_PB_L/t[26]
    SLICE_X3Y65          FDRE                                         r  FSM_PB_L/t_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.599    15.022    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y65          FDRE                                         r  FSM_PB_L/t_reg[1]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    FSM_PB_L/t_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.178ns (23.809%)  route 3.770ns (76.191%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.714     5.317    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y68          FDRE                                         r  FSM_PB_L/t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  FSM_PB_L/t_reg[13]/Q
                         net (fo=3, routed)           1.001     6.773    FSM_PB_L/t_reg_n_0_[13]
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.146     6.919 r  FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0/O
                         net (fo=3, routed)           1.000     7.919    FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.328     8.247 r  FSM_PB_L/t[26]_i_9__0/O
                         net (fo=1, routed)           0.445     8.692    FSM_PB_L/t[26]_i_9__0_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  FSM_PB_L/t[26]_i_5__0/O
                         net (fo=2, routed)           0.431     9.247    FSM_PB_L/t[26]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     9.371 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.894    10.264    FSM_PB_L/t[26]
    SLICE_X3Y65          FDRE                                         r  FSM_PB_L/t_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.599    15.022    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y65          FDRE                                         r  FSM_PB_L/t_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    FSM_PB_L/t_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.178ns (23.809%)  route 3.770ns (76.191%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.714     5.317    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y68          FDRE                                         r  FSM_PB_L/t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  FSM_PB_L/t_reg[13]/Q
                         net (fo=3, routed)           1.001     6.773    FSM_PB_L/t_reg_n_0_[13]
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.146     6.919 r  FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0/O
                         net (fo=3, routed)           1.000     7.919    FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.328     8.247 r  FSM_PB_L/t[26]_i_9__0/O
                         net (fo=1, routed)           0.445     8.692    FSM_PB_L/t[26]_i_9__0_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  FSM_PB_L/t[26]_i_5__0/O
                         net (fo=2, routed)           0.431     9.247    FSM_PB_L/t[26]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     9.371 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.894    10.264    FSM_PB_L/t[26]
    SLICE_X3Y65          FDRE                                         r  FSM_PB_L/t_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.599    15.022    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y65          FDRE                                         r  FSM_PB_L/t_reg[3]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    FSM_PB_L/t_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.178ns (23.809%)  route 3.770ns (76.191%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.714     5.317    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y68          FDRE                                         r  FSM_PB_L/t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  FSM_PB_L/t_reg[13]/Q
                         net (fo=3, routed)           1.001     6.773    FSM_PB_L/t_reg_n_0_[13]
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.146     6.919 r  FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0/O
                         net (fo=3, routed)           1.000     7.919    FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.328     8.247 r  FSM_PB_L/t[26]_i_9__0/O
                         net (fo=1, routed)           0.445     8.692    FSM_PB_L/t[26]_i_9__0_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  FSM_PB_L/t[26]_i_5__0/O
                         net (fo=2, routed)           0.431     9.247    FSM_PB_L/t[26]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     9.371 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.894    10.264    FSM_PB_L/t[26]
    SLICE_X3Y65          FDRE                                         r  FSM_PB_L/t_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.599    15.022    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y65          FDRE                                         r  FSM_PB_L/t_reg[4]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    FSM_PB_L/t_reg[4]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 CLK_divider_To_1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_divider_To_1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 2.406ns (44.474%)  route 3.004ns (55.526%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.721     5.324    CLK_divider_To_1Hz/CLK
    SLICE_X1Y62          FDCE                                         r  CLK_divider_To_1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  CLK_divider_To_1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.682     6.462    CLK_divider_To_1Hz/counter_reg[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.124     6.586 f  CLK_divider_To_1Hz/clkout_i_8/O
                         net (fo=1, routed)           0.989     7.574    CLK_divider_To_1Hz/clkout_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.698 r  CLK_divider_To_1Hz/clkout_i_5/O
                         net (fo=2, routed)           0.569     8.267    CLK_divider_To_1Hz/clkout_i_5_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.124     8.391 f  CLK_divider_To_1Hz/clkout_i_2/O
                         net (fo=28, routed)          0.764     9.156    CLK_divider_To_1Hz/load
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.124     9.280 r  CLK_divider_To_1Hz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.280    CLK_divider_To_1Hz/counter[0]_i_5_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.830 r  CLK_divider_To_1Hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    CLK_divider_To_1Hz/counter_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  CLK_divider_To_1Hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    CLK_divider_To_1Hz/counter_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  CLK_divider_To_1Hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.058    CLK_divider_To_1Hz/counter_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.172 r  CLK_divider_To_1Hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    CLK_divider_To_1Hz/counter_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.286 r  CLK_divider_To_1Hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.286    CLK_divider_To_1Hz/counter_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.400 r  CLK_divider_To_1Hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.400    CLK_divider_To_1Hz/counter_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.734 r  CLK_divider_To_1Hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.734    CLK_divider_To_1Hz/counter_reg[24]_i_1_n_6
    SLICE_X1Y68          FDCE                                         r  CLK_divider_To_1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.595    15.018    CLK_divider_To_1Hz/CLK
    SLICE_X1Y68          FDCE                                         r  CLK_divider_To_1Hz/counter_reg[25]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    CLK_divider_To_1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.178ns (24.077%)  route 3.715ns (75.923%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.714     5.317    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y68          FDRE                                         r  FSM_PB_L/t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  FSM_PB_L/t_reg[13]/Q
                         net (fo=3, routed)           1.001     6.773    FSM_PB_L/t_reg_n_0_[13]
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.146     6.919 r  FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0/O
                         net (fo=3, routed)           1.000     7.919    FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.328     8.247 r  FSM_PB_L/t[26]_i_9__0/O
                         net (fo=1, routed)           0.445     8.692    FSM_PB_L/t[26]_i_9__0_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  FSM_PB_L/t[26]_i_5__0/O
                         net (fo=2, routed)           0.431     9.247    FSM_PB_L/t[26]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     9.371 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.839    10.209    FSM_PB_L/t[26]
    SLICE_X3Y66          FDRE                                         r  FSM_PB_L/t_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.598    15.021    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y66          FDRE                                         r  FSM_PB_L/t_reg[5]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    FSM_PB_L/t_reg[5]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.178ns (24.077%)  route 3.715ns (75.923%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.714     5.317    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y68          FDRE                                         r  FSM_PB_L/t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  FSM_PB_L/t_reg[13]/Q
                         net (fo=3, routed)           1.001     6.773    FSM_PB_L/t_reg_n_0_[13]
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.146     6.919 r  FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0/O
                         net (fo=3, routed)           1.000     7.919    FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.328     8.247 r  FSM_PB_L/t[26]_i_9__0/O
                         net (fo=1, routed)           0.445     8.692    FSM_PB_L/t[26]_i_9__0_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  FSM_PB_L/t[26]_i_5__0/O
                         net (fo=2, routed)           0.431     9.247    FSM_PB_L/t[26]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     9.371 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.839    10.209    FSM_PB_L/t[26]
    SLICE_X3Y66          FDRE                                         r  FSM_PB_L/t_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.598    15.021    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y66          FDRE                                         r  FSM_PB_L/t_reg[6]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    FSM_PB_L/t_reg[6]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.178ns (24.077%)  route 3.715ns (75.923%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.714     5.317    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y68          FDRE                                         r  FSM_PB_L/t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  FSM_PB_L/t_reg[13]/Q
                         net (fo=3, routed)           1.001     6.773    FSM_PB_L/t_reg_n_0_[13]
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.146     6.919 r  FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0/O
                         net (fo=3, routed)           1.000     7.919    FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.328     8.247 r  FSM_PB_L/t[26]_i_9__0/O
                         net (fo=1, routed)           0.445     8.692    FSM_PB_L/t[26]_i_9__0_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  FSM_PB_L/t[26]_i_5__0/O
                         net (fo=2, routed)           0.431     9.247    FSM_PB_L/t[26]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     9.371 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.839    10.209    FSM_PB_L/t[26]
    SLICE_X3Y66          FDRE                                         r  FSM_PB_L/t_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.598    15.021    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y66          FDRE                                         r  FSM_PB_L/t_reg[7]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    FSM_PB_L/t_reg[7]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 FSM_PB_L/t_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_PB_L/t_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.178ns (24.077%)  route 3.715ns (75.923%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.714     5.317    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y68          FDRE                                         r  FSM_PB_L/t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  FSM_PB_L/t_reg[13]/Q
                         net (fo=3, routed)           1.001     6.773    FSM_PB_L/t_reg_n_0_[13]
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.146     6.919 r  FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0/O
                         net (fo=3, routed)           1.000     7.919    FSM_PB_L/FSM_sequential_CurrentState[0]_i_6__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.328     8.247 r  FSM_PB_L/t[26]_i_9__0/O
                         net (fo=1, routed)           0.445     8.692    FSM_PB_L/t[26]_i_9__0_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.124     8.816 r  FSM_PB_L/t[26]_i_5__0/O
                         net (fo=2, routed)           0.431     9.247    FSM_PB_L/t[26]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     9.371 r  FSM_PB_L/t[26]_i_1__0/O
                         net (fo=26, routed)          0.839    10.209    FSM_PB_L/t[26]
    SLICE_X3Y66          FDRE                                         r  FSM_PB_L/t_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.598    15.021    FSM_PB_L/t_reg[26]_0
    SLICE_X3Y66          FDRE                                         r  FSM_PB_L/t_reg[8]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.429    14.831    FSM_PB_L/t_reg[8]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 CLK_divider_To_1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_divider_To_1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 2.311ns (43.482%)  route 3.004ns (56.518%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.721     5.324    CLK_divider_To_1Hz/CLK
    SLICE_X1Y62          FDCE                                         r  CLK_divider_To_1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  CLK_divider_To_1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.682     6.462    CLK_divider_To_1Hz/counter_reg[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.124     6.586 f  CLK_divider_To_1Hz/clkout_i_8/O
                         net (fo=1, routed)           0.989     7.574    CLK_divider_To_1Hz/clkout_i_8_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.698 r  CLK_divider_To_1Hz/clkout_i_5/O
                         net (fo=2, routed)           0.569     8.267    CLK_divider_To_1Hz/clkout_i_5_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.124     8.391 f  CLK_divider_To_1Hz/clkout_i_2/O
                         net (fo=28, routed)          0.764     9.156    CLK_divider_To_1Hz/load
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.124     9.280 r  CLK_divider_To_1Hz/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.280    CLK_divider_To_1Hz/counter[0]_i_5_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.830 r  CLK_divider_To_1Hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.830    CLK_divider_To_1Hz/counter_reg[0]_i_1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.944 r  CLK_divider_To_1Hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.944    CLK_divider_To_1Hz/counter_reg[4]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  CLK_divider_To_1Hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.058    CLK_divider_To_1Hz/counter_reg[8]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.172 r  CLK_divider_To_1Hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.172    CLK_divider_To_1Hz/counter_reg[12]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.286 r  CLK_divider_To_1Hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.286    CLK_divider_To_1Hz/counter_reg[16]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.400 r  CLK_divider_To_1Hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.400    CLK_divider_To_1Hz/counter_reg[20]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.639 r  CLK_divider_To_1Hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.639    CLK_divider_To_1Hz/counter_reg[24]_i_1_n_5
    SLICE_X1Y68          FDCE                                         r  CLK_divider_To_1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.595    15.018    CLK_divider_To_1Hz/CLK
    SLICE_X1Y68          FDCE                                         r  CLK_divider_To_1Hz/counter_reg[26]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    CLK_divider_To_1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  4.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 PB_Debouncer_L/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PB_Debouncer_L/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.568     1.487    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X11Y68         FDRE                                         r  PB_Debouncer_L/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  PB_Debouncer_L/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.099     1.728    PB_Debouncer_L/FSM_onehot_state_reg_n_0_[2]
    SLICE_X10Y68         LUT5 (Prop_lut5_I2_O)        0.045     1.773 r  PB_Debouncer_L/FSM_onehot_state[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.773    PB_Debouncer_L/next_state__0[0]
    SLICE_X10Y68         FDSE                                         r  PB_Debouncer_L/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.837     2.002    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X10Y68         FDSE                                         r  PB_Debouncer_L/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X10Y68         FDSE (Hold_fdse_C_D)         0.120     1.620    PB_Debouncer_L/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.528%)  route 0.082ns (30.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.082     1.742    FSM_PB_R/FSM_onehot_CurrentState_reg[5][1]
    SLICE_X4Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  FSM_PB_R/FSM_onehot_CurrentState[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    FSM_tiempo/D[4]
    SLICE_X4Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.870     2.035    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X4Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.091     1.623    FSM_tiempo/FSM_onehot_CurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_segundos/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_segundos/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.575     1.494    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X8Y55          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Formato_Alarma/Double_Dabble_segundos/counter_reg[4]/Q
                         net (fo=3, routed)           0.072     1.731    Formato_Alarma/Double_Dabble_segundos/sel0[4]
    SLICE_X9Y55          LUT4 (Prop_lut4_I1_O)        0.045     1.776 r  Formato_Alarma/Double_Dabble_segundos/counter[5]_i_2__3/O
                         net (fo=1, routed)           0.000     1.776    Formato_Alarma/Double_Dabble_segundos/counter[5]_i_2__3_n_0
    SLICE_X9Y55          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.846     2.011    Formato_Alarma/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X9Y55          FDRE                                         r  Formato_Alarma/Double_Dabble_segundos/counter_reg[5]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.092     1.599    Formato_Alarma/Double_Dabble_segundos/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/bcd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.965%)  route 0.130ns (48.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X4Y54          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Alarma/Double_Dabble_horas/shift_reg[5]/Q
                         net (fo=5, routed)           0.130     1.794    Formato_Alarma/Double_Dabble_horas/shift_reg_n_0_[5]
    SLICE_X4Y53          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.874     2.039    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X4Y53          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[6]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.070     1.608    Formato_Alarma/Double_Dabble_horas/bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_horas/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_horas/bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.235%)  route 0.151ns (51.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X4Y55          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Alarma/Double_Dabble_horas/shift_reg[0]/Q
                         net (fo=6, routed)           0.151     1.815    Formato_Alarma/Double_Dabble_horas/shift_reg_n_0_[0]
    SLICE_X3Y55          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.877     2.042    Formato_Alarma/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X3Y55          FDRE                                         r  Formato_Alarma/Double_Dabble_horas/bcd_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.066     1.628    Formato_Alarma/Double_Dabble_horas/bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_minutos/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_minutos/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.785%)  route 0.142ns (43.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.602     1.521    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X1Y60          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Formato_Alarma/Double_Dabble_minutos/counter_reg[2]/Q
                         net (fo=7, routed)           0.142     1.804    Formato_Alarma/Double_Dabble_minutos/Q[2]
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  Formato_Alarma/Double_Dabble_minutos/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    Formato_Alarma/Double_Dabble_minutos/counter[4]_i_1__0_n_0
    SLICE_X2Y60          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.875     2.040    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X2Y60          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/counter_reg[4]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.121     1.658    Formato_Alarma/Double_Dabble_minutos/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_segundos/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_segundos/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.602     1.521    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X0Y61          FDSE                                         r  Formato_Hora/Double_Dabble_segundos/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  Formato_Hora/Double_Dabble_segundos/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.109     1.771    Formato_Hora/Double_Dabble_segundos/FSM_onehot_state_reg_n_0_[0]
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.045     1.816 r  Formato_Hora/Double_Dabble_segundos/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.816    Formato_Hora/Double_Dabble_segundos/counter[0]_i_1__1_n_0
    SLICE_X1Y61          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.875     2.040    Formato_Hora/Double_Dabble_segundos/shift_reg[7]_0
    SLICE_X1Y61          FDRE                                         r  Formato_Hora/Double_Dabble_segundos/counter_reg[0]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.091     1.625    Formato_Hora/Double_Dabble_segundos/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Formato_Alarma/Double_Dabble_minutos/shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Alarma/Double_Dabble_minutos/bcd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.427%)  route 0.139ns (49.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X0Y57          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Alarma/Double_Dabble_minutos/shift_reg[5]/Q
                         net (fo=5, routed)           0.139     1.802    Formato_Alarma/Double_Dabble_minutos/shift_reg_n_0_[5]
    SLICE_X1Y56          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.877     2.042    Formato_Alarma/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X1Y56          FDRE                                         r  Formato_Alarma/Double_Dabble_minutos/bcd_reg[6]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.070     1.609    Formato_Alarma/Double_Dabble_minutos/bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_minutos/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.308%)  route 0.151ns (51.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.602     1.521    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X5Y57          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Formato_Hora/Double_Dabble_minutos/shift_reg[3]/Q
                         net (fo=4, routed)           0.151     1.813    Formato_Hora/Double_Dabble_minutos/shift_reg_n_0_[3]
    SLICE_X2Y57          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.876     2.041    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X2Y57          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/bcd_reg[4]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.059     1.620    Formato_Hora/Double_Dabble_minutos/bcd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Formato_Hora/Double_Dabble_minutos/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Formato_Hora/Double_Dabble_minutos/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.186%)  route 0.164ns (46.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X3Y57          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.164     1.827    Formato_Hora/Double_Dabble_minutos/state[2]
    SLICE_X6Y57          LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  Formato_Hora/Double_Dabble_minutos/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    Formato_Hora/Double_Dabble_minutos/shift[0]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.873     2.038    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X6Y57          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/shift_reg[0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X6Y57          FDRE (Hold_fdre_C_D)         0.120     1.678    Formato_Hora/Double_Dabble_minutos/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y63     CLK_divider_To_1Hz/clkout_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     CLK_divider_To_1Hz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     CLK_divider_To_1Hz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     CLK_divider_To_1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     CLK_divider_To_1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     CLK_divider_To_1Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     CLK_divider_To_1Hz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     CLK_divider_To_1Hz/clkout_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     CLK_divider_To_1Hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     CLK_divider_To_1Hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     CLK_divider_To_1Hz/clkout_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     CLK_divider_To_1Hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     CLK_divider_To_1Hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     CLK_divider_To_1Hz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     CLK_divider_To_1Hz/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.110ns  (logic 5.526ns (39.161%)  route 8.585ns (60.839%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          2.839     4.319    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124     4.443 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     5.256    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     5.380 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     6.165    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.638     6.927    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.510    10.560    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.110 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.110    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.083ns  (logic 5.619ns (39.899%)  route 8.464ns (60.101%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          3.209     4.689    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124     4.813 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.039     5.852    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.124     5.976 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.173     7.149    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.152     7.301 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.042    10.343    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    14.083 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.083    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.809ns  (logic 5.719ns (41.412%)  route 8.091ns (58.588%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          2.839     4.319    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124     4.443 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     5.256    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     5.380 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     6.165    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.638     6.927    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.150     7.077 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.016    10.092    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.717    13.809 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.809    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.956ns  (logic 5.739ns (44.296%)  route 7.217ns (55.704%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          2.839     4.319    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124     4.443 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     5.256    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     5.380 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     6.165    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.641     6.930    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.150     7.080 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.139     9.219    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.738    12.956 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.956    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.839ns  (logic 5.553ns (43.248%)  route 7.286ns (56.752%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          2.839     4.319    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124     4.443 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     5.256    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     5.380 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     6.165    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.985     7.273    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I0_O)        0.124     7.397 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.262    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.839 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.839    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.698ns  (logic 5.407ns (42.580%)  route 7.291ns (57.420%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          3.209     4.689    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124     4.813 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           1.039     5.852    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I3_O)        0.124     5.976 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.173     7.149    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.124     7.273 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.870     9.143    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.698 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.698    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.319ns  (logic 5.536ns (44.940%)  route 6.783ns (55.060%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          2.839     4.319    BCD_to_display/contador_anodos/SW_IBUF[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.124     4.443 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     5.256    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     5.380 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     6.165    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.641     6.930    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.124     7.054 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.705     8.759    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.319 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.319    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_to_display/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.390ns  (logic 4.390ns (38.538%)  route 7.000ns (61.462%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE                         0.000     0.000 r  BCD_to_display/contador_anodos/count_reg[0]/C
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  BCD_to_display/contador_anodos/count_reg[0]/Q
                         net (fo=34, routed)          1.527     2.045    BCD_to_display/contador_anodos/count[0]
    SLICE_X1Y58          LUT3 (Prop_lut3_I1_O)        0.152     2.197 r  BCD_to_display/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.474     7.670    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    11.390 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.390    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ALARMA_LEDs/LEDsf_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.997ns  (logic 1.631ns (14.832%)  route 9.366ns (85.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.766    10.997    ALARMA_LEDs/SR[0]
    SLICE_X3Y63          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ALARMA_LEDs/LEDsf_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.997ns  (logic 1.631ns (14.832%)  route 9.366ns (85.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.766    10.997    ALARMA_LEDs/SR[0]
    SLICE_X3Y63          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[4]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.129     0.293    contador_segundos/Q[0]
    SLICE_X3Y62          LUT4 (Prop_lut4_I1_O)        0.045     0.338 r  contador_segundos/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    contador_segundos/p_0_in[3]
    SLICE_X3Y62          FDCE                                         r  contador_segundos/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.128     0.292    contador_segundos/Q[0]
    SLICE_X3Y62          LUT3 (Prop_lut3_I2_O)        0.048     0.340 r  contador_segundos/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    contador_segundos/p_0_in[2]
    SLICE_X3Y62          FDCE                                         r  contador_segundos/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.129     0.293    contador_segundos/Q[0]
    SLICE_X3Y62          LUT5 (Prop_lut5_I1_O)        0.049     0.342 r  contador_segundos/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    contador_segundos/p_0_in[4]
    SLICE_X3Y62          FDCE                                         r  contador_segundos/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[14]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[14]/C
    SLICE_X3Y61          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[14]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[14]
    SLICE_X3Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[14]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[14]_i_1_n_0
    SLICE_X3Y61          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[7]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[7]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[7]
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[7]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[7]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[3]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[3]/Q
                         net (fo=2, routed)           0.167     0.308    ALARMA_LEDs/Q[3]
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  ALARMA_LEDs/LEDsf[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    ALARMA_LEDs/LEDsf[3]_i_1_n_0
    SLICE_X3Y63          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARMA_LEDs/LEDsf_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[9]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[9]/Q
                         net (fo=2, routed)           0.170     0.311    ALARMA_LEDs/Q[9]
    SLICE_X3Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  ALARMA_LEDs/LEDsf[9]_i_1/O
                         net (fo=1, routed)           0.000     0.356    ALARMA_LEDs/LEDsf[9]_i_1_n_0
    SLICE_X3Y63          FDRE                                         r  ALARMA_LEDs/LEDsf_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[6]/C
    SLICE_X0Y63          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[6]/Q
                         net (fo=2, routed)           0.183     0.324    ALARMA_LEDs/Q[6]
    SLICE_X0Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  ALARMA_LEDs/LEDsf[6]_i_1/O
                         net (fo=1, routed)           0.000     0.369    ALARMA_LEDs/LEDsf[6]_i_1_n_0
    SLICE_X0Y63          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[12]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[12]/C
    SLICE_X0Y62          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  ALARMA_LEDs/LEDsf_reg[12]/Q
                         net (fo=2, routed)           0.185     0.326    ALARMA_LEDs/Q[12]
    SLICE_X0Y62          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  ALARMA_LEDs/LEDsf[12]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ALARMA_LEDs/LEDsf[12]_i_1_n_0
    SLICE_X0Y62          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALARMA_LEDs/LEDsf_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ALARMA_LEDs/LEDsf_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDSE                         0.000     0.000 r  ALARMA_LEDs/LEDsf_reg[10]/C
    SLICE_X2Y64          FDSE (Prop_fdse_C_Q)         0.164     0.164 f  ALARMA_LEDs/LEDsf_reg[10]/Q
                         net (fo=2, routed)           0.175     0.339    ALARMA_LEDs/Q[10]
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  ALARMA_LEDs/LEDsf[10]_i_1/O
                         net (fo=1, routed)           0.000     0.384    ALARMA_LEDs/LEDsf[10]_i_1_n_0
    SLICE_X2Y64          FDSE                                         r  ALARMA_LEDs/LEDsf_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.497ns  (logic 4.832ns (42.023%)  route 6.666ns (57.977%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.644     5.247    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y59          FDRE                                         r  Memoria_HORA/T3_rom_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  Memoria_HORA/T3_rom_reg[2]/Q
                         net (fo=10, routed)          1.482     7.247    Memoria_HORA/T3__0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124     7.371 r  Memoria_HORA/LEDs2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.371    ALARMA_LEDs/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.884 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.642     9.526    contador_segundos/CO[0]
    SLICE_X2Y64          LUT6 (Prop_lut6_I3_O)        0.124     9.650 r  contador_segundos/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.541    13.192    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    16.744 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.744    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.329ns  (logic 4.638ns (40.942%)  route 6.691ns (59.058%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.724     5.327    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/Q
                         net (fo=1, routed)           0.945     6.691    BCD_to_display/contador_anodos/hora_display[25]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.297     6.988 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     7.801    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.925 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     8.710    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.834 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.638     9.472    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.124     9.596 r  BCD_to_display/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.510    13.105    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.655 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.655    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.184ns  (logic 4.821ns (43.109%)  route 6.363ns (56.891%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.724     5.327    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/Q
                         net (fo=1, routed)           0.945     6.691    BCD_to_display/contador_anodos/hora_display[25]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.297     6.988 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     7.801    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.925 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     8.710    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.834 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.777     9.611    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I2_O)        0.118     9.729 r  BCD_to_display/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.042    12.771    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    16.511 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.511    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.028ns  (logic 4.831ns (43.809%)  route 6.196ns (56.191%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.724     5.327    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/Q
                         net (fo=1, routed)           0.945     6.691    BCD_to_display/contador_anodos/hora_display[25]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.297     6.988 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     7.801    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.925 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     8.710    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.834 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.638     9.472    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.150     9.622 r  BCD_to_display/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.016    12.637    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.717    16.354 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.354    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.988ns  (logic 4.814ns (43.814%)  route 6.174ns (56.186%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.644     5.247    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y59          FDRE                                         r  Memoria_HORA/T3_rom_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  Memoria_HORA/T3_rom_reg[2]/Q
                         net (fo=10, routed)          1.482     7.247    Memoria_HORA/T3__0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124     7.371 r  Memoria_HORA/LEDs2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.371    ALARMA_LEDs/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.884 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.619     9.503    contador_segundos/CO[0]
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124     9.627 r  contador_segundos/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.072    12.699    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    16.235 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.235    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.538ns  (logic 4.830ns (45.832%)  route 5.708ns (54.168%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.644     5.247    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y59          FDRE                                         r  Memoria_HORA/T3_rom_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  Memoria_HORA/T3_rom_reg[2]/Q
                         net (fo=10, routed)          1.482     7.247    Memoria_HORA/T3__0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124     7.371 r  Memoria_HORA/LEDs2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.371    ALARMA_LEDs/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.884 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.792     9.676    contador_segundos/CO[0]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124     9.800 r  contador_segundos/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.433    12.234    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    15.784 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.784    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.175ns  (logic 4.852ns (47.683%)  route 5.323ns (52.317%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.724     5.327    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/Q
                         net (fo=1, routed)           0.945     6.691    BCD_to_display/contador_anodos/hora_display[25]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.297     6.988 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     7.801    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.925 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     8.710    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.834 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.641     9.475    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I2_O)        0.150     9.625 r  BCD_to_display/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.139    11.764    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.738    15.501 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.501    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_HORA/T3_rom_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 4.831ns (47.236%)  route 5.396ns (52.764%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.644     5.247    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X8Y59          FDRE                                         r  Memoria_HORA/T3_rom_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  Memoria_HORA/T3_rom_reg[2]/Q
                         net (fo=10, routed)          1.482     7.247    Memoria_HORA/T3__0[2]
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124     7.371 r  Memoria_HORA/LEDs2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.371    ALARMA_LEDs/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.884 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          1.579     9.463    contador_segundos/CO[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I3_O)        0.124     9.587 r  contador_segundos/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.335    11.922    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.473 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.473    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.057ns  (logic 4.665ns (46.384%)  route 5.392ns (53.616%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.724     5.327    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.746 f  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/Q
                         net (fo=1, routed)           0.945     6.691    BCD_to_display/contador_anodos/hora_display[25]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.297     6.988 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     7.801    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.925 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     8.710    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.834 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.985     9.819    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I0_O)        0.124     9.943 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.865    11.807    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.384 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.384    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 4.643ns (47.220%)  route 5.190ns (52.780%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.724     5.327    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  Formato_Hora/Double_Dabble_horas/bcd_reg[6]/Q
                         net (fo=1, routed)           0.945     6.691    BCD_to_display/contador_anodos/hora_display[25]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.297     6.988 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.813     7.801    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.925 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.785     8.710    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_11_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.834 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.777     9.611    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.124     9.735 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.870    11.605    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.160 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.160    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.185ns (34.494%)  route 0.351ns (65.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.220     1.880    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     1.924 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.132     2.056    contador_segundos/AR[0]
    SLICE_X2Y62          FDCE                                         f  contador_segundos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.185ns (34.494%)  route 0.351ns (65.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.220     1.880    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     1.924 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.132     2.056    contador_segundos/AR[0]
    SLICE_X2Y62          FDCE                                         f  contador_segundos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.185ns (34.494%)  route 0.351ns (65.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.220     1.880    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     1.924 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.132     2.056    contador_segundos/AR[0]
    SLICE_X3Y62          FDCE                                         f  contador_segundos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.185ns (34.494%)  route 0.351ns (65.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.220     1.880    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     1.924 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.132     2.056    contador_segundos/AR[0]
    SLICE_X3Y62          FDCE                                         f  contador_segundos/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.185ns (34.494%)  route 0.351ns (65.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.220     1.880    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     1.924 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.132     2.056    contador_segundos/AR[0]
    SLICE_X3Y62          FDCE                                         f  contador_segundos/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.185ns (34.494%)  route 0.351ns (65.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.600     1.519    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.220     1.880    FSM_tiempo/Q[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.044     1.924 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.132     2.056    contador_segundos/AR[0]
    SLICE_X3Y62          FDCE                                         f  contador_segundos/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.537ns (66.699%)  route 0.768ns (33.301%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/Q
                         net (fo=1, routed)           0.093     1.757    BCD_to_display/contador_anodos/hora_display[21]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.802 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.103     1.905    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.045     1.950 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.224     2.174    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I1_O)        0.045     2.219 r  BCD_to_display/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.347     2.566    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.827 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.827    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_minutos/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.553ns (64.851%)  route 0.842ns (35.149%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.602     1.521    Formato_Hora/Double_Dabble_minutos/counter_reg[5]_0
    SLICE_X4Y57          FDRE                                         r  Formato_Hora/Double_Dabble_minutos/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  Formato_Hora/Double_Dabble_minutos/bcd_reg[1]/Q
                         net (fo=1, routed)           0.113     1.775    BCD_to_display/contador_anodos/hora_display[12]
    SLICE_X3Y56          LUT5 (Prop_lut5_I0_O)        0.045     1.820 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.137     1.957    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_24_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.045     2.002 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.188     2.191    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.045     2.236 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.639    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.917 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.917    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Memoria_ALARMA/T2_rom_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.595ns (66.428%)  route 0.806ns (33.572%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    Memoria_ALARMA/T2_rom_reg[5]_0
    SLICE_X3Y59          FDRE                                         r  Memoria_ALARMA/T2_rom_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Memoria_ALARMA/T2_rom_reg[4]/Q
                         net (fo=6, routed)           0.134     1.798    Memoria_ALARMA/T2_alarma[4]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.045     1.843 r  Memoria_ALARMA/LEDs2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.843    ALARMA_LEDs/S[3]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.952 r  ALARMA_LEDs/LEDs2_carry/CO[3]
                         net (fo=15, routed)          0.239     2.191    contador_segundos/CO[0]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     2.236 r  contador_segundos/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.432     2.668    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.923 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.923    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.532ns (62.970%)  route 0.901ns (37.030%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.603     1.522    Formato_Hora/Double_Dabble_horas/shift_reg[7]_0
    SLICE_X7Y56          FDRE                                         r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Formato_Hora/Double_Dabble_horas/bcd_reg[2]/Q
                         net (fo=1, routed)           0.093     1.757    BCD_to_display/contador_anodos/hora_display[21]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.103     1.905    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.045     1.950 f  BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.283     2.233    BCD_to_display/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.045     2.278 r  BCD_to_display/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.699    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.955 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.955    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           384 Endpoints
Min Delay           384 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_To_1Hz/clkout_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.997ns  (logic 1.631ns (14.832%)  route 9.366ns (85.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.766    10.997    CLK_divider_To_1Hz/AR[0]
    SLICE_X2Y63          FDCE                                         f  CLK_divider_To_1Hz/clkout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.600     5.023    CLK_divider_To_1Hz/CLK
    SLICE_X2Y63          FDCE                                         r  CLK_divider_To_1Hz/clkout_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            PB_Debouncer_R/PB_sync_aux_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.854ns  (logic 1.631ns (15.026%)  route 9.223ns (84.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.624    10.854    PB_Debouncer_R/PB_sync_reg_0[0]
    SLICE_X4Y66          FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.596     5.019    PB_Debouncer_R/delay_timer_reg[16]_0
    SLICE_X4Y66          FDRE                                         r  PB_Debouncer_R/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.850ns  (logic 1.631ns (15.032%)  route 9.219ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.619    10.850    CLK_divider_to_20hz/AR[0]
    SLICE_X5Y66          FDCE                                         f  CLK_divider_to_20hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.596     5.019    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X5Y66          FDCE                                         r  CLK_divider_to_20hz/counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.850ns  (logic 1.631ns (15.032%)  route 9.219ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.619    10.850    CLK_divider_to_20hz/AR[0]
    SLICE_X5Y66          FDCE                                         f  CLK_divider_to_20hz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.596     5.019    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X5Y66          FDCE                                         r  CLK_divider_to_20hz/counter_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.850ns  (logic 1.631ns (15.032%)  route 9.219ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.619    10.850    CLK_divider_to_20hz/AR[0]
    SLICE_X5Y66          FDCE                                         f  CLK_divider_to_20hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.596     5.019    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X5Y66          FDCE                                         r  CLK_divider_to_20hz/counter_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.850ns  (logic 1.631ns (15.032%)  route 9.219ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.619    10.850    CLK_divider_to_20hz/AR[0]
    SLICE_X5Y66          FDCE                                         f  CLK_divider_to_20hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.596     5.019    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X5Y66          FDCE                                         r  CLK_divider_to_20hz/counter_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.850ns  (logic 1.631ns (15.032%)  route 9.219ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.619    10.850    CLK_divider_to_20hz/AR[0]
    SLICE_X5Y66          FDCE                                         f  CLK_divider_to_20hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.596     5.019    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X5Y66          FDCE                                         r  CLK_divider_to_20hz/counter_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.850ns  (logic 1.631ns (15.032%)  route 9.219ns (84.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.619    10.850    CLK_divider_to_20hz/AR[0]
    SLICE_X5Y66          FDCE                                         f  CLK_divider_to_20hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.596     5.019    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X5Y66          FDCE                                         r  CLK_divider_to_20hz/counter_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.820ns  (logic 1.631ns (15.074%)  route 9.189ns (84.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.589    10.820    CLK_divider_to_20hz/AR[0]
    SLICE_X5Y68          FDCE                                         f  CLK_divider_to_20hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.593     5.016    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X5Y68          FDCE                                         r  CLK_divider_to_20hz/counter_reg[15]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            CLK_divider_to_20hz/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.820ns  (logic 1.631ns (15.074%)  route 9.189ns (84.926%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          5.600     7.107    Formato_Hora/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X3Y62          LUT1 (Prop_lut1_I0_O)        0.124     7.231 f  Formato_Hora/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=267, routed)         3.589    10.820    CLK_divider_to_20hz/AR[0]
    SLICE_X5Y68          FDCE                                         f  CLK_divider_to_20hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.593     5.016    CLK_divider_to_20hz/counter_reg[21]_0
    SLICE_X5Y68          FDCE                                         r  CLK_divider_to_20hz/counter_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.092%)  route 0.126ns (45.908%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.126     0.274    Memoria_HORA/T1_rom_reg[5]_1[1]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[1]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.156%)  route 0.157ns (48.844%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.157     0.321    Memoria_HORA/T1_rom_reg[5]_1[0]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[0]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.767%)  route 0.214ns (60.233%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[3]/Q
                         net (fo=22, routed)          0.214     0.355    Memoria_HORA/T1_rom_reg[5]_1[3]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[3]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.489%)  route 0.235ns (62.511%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[2]/Q
                         net (fo=9, routed)           0.235     0.376    Memoria_HORA/T1_rom_reg[5]_1[2]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[2]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.469%)  route 0.246ns (63.531%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[5]/Q
                         net (fo=20, routed)          0.246     0.387    Memoria_HORA/T1_rom_reg[5]_1[5]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[5]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Memoria_HORA/T1_rom_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.117%)  route 0.283ns (68.883%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[4]/Q
                         net (fo=21, routed)          0.283     0.411    Memoria_HORA/T1_rom_reg[5]_1[4]
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.875     2.040    Memoria_HORA/T2_rom_reg[5]_0
    SLICE_X2Y61          FDRE                                         r  Memoria_HORA/T1_rom_reg[4]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.427%)  route 0.252ns (57.573%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[2]/Q
                         net (fo=9, routed)           0.252     0.393    contador_segundos/Q[2]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.438 r  contador_segundos/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.438    FSM_tiempo/D[2]
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.870     2.035    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y62          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.482%)  route 0.369ns (61.518%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  contador_segundos/count_reg[5]/Q
                         net (fo=20, routed)          0.263     0.404    contador_segundos/Q[5]
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.449 r  contador_segundos/FSM_onehot_CurrentState[0]_i_2/O
                         net (fo=1, routed)           0.106     0.555    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_1
    SLICE_X5Y62          LUT5 (Prop_lut5_I1_O)        0.045     0.600 r  FSM_tiempo/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.600    FSM_tiempo/FSM_onehot_CurrentState[0]_i_1_n_0
    SLICE_X5Y62          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.870     2.035    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y62          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            PB_Debouncer_L/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.256ns (30.793%)  route 0.575ns (69.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.575     0.830    PB_Debouncer_L/BTNL_IBUF
    SLICE_X4Y69          FDRE                                         r  PB_Debouncer_L/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.864     2.029    PB_Debouncer_L/delay_timer_reg[0]_0
    SLICE_X4Y69          FDRE                                         r  PB_Debouncer_L/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.271%)  route 0.648ns (73.729%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  contador_segundos/count_reg[3]/Q
                         net (fo=22, routed)          0.297     0.438    contador_segundos/Q[3]
    SLICE_X5Y61          LUT4 (Prop_lut4_I0_O)        0.045     0.483 f  contador_segundos/FSM_onehot_CurrentState[4]_i_2/O
                         net (fo=1, routed)           0.352     0.834    Memoria_HORA/FSM_onehot_CurrentState_reg[4]
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.045     0.879 r  Memoria_HORA/FSM_onehot_CurrentState[4]_i_1/O
                         net (fo=1, routed)           0.000     0.879    FSM_tiempo/D[3]
    SLICE_X5Y60          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.872     2.037    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_2
    SLICE_X5Y60          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[4]/C





