INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mara_/Desktop/ssc/incercare_proiect/incercare_proiect.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
