Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a48e66430326400db68c82875cda57b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sum2b_tb_behav xil_defaultlib.sum2b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture sum1b_arq of entity xil_defaultlib.sum1b [sum1b_default]
Compiling architecture sum2b_arq of entity xil_defaultlib.sum2b [sum2b_default]
Compiling architecture sum2b_tb_arq of entity xil_defaultlib.sum2b_tb
Built simulation snapshot sum2b_tb_behav
