/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:11 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DFE_EQDEC_H__
#define BCHP_DFE_EQDEC_H__

/***************************************************************************
 *DFE_EQDEC
 ***************************************************************************/
#define BCHP_DFE_EQDEC_EQ_CONFIG                 0x133cc00 /* [RW] EQ_CONFIG */
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP        0x133cc04 /* [RW] EQ_FIR_MODULE_NOOP */
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP        0x133cc08 /* [RW] EQ_IIR_MODULE_NOOP */
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR            0x133cc0c /* [WO] EQ_COEFF_CLEAR */
#define BCHP_DFE_EQDEC_EQ_DMA_START_COEFF_MSB    0x133cc10 /* [RW] EQ_DMA_START_COEFF_MSB */
#define BCHP_DFE_EQDEC_EQ_DMA_NUM_COEFF_MSB      0x133cc14 /* [RW] EQ_DMA_NUM_COEFF_MSB */
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL            0x133cc18 /* [RW] EQ_DMA_CONTROL */
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL  0x133cc1c /* [RW] EQ_AVG_NORM_READ_CONTROL */
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_MSB         0x133cc20 /* [RW] EQ_COEFF_ADDR_MSB */
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB         0x133cc24 /* [RW] EQ_COEFF_ADDR_LSB */
#define BCHP_DFE_EQDEC_EQ_COEFF_I_MSB            0x133cc28 /* [RW] EQ_COEFF_I_MSB */
#define BCHP_DFE_EQDEC_EQ_COEFF_I_LSB            0x133cc2c /* [RW] EQ_COEFF_I_LSB */
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_MSB            0x133cc30 /* [RW] EQ_COEFF_Q_MSB */
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_LSB            0x133cc34 /* [RW] EQ_COEFF_Q_LSB */
#define BCHP_DFE_EQDEC_EQ_CORR_POINTER_MSB       0x133cc38 /* [RO] EQ_CORR_POINTER_MSB */
#define BCHP_DFE_EQDEC_EQ_CORR_HALT_DELAY_MSB    0x133cc3c /* [RW] EQ_CORR_HALT_DELAY_MSB */
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL 0x133cc40 /* [RW] EQ_INITIALIZATION_CONTROL */
#define BCHP_DFE_EQDEC_EQ_FIR_INIT_NORM          0x133cc44 /* [RO] EQ_FIR_INIT_NORM */
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_MSB        0x133cc48 /* [RW] EQ_CORR_THRESH_MSB */
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_LSB        0x133cc4c /* [RW] EQ_CORR_THRESH_LSB */
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_MSB   0x133cc50 /* [RW] EQ_POSITIVE_LEAKAGE_MSB */
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB   0x133cc54 /* [RW] EQ_POSITIVE_LEAKAGE_LSB */
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE       0x133cc58 /* [RW] EQ_NEGATIVE_LEAKAGE */
#define BCHP_DFE_EQDEC_EQ_MAX_STEPSIZE           0x133cc5c /* [RW] EQ_MAX_STEPSIZE */
#define BCHP_DFE_EQDEC_EQ_MIN_STEPSIZE           0x133cc60 /* [RW] EQ_MIN_STEPSIZE */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE         0x133cc64 /* [RW] EQ_STEPSIZE_VALUE */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE 0x133cc68 /* [RW] EQ_STEPSIZE_VALUE_READ_WRITE */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE 0x133cc6c /* [RW] EQ_STEPSIZE_MODE_READ_WRITE */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE  0x133cc70 /* [RW] EQ_STEPSIZE_MODE_LEAKAGE */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_MSB      0x133cc74 /* [RW] EQ_STEPSIZE_GAIN_MSB */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_LSB      0x133cc78 /* [RW] EQ_STEPSIZE_GAIN_LSB */
#define BCHP_DFE_EQDEC_EQ_BIAS_GAIN_CONTROL      0x133cc7c /* [RW] EQ_BIAS_GAIN_CONTROL */
#define BCHP_DFE_EQDEC_EQ_CURSOR_READOUT         0x133cc80 /* [RO] EQ_CURSOR_READOUT */
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL 0x133cc84 /* [RW] EQ_PILOT_PROCESSING_CONTROL */
#define BCHP_DFE_EQDEC_EQ_PILOTEST_MSB           0x133cc88 /* [RO] EQ_PILOTEST_MSB */
#define BCHP_DFE_EQDEC_EQ_PILOTEST_LSB           0x133cc8c /* [RO] EQ_PILOTEST_LSB */
#define BCHP_DFE_EQDEC_EQ_SYMEST_LAMBDA_IIR      0x133cc90 /* [RW] EQ_SYMEST_LAMBDA_IIR */
#define BCHP_DFE_EQDEC_EQ_SYMEST_LAMBDA_DFE      0x133cc94 /* [RW] EQ_SYMEST_LAMBDA_DFE */
#define BCHP_DFE_EQDEC_EQ_ERRCAL_LAMBDA_CMA      0x133cc98 /* [RW] EQ_ERRCAL_LAMBDA_CMA */
#define BCHP_DFE_EQDEC_EQ_ERRCAL_LAMBDA_DD       0x133cc9c /* [RW] EQ_ERRCAL_LAMBDA_DD */
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL         0x133cca0 /* [RW] EQ_ERRCAL_CONTROL */
#define BCHP_DFE_EQDEC_EQ_SNR_MSB                0x133cca4 /* [RO] EQ_SNR_MSB */
#define BCHP_DFE_EQDEC_EQ_SNR_LSB                0x133cca8 /* [RO] EQ_SNR_LSB */
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL             0x133ccac /* [RW] EQ_CL_CONTROL */
#define BCHP_DFE_EQDEC_EQ_CL_IF_RESET_COUNT      0x133ccb0 /* [RW] EQ_CL_IF_RESET_COUNT */
#define BCHP_DFE_EQDEC_EQ_CL_PD_MAX_ERROR        0x133ccb4 /* [RW] EQ_CL_PD_MAX_ERROR */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_MAX         0x133ccb8 /* [RW] EQ_CL_K1ADAPT_MAX */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_CTL         0x133ccbc /* [RW] EQ_CL_K1ADAPT_CTL */
#define BCHP_DFE_EQDEC_EQ_CL_K1K0_SHIFT          0x133ccc0 /* [RW] EQ_CL_K1K0_SHIFT */
#define BCHP_DFE_EQDEC_EQ_CL_K1_MSB              0x133ccc4 /* [RW] EQ_CL_K1_MSB */
#define BCHP_DFE_EQDEC_EQ_CL_K1_LSB              0x133ccc8 /* [RW] EQ_CL_K1_LSB */
#define BCHP_DFE_EQDEC_EQ_CL_K2_MSB              0x133cccc /* [RW] EQ_CL_K2_MSB */
#define BCHP_DFE_EQDEC_EQ_CL_K2_LSB              0x133ccd0 /* [RW] EQ_CL_K2_LSB */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_3           0x133ccd4 /* [RW] EQ_CL_K1ADAPT_3 */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_2           0x133ccd8 /* [RW] EQ_CL_K1ADAPT_2 */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_1           0x133ccdc /* [RW] EQ_CL_K1ADAPT_1 */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_0           0x133cce0 /* [RW] EQ_CL_K1ADAPT_0 */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_AVG_MSB     0x133cce4 /* [RO] EQ_CL_K1ADAPT_AVG_MSB */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_AVG_LSB     0x133cce8 /* [RO] EQ_CL_K1ADAPT_AVG_LSB */
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_3       0x133ccec /* [RW] EQ_CL_FREQ_OFFSET_3 */
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_2       0x133ccf0 /* [RW] EQ_CL_FREQ_OFFSET_2 */
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_1       0x133ccf4 /* [RW] EQ_CL_FREQ_OFFSET_1 */
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_0       0x133ccf8 /* [RW] EQ_CL_FREQ_OFFSET_0 */
#define BCHP_DFE_EQDEC_EQ_DDT_CONTROL            0x133ccfc /* [RW] EQ_DDT_CONTROL */
#define BCHP_DFE_EQDEC_EQ_DDT_MAX_ERROR          0x133cd00 /* [RW] EQ_DDT_MAX_ERROR */
#define BCHP_DFE_EQDEC_EQ_DDT_GAIN_FACTOR        0x133cd04 /* [RW] EQ_DDT_GAIN_FACTOR */
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL         0x133cd08 /* [RW] EQ_SLICER_CONTROL */
#define BCHP_DFE_EQDEC_EQ_EVSB_CONTROL           0x133cd10 /* [RO] EQ_EVSB_CONTROL */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP1             0x133cd18 /* [RW] EQ_SLICER_SP1 */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP2             0x133cd1c /* [RW] EQ_SLICER_SP2 */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP3             0x133cd20 /* [RW] EQ_SLICER_SP3 */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP4             0x133cd24 /* [RW] EQ_SLICER_SP4 */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP5             0x133cd28 /* [RW] EQ_SLICER_SP5 */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP6             0x133cd2c /* [RW] EQ_SLICER_SP6 */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP7             0x133cd30 /* [RW] EQ_SLICER_SP7 */
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE        0x133cd34 /* [RW] EQ_ATSM_READ_WRITE */
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES             0x133cd38 /* [RW] EQ_ATSM_MODES */
#define BCHP_DFE_EQDEC_EQ_ATSM_LAMBDA            0x133cd40 /* [RW] EQ_ATSM_LAMBDA */
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_MSB           0x133cd44 /* [RW] EQ_ATSM_SNR_MSB */
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_LSB           0x133cd48 /* [RW] EQ_ATSM_SNR_LSB */
#define BCHP_DFE_EQDEC_EQ_NCONFIRM               0x133cd4c /* [RW] EQ_NCONFIRM */
#define BCHP_DFE_EQDEC_EQ_NLOCK                  0x133cd50 /* [RW] EQ_NLOCK */
#define BCHP_DFE_EQDEC_EQ_CORR64_THRESH_CONST    0x133cd54 /* [RW] EQ_CORR64_THRESH_CONST */
#define BCHP_DFE_EQDEC_EQ_CORR511_THRESH_CONST   0x133cd58 /* [RW] EQ_CORR511_THRESH_CONST */
#define BCHP_DFE_EQDEC_EQ_SEGCORR_THRESH_CONST   0x133cd5c /* [RW] EQ_SEGCORR_THRESH_CONST */
#define BCHP_DFE_EQDEC_EQ_DFS_STATE              0x133cd60 /* [RO] EQ_DFS_STATE */
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_MSB         0x133cd68 /* [RW] EQ_LPR_LAMBDA_MSB */
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_LSB         0x133cd6c /* [RW] EQ_LPR_LAMBDA_LSB */
#define BCHP_DFE_EQDEC_EQ_NEGLEAK_TABLE_SEL      0x133cd70 /* [RW] EQ_NEGLEAK_TABLE_SEL */
#define BCHP_DFE_EQDEC_EQ_FEC_CONJUGATE          0x133cd74 /* [RW] EQ_FEC_CONJUGATE */
#define BCHP_DFE_EQDEC_EQ_TESTMUX_MODE           0x133cd7c /* [RW] EQ_TESTMUX_MODE */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF 0x133cd84 /* [RW] EQ_CONST_METRIC_INNER_OUTER_REF */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_PHASE 0x133cd88 /* [RO] EQ_CONST_METRIC_INNER_PHASE */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_GAIN 0x133cd8c /* [RO] EQ_CONST_METRIC_INNER_GAIN */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_OUTER_PHASE 0x133cd90 /* [RO] EQ_CONST_METRIC_OUTER_PHASE */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_OUTER_GAIN 0x133cd94 /* [RO] EQ_CONST_METRIC_OUTER_GAIN */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_MAG 0x133cd98 /* [RW] EQ_CONST_METRIC_BURST_MAG */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_COUNT 0x133cd9c /* [RO] EQ_CONST_METRIC_BURST_COUNT */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL   0x133cda0 /* [RW] EQ_CONST_METRIC_CONTROL */
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1          0x133cda4 /* [RW] EQ_MODULE_NOOP_1 */
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_1 0x133cda8 /* [RW] EQ_ALT_NEGATIVE_LEAKAGE_1 */
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_0 0x133cdac /* [RW] EQ_ALT_NEGATIVE_LEAKAGE_0 */
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_2 0x133cdb0 /* [RW] EQ_ALT_POSITIVE_LEAKAGE_2 */
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_1 0x133cdb4 /* [RW] EQ_ALT_POSITIVE_LEAKAGE_1 */
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_0 0x133cdb8 /* [RW] EQ_ALT_POSITIVE_LEAKAGE_0 */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_1 0x133cdbc /* [RW] EQ_ALT_STEPSIZE_MODE_READ_WRITE_1 */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_0 0x133cdc0 /* [RW] EQ_ALT_STEPSIZE_MODE_READ_WRITE_0 */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1 0x133cdc4 /* [RW] EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1 */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0 0x133cdc8 /* [WO] EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0 */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_4      0x133cdcc /* [RW] EQ_ALT_DMA_CONTROL_4 */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_3      0x133cdd0 /* [RW] EQ_ALT_DMA_CONTROL_3 */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_2      0x133cdd4 /* [RW] EQ_ALT_DMA_CONTROL_2 */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_1      0x133cdd8 /* [RW] EQ_ALT_DMA_CONTROL_1 */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0      0x133cddc /* [RW] EQ_ALT_DMA_CONTROL_0 */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_2       0x133cde0 /* [RW] EQ_ALT_COEFF_ADDR_2 */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_1       0x133cde4 /* [RW] EQ_ALT_COEFF_ADDR_1 */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0       0x133cde8 /* [RW] EQ_ALT_COEFF_ADDR_0 */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_VALUE 0x133cdec /* [RW] EQ_ALT_FIR_STEPSIZE_MAX_VALUE */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_ADDR 0x133cdf0 /* [RW] EQ_ALT_FIR_STEPSIZE_MAX_ADDR */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_VALUE 0x133cdf4 /* [RW] EQ_ALT_IIR_STEPSIZE_MAX_VALUE */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_ADDR 0x133cdf8 /* [RW] EQ_ALT_IIR_STEPSIZE_MAX_ADDR */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_VALUE 0x133cdfc /* [RW] EQ_ALT_FIR_STEPSIZE_MIN_VALUE */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_ADDR 0x133ce00 /* [RW] EQ_ALT_FIR_STEPSIZE_MIN_ADDR */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_VALUE 0x133ce04 /* [RW] EQ_ALT_IIR_STEPSIZE_MIN_VALUE */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_ADDR 0x133ce08 /* [RW] EQ_ALT_IIR_STEPSIZE_MIN_ADDR */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE 0x133ce0c /* [RW] EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR 0x133ce10 /* [RW] EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE 0x133ce14 /* [RW] EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR 0x133ce18 /* [RW] EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB 0x133ce1c /* [RW] EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_LSB 0x133ce20 /* [RW] EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_LSB */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_ADDR 0x133ce24 /* [RW] EQ_ALT_FIR_STEPSIZE_GAIN_ADDR */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB 0x133ce28 /* [RW] EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_LSB 0x133ce2c /* [RW] EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_LSB */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_ADDR 0x133ce30 /* [RW] EQ_ALT_IIR_STEPSIZE_GAIN_ADDR */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL    0x133ce34 /* [RW] EQ_REVERSE_DMA_CONTROL */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_MSB 0x133ce38 /* [RW] EQ_REVERSE_DMA_FIR_THRESHOLD_MSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_LSB 0x133ce3c /* [RW] EQ_REVERSE_DMA_FIR_THRESHOLD_LSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_MSB 0x133ce40 /* [RW] EQ_REVERSE_DMA_FIR_OFFSET_MSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_LSB 0x133ce44 /* [RW] EQ_REVERSE_DMA_FIR_OFFSET_LSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_MSB 0x133ce48 /* [RW] EQ_REVERSE_DMA_FIR_COUNT_MSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_LSB 0x133ce4c /* [RW] EQ_REVERSE_DMA_FIR_COUNT_LSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_MSB 0x133ce50 /* [RW] EQ_REVERSE_DMA_IIR_THRESHOLD_MSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_LSB 0x133ce54 /* [RW] EQ_REVERSE_DMA_IIR_THRESHOLD_LSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_MSB 0x133ce58 /* [RW] EQ_REVERSE_DMA_IIR_OFFSET_MSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_LSB 0x133ce5c /* [RW] EQ_REVERSE_DMA_IIR_OFFSET_LSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_MSB 0x133ce60 /* [RW] EQ_REVERSE_DMA_IIR_COUNT_MSB */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_LSB 0x133ce64 /* [RW] EQ_REVERSE_DMA_IIR_COUNT_LSB */
#define BCHP_DFE_EQDEC_EQ_ADAPT_DISABLE          0x133ce68 /* [RW] EQ_ADAPT_DISABLE */
#define BCHP_DFE_EQDEC_EQ_MODULATION_STANDARD    0x133ce6c /* [RW] EQ_MODULATION_STANDARD */
#define BCHP_DFE_EQDEC_EQ_QAM_MODE               0x133ce70 /* [RW] EQ_QAM_MODE */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_2          0x133ce74 /* [RW] EQ_QAM_CMA_RHO_2 */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_1          0x133ce78 /* [RW] EQ_QAM_CMA_RHO_1 */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_0          0x133ce7c /* [RW] EQ_QAM_CMA_RHO_0 */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_SCALE          0x133ce80 /* [RW] EQ_QAM_CMA_SCALE */
#define BCHP_DFE_EQDEC_EQ_SOURCE_POWER           0x133ce84 /* [RW] EQ_SOURCE_POWER */
#define BCHP_DFE_EQDEC_EQ_CV_NORM_MSB            0x133ce88 /* [RW] EQ_CV_NORM_MSB */
#define BCHP_DFE_EQDEC_EQ_CV_NORM_LSB            0x133ce8c /* [RW] EQ_CV_NORM_LSB */
#define BCHP_DFE_EQDEC_EQ_MF_BYPASS              0x133ce90 /* [RW] EQ_MF_BYPASS */
#define BCHP_DFE_EQDEC_EQ_INP_SHIFT_SEL          0x133ce94 /* [RW] EQ_INP_SHIFT_SEL */
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL           0x133ce98 /* [RW] EQ_TRUNCATE_SEL */
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_3 0x133ce9c /* [RO] EQ_CONSTELLATION_OUTPUT_3 */
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_2 0x133cea0 /* [RO] EQ_CONSTELLATION_OUTPUT_2 */
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_1 0x133cea4 /* [RO] EQ_CONSTELLATION_OUTPUT_1 */
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_0 0x133cea8 /* [RO] EQ_CONSTELLATION_OUTPUT_0 */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_2       0x133ceac /* [RO] EQ_CL_PHASE_ERROR_2 */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_1       0x133ceb0 /* [RO] EQ_CL_PHASE_ERROR_1 */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_0       0x133ceb4 /* [RO] EQ_CL_PHASE_ERROR_0 */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_4      0x133ceb8 /* [RO] EQ_CL_PHASE_OFFSET_4 */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_3      0x133cebc /* [RO] EQ_CL_PHASE_OFFSET_3 */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_2      0x133cec0 /* [RO] EQ_CL_PHASE_OFFSET_2 */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_1      0x133cec4 /* [RO] EQ_CL_PHASE_OFFSET_1 */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_0      0x133cec8 /* [RO] EQ_CL_PHASE_OFFSET_0 */
#define BCHP_DFE_EQDEC_EQ_CL_EXT_CONTROL         0x133cecc /* [WO] EQ_CL_EXT_CONTROL */
#define BCHP_DFE_EQDEC_EQ_CL_ERRNORM_OVERRIDE_MSB 0x133ced0 /* [RW] EQ_CL_ERRNORM_OVERRIDE_MSB */
#define BCHP_DFE_EQDEC_EQ_CL_ERRNORM_OVERRIDE_LSB 0x133ced4 /* [RW] EQ_CL_ERRNORM_OVERRIDE_LSB */

/***************************************************************************
 *EQ_CONFIG - EQ_CONFIG
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONFIG :: equalizer_lpr_en [07:07] */
#define BCHP_DFE_EQDEC_EQ_CONFIG_equalizer_lpr_en_MASK             0x80
#define BCHP_DFE_EQDEC_EQ_CONFIG_equalizer_lpr_en_SHIFT            7
#define BCHP_DFE_EQDEC_EQ_CONFIG_equalizer_lpr_en_DEFAULT          0x00

/* DFE_EQDEC :: EQ_CONFIG :: equalizer_go [06:06] */
#define BCHP_DFE_EQDEC_EQ_CONFIG_equalizer_go_MASK                 0x40
#define BCHP_DFE_EQDEC_EQ_CONFIG_equalizer_go_SHIFT                6
#define BCHP_DFE_EQDEC_EQ_CONFIG_equalizer_go_DEFAULT              0x00

/* DFE_EQDEC :: EQ_CONFIG :: fec_input_enable [05:05] */
#define BCHP_DFE_EQDEC_EQ_CONFIG_fec_input_enable_MASK             0x20
#define BCHP_DFE_EQDEC_EQ_CONFIG_fec_input_enable_SHIFT            5
#define BCHP_DFE_EQDEC_EQ_CONFIG_fec_input_enable_DEFAULT          0x01

/* DFE_EQDEC :: EQ_CONFIG :: equalizer_mode [04:04] */
#define BCHP_DFE_EQDEC_EQ_CONFIG_equalizer_mode_MASK               0x10
#define BCHP_DFE_EQDEC_EQ_CONFIG_equalizer_mode_SHIFT              4
#define BCHP_DFE_EQDEC_EQ_CONFIG_equalizer_mode_DEFAULT            0x01

/* DFE_EQDEC :: EQ_CONFIG :: eq_pilot_processing_select [03:03] */
#define BCHP_DFE_EQDEC_EQ_CONFIG_eq_pilot_processing_select_MASK   0x08
#define BCHP_DFE_EQDEC_EQ_CONFIG_eq_pilot_processing_select_SHIFT  3
#define BCHP_DFE_EQDEC_EQ_CONFIG_eq_pilot_processing_select_DEFAULT 0x00

/* DFE_EQDEC :: EQ_CONFIG :: reserved0 [02:02] */
#define BCHP_DFE_EQDEC_EQ_CONFIG_reserved0_MASK                    0x04
#define BCHP_DFE_EQDEC_EQ_CONFIG_reserved0_SHIFT                   2

/* DFE_EQDEC :: EQ_CONFIG :: qam_onbaud_fir_sel [01:01] */
#define BCHP_DFE_EQDEC_EQ_CONFIG_qam_onbaud_fir_sel_MASK           0x02
#define BCHP_DFE_EQDEC_EQ_CONFIG_qam_onbaud_fir_sel_SHIFT          1
#define BCHP_DFE_EQDEC_EQ_CONFIG_qam_onbaud_fir_sel_DEFAULT        0x01

/* DFE_EQDEC :: EQ_CONFIG :: atsm_mode [00:00] */
#define BCHP_DFE_EQDEC_EQ_CONFIG_atsm_mode_MASK                    0x01
#define BCHP_DFE_EQDEC_EQ_CONFIG_atsm_mode_SHIFT                   0
#define BCHP_DFE_EQDEC_EQ_CONFIG_atsm_mode_DEFAULT                 0x00

/***************************************************************************
 *EQ_FIR_MODULE_NOOP - EQ_FIR_MODULE_NOOP
 ***************************************************************************/
/* DFE_EQDEC :: EQ_FIR_MODULE_NOOP :: reserved0 [07:05] */
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_reserved0_MASK           0xe0
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_reserved0_SHIFT          5

/* DFE_EQDEC :: EQ_FIR_MODULE_NOOP :: fir4_noop [04:04] */
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir4_noop_MASK           0x10
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir4_noop_SHIFT          4
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir4_noop_DEFAULT        0x00

/* DFE_EQDEC :: EQ_FIR_MODULE_NOOP :: fir3_noop [03:03] */
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir3_noop_MASK           0x08
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir3_noop_SHIFT          3
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir3_noop_DEFAULT        0x00

/* DFE_EQDEC :: EQ_FIR_MODULE_NOOP :: fir2_noop [02:02] */
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir2_noop_MASK           0x04
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir2_noop_SHIFT          2
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir2_noop_DEFAULT        0x00

/* DFE_EQDEC :: EQ_FIR_MODULE_NOOP :: fir1_noop [01:01] */
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir1_noop_MASK           0x02
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir1_noop_SHIFT          1
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir1_noop_DEFAULT        0x00

/* DFE_EQDEC :: EQ_FIR_MODULE_NOOP :: fir0_noop [00:00] */
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir0_noop_MASK           0x01
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir0_noop_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_FIR_MODULE_NOOP_fir0_noop_DEFAULT        0x00

/***************************************************************************
 *EQ_IIR_MODULE_NOOP - EQ_IIR_MODULE_NOOP
 ***************************************************************************/
/* DFE_EQDEC :: EQ_IIR_MODULE_NOOP :: reserved0 [07:05] */
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_reserved0_MASK           0xe0
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_reserved0_SHIFT          5

/* DFE_EQDEC :: EQ_IIR_MODULE_NOOP :: iir4_noop [04:04] */
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir4_noop_MASK           0x10
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir4_noop_SHIFT          4
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir4_noop_DEFAULT        0x00

/* DFE_EQDEC :: EQ_IIR_MODULE_NOOP :: iir3_noop [03:03] */
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir3_noop_MASK           0x08
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir3_noop_SHIFT          3
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir3_noop_DEFAULT        0x00

/* DFE_EQDEC :: EQ_IIR_MODULE_NOOP :: iir2_noop [02:02] */
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir2_noop_MASK           0x04
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir2_noop_SHIFT          2
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir2_noop_DEFAULT        0x00

/* DFE_EQDEC :: EQ_IIR_MODULE_NOOP :: iir1_noop [01:01] */
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir1_noop_MASK           0x02
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir1_noop_SHIFT          1
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir1_noop_DEFAULT        0x00

/* DFE_EQDEC :: EQ_IIR_MODULE_NOOP :: iir0_noop [00:00] */
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir0_noop_MASK           0x01
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir0_noop_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_IIR_MODULE_NOOP_iir0_noop_DEFAULT        0x00

/***************************************************************************
 *EQ_COEFF_CLEAR - EQ_COEFF_CLEAR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_COEFF_CLEAR :: vsb_fir_clear [07:07] */
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_vsb_fir_clear_MASK           0x80
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_vsb_fir_clear_SHIFT          7
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_vsb_fir_clear_DEFAULT        0x00

/* DFE_EQDEC :: EQ_COEFF_CLEAR :: vsb_iir_clear [06:06] */
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_vsb_iir_clear_MASK           0x40
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_vsb_iir_clear_SHIFT          6
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_vsb_iir_clear_DEFAULT        0x00

/* DFE_EQDEC :: EQ_COEFF_CLEAR :: qam_fir_clear [05:05] */
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_qam_fir_clear_MASK           0x20
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_qam_fir_clear_SHIFT          5
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_qam_fir_clear_DEFAULT        0x00

/* DFE_EQDEC :: EQ_COEFF_CLEAR :: qam_iir_clear [04:04] */
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_qam_iir_clear_MASK           0x10
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_qam_iir_clear_SHIFT          4
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_qam_iir_clear_DEFAULT        0x00

/* DFE_EQDEC :: EQ_COEFF_CLEAR :: qam_mf_clear [03:03] */
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_qam_mf_clear_MASK            0x08
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_qam_mf_clear_SHIFT           3
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_qam_mf_clear_DEFAULT         0x00

/* DFE_EQDEC :: EQ_COEFF_CLEAR :: legacy_register_2 [02:02] */
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_legacy_register_2_MASK       0x04
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_legacy_register_2_SHIFT      2
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_legacy_register_2_DEFAULT    0x00

/* DFE_EQDEC :: EQ_COEFF_CLEAR :: legacy_register_1 [01:01] */
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_legacy_register_1_MASK       0x02
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_legacy_register_1_SHIFT      1
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_legacy_register_1_DEFAULT    0x00

/* DFE_EQDEC :: EQ_COEFF_CLEAR :: legacy_register_0 [00:00] */
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_legacy_register_0_MASK       0x01
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_legacy_register_0_SHIFT      0
#define BCHP_DFE_EQDEC_EQ_COEFF_CLEAR_legacy_register_0_DEFAULT    0x00

/***************************************************************************
 *EQ_DMA_START_COEFF_MSB - EQ_DMA_START_COEFF_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_DMA_START_COEFF_MSB :: dma_start_coeff_msb [07:00] */
#define BCHP_DFE_EQDEC_EQ_DMA_START_COEFF_MSB_dma_start_coeff_msb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_DMA_START_COEFF_MSB_dma_start_coeff_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_DMA_START_COEFF_MSB_dma_start_coeff_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_DMA_NUM_COEFF_MSB - EQ_DMA_NUM_COEFF_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_DMA_NUM_COEFF_MSB :: dma_num_coeff_msb [07:00] */
#define BCHP_DFE_EQDEC_EQ_DMA_NUM_COEFF_MSB_dma_num_coeff_msb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_DMA_NUM_COEFF_MSB_dma_num_coeff_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_DMA_NUM_COEFF_MSB_dma_num_coeff_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_DMA_CONTROL - EQ_DMA_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_DMA_CONTROL :: reserved0 [07:05] */
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_reserved0_MASK               0xe0
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_reserved0_SHIFT              5

/* DFE_EQDEC :: EQ_DMA_CONTROL :: dma_done [04:04] */
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_done_MASK                0x10
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_done_SHIFT               4
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_done_DEFAULT             0x00

/* DFE_EQDEC :: EQ_DMA_CONTROL :: dma_start [03:03] */
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_start_MASK               0x08
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_start_SHIFT              3
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_start_DEFAULT            0x00

/* DFE_EQDEC :: EQ_DMA_CONTROL :: dma_filter_select [02:02] */
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_filter_select_MASK       0x04
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_filter_select_SHIFT      2
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_filter_select_DEFAULT    0x00

/* DFE_EQDEC :: EQ_DMA_CONTROL :: dma_start_coeff_lsb [01:01] */
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_start_coeff_lsb_MASK     0x02
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_start_coeff_lsb_SHIFT    1
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_start_coeff_lsb_DEFAULT  0x00

/* DFE_EQDEC :: EQ_DMA_CONTROL :: dma_num_coeff_lsb [00:00] */
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_num_coeff_lsb_MASK       0x01
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_num_coeff_lsb_SHIFT      0
#define BCHP_DFE_EQDEC_EQ_DMA_CONTROL_dma_num_coeff_lsb_DEFAULT    0x00

/***************************************************************************
 *EQ_AVG_NORM_READ_CONTROL - EQ_AVG_NORM_READ_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_AVG_NORM_READ_CONTROL :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_reserved0_MASK     0xf8
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_reserved0_SHIFT    3

/* DFE_EQDEC :: EQ_AVG_NORM_READ_CONTROL :: avg_norm_read_done [02:02] */
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_avg_norm_read_done_MASK 0x04
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_avg_norm_read_done_SHIFT 2
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_avg_norm_read_done_DEFAULT 0x00

/* DFE_EQDEC :: EQ_AVG_NORM_READ_CONTROL :: avg_norm_read_start [01:01] */
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_avg_norm_read_start_MASK 0x02
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_avg_norm_read_start_SHIFT 1
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_avg_norm_read_start_DEFAULT 0x00

/* DFE_EQDEC :: EQ_AVG_NORM_READ_CONTROL :: avg_norm_block_select [00:00] */
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_avg_norm_block_select_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_avg_norm_block_select_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_AVG_NORM_READ_CONTROL_avg_norm_block_select_DEFAULT 0x00

/***************************************************************************
 *EQ_COEFF_ADDR_MSB - EQ_COEFF_ADDR_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_COEFF_ADDR_MSB :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_MSB_reserved0_MASK            0xf8
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_MSB_reserved0_SHIFT           3

/* DFE_EQDEC :: EQ_COEFF_ADDR_MSB :: eq_coeff_addr_msb [02:00] */
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_MSB_eq_coeff_addr_msb_MASK    0x07
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_MSB_eq_coeff_addr_msb_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_MSB_eq_coeff_addr_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_COEFF_ADDR_LSB - EQ_COEFF_ADDR_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_COEFF_ADDR_LSB :: filter_unit_read_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB_filter_unit_read_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB_filter_unit_read_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB_filter_unit_read_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_COEFF_ADDR_LSB :: filter_unit_select [06:06] */
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB_filter_unit_select_MASK   0x40
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB_filter_unit_select_SHIFT  6
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB_filter_unit_select_DEFAULT 0x00

/* DFE_EQDEC :: EQ_COEFF_ADDR_LSB :: eq_coeff_address_lsb [05:00] */
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB_eq_coeff_address_lsb_MASK 0x3f
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB_eq_coeff_address_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_COEFF_ADDR_LSB_eq_coeff_address_lsb_DEFAULT 0x00

/***************************************************************************
 *EQ_COEFF_I_MSB - EQ_COEFF_I_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_COEFF_I_MSB :: coeff_i_sgn [07:03] */
#define BCHP_DFE_EQDEC_EQ_COEFF_I_MSB_coeff_i_sgn_MASK             0xf8
#define BCHP_DFE_EQDEC_EQ_COEFF_I_MSB_coeff_i_sgn_SHIFT            3
#define BCHP_DFE_EQDEC_EQ_COEFF_I_MSB_coeff_i_sgn_DEFAULT          0x00

/* DFE_EQDEC :: EQ_COEFF_I_MSB :: coeff_i_msb [02:00] */
#define BCHP_DFE_EQDEC_EQ_COEFF_I_MSB_coeff_i_msb_MASK             0x07
#define BCHP_DFE_EQDEC_EQ_COEFF_I_MSB_coeff_i_msb_SHIFT            0
#define BCHP_DFE_EQDEC_EQ_COEFF_I_MSB_coeff_i_msb_DEFAULT          0x00

/***************************************************************************
 *EQ_COEFF_I_LSB - EQ_COEFF_I_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_COEFF_I_LSB :: coeff_i_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_COEFF_I_LSB_coeff_i_lsb_MASK             0xff
#define BCHP_DFE_EQDEC_EQ_COEFF_I_LSB_coeff_i_lsb_SHIFT            0
#define BCHP_DFE_EQDEC_EQ_COEFF_I_LSB_coeff_i_lsb_DEFAULT          0x00

/***************************************************************************
 *EQ_COEFF_Q_MSB - EQ_COEFF_Q_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_COEFF_Q_MSB :: coeff_q_sgn [07:03] */
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_MSB_coeff_q_sgn_MASK             0xf8
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_MSB_coeff_q_sgn_SHIFT            3
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_MSB_coeff_q_sgn_DEFAULT          0x00

/* DFE_EQDEC :: EQ_COEFF_Q_MSB :: coeff_q_msb [02:00] */
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_MSB_coeff_q_msb_MASK             0x07
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_MSB_coeff_q_msb_SHIFT            0
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_MSB_coeff_q_msb_DEFAULT          0x00

/***************************************************************************
 *EQ_COEFF_Q_LSB - EQ_COEFF_Q_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_COEFF_Q_LSB :: coeff_q_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_LSB_coeff_q_lsb_MASK             0xff
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_LSB_coeff_q_lsb_SHIFT            0
#define BCHP_DFE_EQDEC_EQ_COEFF_Q_LSB_coeff_q_lsb_DEFAULT          0x00

/***************************************************************************
 *EQ_CORR_POINTER_MSB - EQ_CORR_POINTER_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CORR_POINTER_MSB :: correlation_pointer_msb [07:00] */
#define BCHP_DFE_EQDEC_EQ_CORR_POINTER_MSB_correlation_pointer_msb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CORR_POINTER_MSB_correlation_pointer_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CORR_POINTER_MSB_correlation_pointer_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_CORR_HALT_DELAY_MSB - EQ_CORR_HALT_DELAY_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CORR_HALT_DELAY_MSB :: correlation_halt_delay_msb [07:00] */
#define BCHP_DFE_EQDEC_EQ_CORR_HALT_DELAY_MSB_correlation_halt_delay_msb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CORR_HALT_DELAY_MSB_correlation_halt_delay_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CORR_HALT_DELAY_MSB_correlation_halt_delay_msb_DEFAULT 0x82

/***************************************************************************
 *EQ_INITIALIZATION_CONTROL - EQ_INITIALIZATION_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_INITIALIZATION_CONTROL :: reserved0 [07:06] */
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_reserved0_MASK    0xc0
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_reserved0_SHIFT   6

/* DFE_EQDEC :: EQ_INITIALIZATION_CONTROL :: correlation_pointer_lsb [05:05] */
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_correlation_pointer_lsb_MASK 0x20
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_correlation_pointer_lsb_SHIFT 5
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_correlation_pointer_lsb_DEFAULT 0x00

/* DFE_EQDEC :: EQ_INITIALIZATION_CONTROL :: correlation_halt_delay_lsb [04:04] */
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_correlation_halt_delay_lsb_MASK 0x10
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_correlation_halt_delay_lsb_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_correlation_halt_delay_lsb_DEFAULT 0x00

/* DFE_EQDEC :: EQ_INITIALIZATION_CONTROL :: training_found [03:03] */
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_training_found_MASK 0x08
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_training_found_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_training_found_DEFAULT 0x00

/* DFE_EQDEC :: EQ_INITIALIZATION_CONTROL :: halt_on_training_found [02:02] */
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_halt_on_training_found_MASK 0x04
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_halt_on_training_found_SHIFT 2
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_halt_on_training_found_DEFAULT 0x00

/* DFE_EQDEC :: EQ_INITIALIZATION_CONTROL :: correlation_monitor_enable [01:01] */
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_correlation_monitor_enable_MASK 0x02
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_correlation_monitor_enable_SHIFT 1
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_correlation_monitor_enable_DEFAULT 0x00

/* DFE_EQDEC :: EQ_INITIALIZATION_CONTROL :: fir_normalize_enable [00:00] */
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_fir_normalize_enable_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_fir_normalize_enable_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_INITIALIZATION_CONTROL_fir_normalize_enable_DEFAULT 0x01

/***************************************************************************
 *EQ_FIR_INIT_NORM - EQ_FIR_INIT_NORM
 ***************************************************************************/
/* DFE_EQDEC :: EQ_FIR_INIT_NORM :: fir_initialization_norm [07:00] */
#define BCHP_DFE_EQDEC_EQ_FIR_INIT_NORM_fir_initialization_norm_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_FIR_INIT_NORM_fir_initialization_norm_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_FIR_INIT_NORM_fir_initialization_norm_DEFAULT 0x00

/***************************************************************************
 *EQ_CORR_THRESH_MSB - EQ_CORR_THRESH_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CORR_THRESH_MSB :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_MSB_reserved0_MASK           0xf0
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_MSB_reserved0_SHIFT          4

/* DFE_EQDEC :: EQ_CORR_THRESH_MSB :: correlation_threshold_msb [03:00] */
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_MSB_correlation_threshold_msb_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_MSB_correlation_threshold_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_MSB_correlation_threshold_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_CORR_THRESH_LSB - EQ_CORR_THRESH_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CORR_THRESH_LSB :: correlation_threshold_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_LSB_correlation_threshold_lsb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_LSB_correlation_threshold_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CORR_THRESH_LSB_correlation_threshold_lsb_DEFAULT 0x28

/***************************************************************************
 *EQ_POSITIVE_LEAKAGE_MSB - EQ_POSITIVE_LEAKAGE_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_POSITIVE_LEAKAGE_MSB :: pos_leakage_position_msb [07:00] */
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_MSB_pos_leakage_position_msb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_MSB_pos_leakage_position_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_MSB_pos_leakage_position_msb_DEFAULT 0xff

/***************************************************************************
 *EQ_POSITIVE_LEAKAGE_LSB - EQ_POSITIVE_LEAKAGE_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_POSITIVE_LEAKAGE_LSB :: reserved0 [07:05] */
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_reserved0_MASK      0xe0
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_reserved0_SHIFT     5

/* DFE_EQDEC :: EQ_POSITIVE_LEAKAGE_LSB :: pos_leak_position_lsb [04:04] */
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_pos_leak_position_lsb_MASK 0x10
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_pos_leak_position_lsb_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_pos_leak_position_lsb_DEFAULT 0x01

/* DFE_EQDEC :: EQ_POSITIVE_LEAKAGE_LSB :: reftap_freeze_q [03:03] */
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_reftap_freeze_q_MASK 0x08
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_reftap_freeze_q_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_reftap_freeze_q_DEFAULT 0x00

/* DFE_EQDEC :: EQ_POSITIVE_LEAKAGE_LSB :: positive_leakage [02:00] */
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_positive_leakage_MASK 0x07
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_positive_leakage_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_POSITIVE_LEAKAGE_LSB_positive_leakage_DEFAULT 0x00

/***************************************************************************
 *EQ_NEGATIVE_LEAKAGE - EQ_NEGATIVE_LEAKAGE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_NEGATIVE_LEAKAGE :: negative_leak_write_enable [07:07] */
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_negative_leak_write_enable_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_negative_leak_write_enable_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_negative_leak_write_enable_DEFAULT 0x00

/* DFE_EQDEC :: EQ_NEGATIVE_LEAKAGE :: nagative_leak_module [06:04] */
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_nagative_leak_module_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_nagative_leak_module_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_nagative_leak_module_DEFAULT 0x00

/* DFE_EQDEC :: EQ_NEGATIVE_LEAKAGE :: negative_leak_filter_select [03:03] */
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_negative_leak_filter_select_MASK 0x08
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_negative_leak_filter_select_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_negative_leak_filter_select_DEFAULT 0x00

/* DFE_EQDEC :: EQ_NEGATIVE_LEAKAGE :: negative_leakage [02:00] */
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_negative_leakage_MASK   0x07
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_negative_leakage_SHIFT  0
#define BCHP_DFE_EQDEC_EQ_NEGATIVE_LEAKAGE_negative_leakage_DEFAULT 0x00

/***************************************************************************
 *EQ_MAX_STEPSIZE - EQ_MAX_STEPSIZE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_MAX_STEPSIZE :: max_iir_stepsize [07:04] */
#define BCHP_DFE_EQDEC_EQ_MAX_STEPSIZE_max_iir_stepsize_MASK       0xf0
#define BCHP_DFE_EQDEC_EQ_MAX_STEPSIZE_max_iir_stepsize_SHIFT      4
#define BCHP_DFE_EQDEC_EQ_MAX_STEPSIZE_max_iir_stepsize_DEFAULT    0x07

/* DFE_EQDEC :: EQ_MAX_STEPSIZE :: max_fir_stepsize [03:00] */
#define BCHP_DFE_EQDEC_EQ_MAX_STEPSIZE_max_fir_stepsize_MASK       0x0f
#define BCHP_DFE_EQDEC_EQ_MAX_STEPSIZE_max_fir_stepsize_SHIFT      0
#define BCHP_DFE_EQDEC_EQ_MAX_STEPSIZE_max_fir_stepsize_DEFAULT    0x07

/***************************************************************************
 *EQ_MIN_STEPSIZE - EQ_MIN_STEPSIZE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_MIN_STEPSIZE :: min_iir_stepsize [07:04] */
#define BCHP_DFE_EQDEC_EQ_MIN_STEPSIZE_min_iir_stepsize_MASK       0xf0
#define BCHP_DFE_EQDEC_EQ_MIN_STEPSIZE_min_iir_stepsize_SHIFT      4
#define BCHP_DFE_EQDEC_EQ_MIN_STEPSIZE_min_iir_stepsize_DEFAULT    0x0b

/* DFE_EQDEC :: EQ_MIN_STEPSIZE :: min_fir_stepsize [03:00] */
#define BCHP_DFE_EQDEC_EQ_MIN_STEPSIZE_min_fir_stepsize_MASK       0x0f
#define BCHP_DFE_EQDEC_EQ_MIN_STEPSIZE_min_fir_stepsize_SHIFT      0
#define BCHP_DFE_EQDEC_EQ_MIN_STEPSIZE_min_fir_stepsize_DEFAULT    0x0b

/***************************************************************************
 *EQ_STEPSIZE_VALUE - EQ_STEPSIZE_VALUE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_STEPSIZE_VALUE :: stepsize_mantissa [07:04] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_stepsize_mantissa_MASK    0xf0
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_stepsize_mantissa_SHIFT   4
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_stepsize_mantissa_DEFAULT 0x00

/* DFE_EQDEC :: EQ_STEPSIZE_VALUE :: stepsize_exponent [03:00] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_stepsize_exponent_MASK    0x0f
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_stepsize_exponent_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_stepsize_exponent_DEFAULT 0x00

/***************************************************************************
 *EQ_STEPSIZE_VALUE_READ_WRITE - EQ_STEPSIZE_VALUE_READ_WRITE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_STEPSIZE_VALUE_READ_WRITE :: stepsize_read_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE_stepsize_read_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE_stepsize_read_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE_stepsize_read_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_STEPSIZE_VALUE_READ_WRITE :: stepsize_filter_select [06:06] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE_stepsize_filter_select_MASK 0x40
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE_stepsize_filter_select_SHIFT 6
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE_stepsize_filter_select_DEFAULT 0x00

/* DFE_EQDEC :: EQ_STEPSIZE_VALUE_READ_WRITE :: stepsize_unit_address [05:00] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE_stepsize_unit_address_MASK 0x3f
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE_stepsize_unit_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_VALUE_READ_WRITE_stepsize_unit_address_DEFAULT 0x00

/***************************************************************************
 *EQ_STEPSIZE_MODE_READ_WRITE - EQ_STEPSIZE_MODE_READ_WRITE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_STEPSIZE_MODE_READ_WRITE :: stepsize_mode_read_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE_stepsize_mode_read_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE_stepsize_mode_read_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE_stepsize_mode_read_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_STEPSIZE_MODE_READ_WRITE :: stepsize_filter_select [06:06] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE_stepsize_filter_select_MASK 0x40
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE_stepsize_filter_select_SHIFT 6
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE_stepsize_filter_select_DEFAULT 0x00

/* DFE_EQDEC :: EQ_STEPSIZE_MODE_READ_WRITE :: stepsize_unit_address [05:00] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE_stepsize_unit_address_MASK 0x3f
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE_stepsize_unit_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_READ_WRITE_stepsize_unit_address_DEFAULT 0x00

/***************************************************************************
 *EQ_STEPSIZE_MODE_LEAKAGE - EQ_STEPSIZE_MODE_LEAKAGE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_STEPSIZE_MODE_LEAKAGE :: reserved0 [07:07] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_reserved0_MASK     0x80
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_reserved0_SHIFT    7

/* DFE_EQDEC :: EQ_STEPSIZE_MODE_LEAKAGE :: stepsize_mode [06:06] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_stepsize_mode_MASK 0x40
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_stepsize_mode_SHIFT 6
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_stepsize_mode_DEFAULT 0x00

/* DFE_EQDEC :: EQ_STEPSIZE_MODE_LEAKAGE :: stepsize_leakage_fir [05:03] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_stepsize_leakage_fir_MASK 0x38
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_stepsize_leakage_fir_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_stepsize_leakage_fir_DEFAULT 0x03

/* DFE_EQDEC :: EQ_STEPSIZE_MODE_LEAKAGE :: stepsize_leakage_iir [02:00] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_stepsize_leakage_iir_MASK 0x07
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_stepsize_leakage_iir_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_MODE_LEAKAGE_stepsize_leakage_iir_DEFAULT 0x03

/***************************************************************************
 *EQ_STEPSIZE_GAIN_MSB - EQ_STEPSIZE_GAIN_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_STEPSIZE_GAIN_MSB :: stepsize_gain_filter_select [07:07] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_MSB_stepsize_gain_filter_select_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_MSB_stepsize_gain_filter_select_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_MSB_stepsize_gain_filter_select_DEFAULT 0x00

/* DFE_EQDEC :: EQ_STEPSIZE_GAIN_MSB :: stepsize_gain_msb [06:00] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_MSB_stepsize_gain_msb_MASK 0x7f
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_MSB_stepsize_gain_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_MSB_stepsize_gain_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_STEPSIZE_GAIN_LSB - EQ_STEPSIZE_GAIN_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_STEPSIZE_GAIN_LSB :: stepsize_gain_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_LSB_stepsize_gain_lsb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_LSB_stepsize_gain_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_STEPSIZE_GAIN_LSB_stepsize_gain_lsb_DEFAULT 0x00

/***************************************************************************
 *EQ_BIAS_GAIN_CONTROL - EQ_BIAS_GAIN_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_BIAS_GAIN_CONTROL :: bias_gain_thresh [07:03] */
#define BCHP_DFE_EQDEC_EQ_BIAS_GAIN_CONTROL_bias_gain_thresh_MASK  0xf8
#define BCHP_DFE_EQDEC_EQ_BIAS_GAIN_CONTROL_bias_gain_thresh_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_BIAS_GAIN_CONTROL_bias_gain_thresh_DEFAULT 0x14

/* DFE_EQDEC :: EQ_BIAS_GAIN_CONTROL :: cursor_shift [02:00] */
#define BCHP_DFE_EQDEC_EQ_BIAS_GAIN_CONTROL_cursor_shift_MASK      0x07
#define BCHP_DFE_EQDEC_EQ_BIAS_GAIN_CONTROL_cursor_shift_SHIFT     0
#define BCHP_DFE_EQDEC_EQ_BIAS_GAIN_CONTROL_cursor_shift_DEFAULT   0x02

/***************************************************************************
 *EQ_CURSOR_READOUT - EQ_CURSOR_READOUT
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CURSOR_READOUT :: cursor [07:00] */
#define BCHP_DFE_EQDEC_EQ_CURSOR_READOUT_cursor_MASK               0xff
#define BCHP_DFE_EQDEC_EQ_CURSOR_READOUT_cursor_SHIFT              0
#define BCHP_DFE_EQDEC_EQ_CURSOR_READOUT_cursor_DEFAULT            0x80

/***************************************************************************
 *EQ_PILOT_PROCESSING_CONTROL - EQ_PILOT_PROCESSING_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_PILOT_PROCESSING_CONTROL :: reserved0 [07:07] */
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_reserved0_MASK  0x80
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_reserved0_SHIFT 7

/* DFE_EQDEC :: EQ_PILOT_PROCESSING_CONTROL :: eq_pilot_estimation_shift [06:04] */
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_eq_pilot_estimation_shift_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_eq_pilot_estimation_shift_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_eq_pilot_estimation_shift_DEFAULT 0x00

/* DFE_EQDEC :: EQ_PILOT_PROCESSING_CONTROL :: reserved1 [03:03] */
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_reserved1_MASK  0x08
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_reserved1_SHIFT 3

/* DFE_EQDEC :: EQ_PILOT_PROCESSING_CONTROL :: eq_pilot_notch_shift [02:00] */
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_eq_pilot_notch_shift_MASK 0x07
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_eq_pilot_notch_shift_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_PILOT_PROCESSING_CONTROL_eq_pilot_notch_shift_DEFAULT 0x04

/***************************************************************************
 *EQ_PILOTEST_MSB - EQ_PILOTEST_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_PILOTEST_MSB :: pilot_estimate_msb [07:00] */
#define BCHP_DFE_EQDEC_EQ_PILOTEST_MSB_pilot_estimate_msb_MASK     0xff
#define BCHP_DFE_EQDEC_EQ_PILOTEST_MSB_pilot_estimate_msb_SHIFT    0
#define BCHP_DFE_EQDEC_EQ_PILOTEST_MSB_pilot_estimate_msb_DEFAULT  0x00

/***************************************************************************
 *EQ_PILOTEST_LSB - EQ_PILOTEST_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_PILOTEST_LSB :: pilot_estimate_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_PILOTEST_LSB_pilot_estimate_lsb_MASK     0xff
#define BCHP_DFE_EQDEC_EQ_PILOTEST_LSB_pilot_estimate_lsb_SHIFT    0
#define BCHP_DFE_EQDEC_EQ_PILOTEST_LSB_pilot_estimate_lsb_DEFAULT  0x00

/***************************************************************************
 *EQ_SYMEST_LAMBDA_IIR - EQ_SYMEST_LAMBDA_IIR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SYMEST_LAMBDA_IIR :: lambda_iir [07:00] */
#define BCHP_DFE_EQDEC_EQ_SYMEST_LAMBDA_IIR_lambda_iir_MASK        0xff
#define BCHP_DFE_EQDEC_EQ_SYMEST_LAMBDA_IIR_lambda_iir_SHIFT       0
#define BCHP_DFE_EQDEC_EQ_SYMEST_LAMBDA_IIR_lambda_iir_DEFAULT     0x80

/***************************************************************************
 *EQ_SYMEST_LAMBDA_DFE - EQ_SYMEST_LAMBDA_DFE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SYMEST_LAMBDA_DFE :: lambda_dfe [07:00] */
#define BCHP_DFE_EQDEC_EQ_SYMEST_LAMBDA_DFE_lambda_dfe_MASK        0xff
#define BCHP_DFE_EQDEC_EQ_SYMEST_LAMBDA_DFE_lambda_dfe_SHIFT       0
#define BCHP_DFE_EQDEC_EQ_SYMEST_LAMBDA_DFE_lambda_dfe_DEFAULT     0x00

/***************************************************************************
 *EQ_ERRCAL_LAMBDA_CMA - EQ_ERRCAL_LAMBDA_CMA
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ERRCAL_LAMBDA_CMA :: lambda_cma [07:00] */
#define BCHP_DFE_EQDEC_EQ_ERRCAL_LAMBDA_CMA_lambda_cma_MASK        0xff
#define BCHP_DFE_EQDEC_EQ_ERRCAL_LAMBDA_CMA_lambda_cma_SHIFT       0
#define BCHP_DFE_EQDEC_EQ_ERRCAL_LAMBDA_CMA_lambda_cma_DEFAULT     0x80

/***************************************************************************
 *EQ_ERRCAL_LAMBDA_DD - EQ_ERRCAL_LAMBDA_DD
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ERRCAL_LAMBDA_DD :: lambda_cma [07:00] */
#define BCHP_DFE_EQDEC_EQ_ERRCAL_LAMBDA_DD_lambda_cma_MASK         0xff
#define BCHP_DFE_EQDEC_EQ_ERRCAL_LAMBDA_DD_lambda_cma_SHIFT        0
#define BCHP_DFE_EQDEC_EQ_ERRCAL_LAMBDA_DD_lambda_cma_DEFAULT      0x00

/***************************************************************************
 *EQ_ERRCAL_CONTROL - EQ_ERRCAL_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ERRCAL_CONTROL :: reserved0 [07:05] */
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_reserved0_MASK            0xe0
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_reserved0_SHIFT           5

/* DFE_EQDEC :: EQ_ERRCAL_CONTROL :: cma_mode [04:04] */
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_cma_mode_MASK             0x10
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_cma_mode_SHIFT            4
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_cma_mode_DEFAULT          0x00

/* DFE_EQDEC :: EQ_ERRCAL_CONTROL :: snr_input_select [03:03] */
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_snr_input_select_MASK     0x08
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_snr_input_select_SHIFT    3
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_snr_input_select_DEFAULT  0x00

/* DFE_EQDEC :: EQ_ERRCAL_CONTROL :: snr_shift [02:00] */
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_snr_shift_MASK            0x07
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_snr_shift_SHIFT           0
#define BCHP_DFE_EQDEC_EQ_ERRCAL_CONTROL_snr_shift_DEFAULT         0x03

/***************************************************************************
 *EQ_SNR_MSB - EQ_SNR_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SNR_MSB :: snr_msb [07:00] */
#define BCHP_DFE_EQDEC_EQ_SNR_MSB_snr_msb_MASK                     0xff
#define BCHP_DFE_EQDEC_EQ_SNR_MSB_snr_msb_SHIFT                    0
#define BCHP_DFE_EQDEC_EQ_SNR_MSB_snr_msb_DEFAULT                  0x0c

/***************************************************************************
 *EQ_SNR_LSB - EQ_SNR_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SNR_LSB :: snr_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_SNR_LSB_snr_lsb_MASK                     0xff
#define BCHP_DFE_EQDEC_EQ_SNR_LSB_snr_lsb_SHIFT                    0
#define BCHP_DFE_EQDEC_EQ_SNR_LSB_snr_lsb_DEFAULT                  0x00

/***************************************************************************
 *EQ_CL_CONTROL - EQ_CL_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_CONTROL :: cl_freqoffset_reset [07:07] */
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_freqoffset_reset_MASK      0x80
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_freqoffset_reset_SHIFT     7
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_freqoffset_reset_DEFAULT   0x00

/* DFE_EQDEC :: EQ_CL_CONTROL :: cl_if_reset [06:06] */
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_if_reset_MASK              0x40
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_if_reset_SHIFT             6
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_if_reset_DEFAULT           0x00

/* DFE_EQDEC :: EQ_CL_CONTROL :: cl_atsm_enable [05:05] */
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_atsm_enable_MASK           0x20
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_atsm_enable_SHIFT          5
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_atsm_enable_DEFAULT        0x00

/* DFE_EQDEC :: EQ_CL_CONTROL :: cl_mode [04:02] */
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_mode_MASK                  0x1c
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_mode_SHIFT                 2
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_mode_DEFAULT               0x00

/* DFE_EQDEC :: EQ_CL_CONTROL :: cl_loop_gain_mode [01:00] */
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_loop_gain_mode_MASK        0x03
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_loop_gain_mode_SHIFT       0
#define BCHP_DFE_EQDEC_EQ_CL_CONTROL_cl_loop_gain_mode_DEFAULT     0x00

/***************************************************************************
 *EQ_CL_IF_RESET_COUNT - EQ_CL_IF_RESET_COUNT
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_IF_RESET_COUNT :: cl_pd_if_reset_count [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_IF_RESET_COUNT_cl_pd_if_reset_count_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_IF_RESET_COUNT_cl_pd_if_reset_count_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_IF_RESET_COUNT_cl_pd_if_reset_count_DEFAULT 0x08

/***************************************************************************
 *EQ_CL_PD_MAX_ERROR - EQ_CL_PD_MAX_ERROR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_PD_MAX_ERROR :: cl_pd_maxerror [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_PD_MAX_ERROR_cl_pd_maxerror_MASK      0xff
#define BCHP_DFE_EQDEC_EQ_CL_PD_MAX_ERROR_cl_pd_maxerror_SHIFT     0
#define BCHP_DFE_EQDEC_EQ_CL_PD_MAX_ERROR_cl_pd_maxerror_DEFAULT   0xcb

/***************************************************************************
 *EQ_CL_K1ADAPT_MAX - EQ_CL_K1ADAPT_MAX
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1ADAPT_MAX :: cl_k1adapt_max [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_MAX_cl_k1adapt_max_MASK       0xff
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_MAX_cl_k1adapt_max_SHIFT      0
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_MAX_cl_k1adapt_max_DEFAULT    0x14

/***************************************************************************
 *EQ_CL_K1ADAPT_CTL - EQ_CL_K1ADAPT_CTL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1ADAPT_CTL :: reserved0 [07:06] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_CTL_reserved0_MASK            0xc0
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_CTL_reserved0_SHIFT           6

/* DFE_EQDEC :: EQ_CL_K1ADAPT_CTL :: cl_avgk1adapt_leak [05:03] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_CTL_cl_avgk1adapt_leak_MASK   0x38
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_CTL_cl_avgk1adapt_leak_SHIFT  3
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_CTL_cl_avgk1adapt_leak_DEFAULT 0x02

/* DFE_EQDEC :: EQ_CL_K1ADAPT_CTL :: cl_k1_gamma_shift [02:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_CTL_cl_k1_gamma_shift_MASK    0x07
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_CTL_cl_k1_gamma_shift_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_CTL_cl_k1_gamma_shift_DEFAULT 0x02

/***************************************************************************
 *EQ_CL_K1K0_SHIFT - EQ_CL_K1K0_SHIFT
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1K0_SHIFT :: cl_k0_shift [07:04] */
#define BCHP_DFE_EQDEC_EQ_CL_K1K0_SHIFT_cl_k0_shift_MASK           0xf0
#define BCHP_DFE_EQDEC_EQ_CL_K1K0_SHIFT_cl_k0_shift_SHIFT          4
#define BCHP_DFE_EQDEC_EQ_CL_K1K0_SHIFT_cl_k0_shift_DEFAULT        0x00

/* DFE_EQDEC :: EQ_CL_K1K0_SHIFT :: cl_k1_shift [03:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1K0_SHIFT_cl_k1_shift_MASK           0x0f
#define BCHP_DFE_EQDEC_EQ_CL_K1K0_SHIFT_cl_k1_shift_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_CL_K1K0_SHIFT_cl_k1_shift_DEFAULT        0x00

/***************************************************************************
 *EQ_CL_K1_MSB - EQ_CL_K1_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1_MSB :: reserved0 [07:07] */
#define BCHP_DFE_EQDEC_EQ_CL_K1_MSB_reserved0_MASK                 0x80
#define BCHP_DFE_EQDEC_EQ_CL_K1_MSB_reserved0_SHIFT                7

/* DFE_EQDEC :: EQ_CL_K1_MSB :: cl_k1_msb [06:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1_MSB_cl_k1_msb_MASK                 0x7f
#define BCHP_DFE_EQDEC_EQ_CL_K1_MSB_cl_k1_msb_SHIFT                0
#define BCHP_DFE_EQDEC_EQ_CL_K1_MSB_cl_k1_msb_DEFAULT              0x00

/***************************************************************************
 *EQ_CL_K1_LSB - EQ_CL_K1_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1_LSB :: cl_k1_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1_LSB_cl_k1_lsb_MASK                 0xff
#define BCHP_DFE_EQDEC_EQ_CL_K1_LSB_cl_k1_lsb_SHIFT                0
#define BCHP_DFE_EQDEC_EQ_CL_K1_LSB_cl_k1_lsb_DEFAULT              0x00

/***************************************************************************
 *EQ_CL_K2_MSB - EQ_CL_K2_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K2_MSB :: cl_k2_shift [07:03] */
#define BCHP_DFE_EQDEC_EQ_CL_K2_MSB_cl_k2_shift_MASK               0xf8
#define BCHP_DFE_EQDEC_EQ_CL_K2_MSB_cl_k2_shift_SHIFT              3
#define BCHP_DFE_EQDEC_EQ_CL_K2_MSB_cl_k2_shift_DEFAULT            0x00

/* DFE_EQDEC :: EQ_CL_K2_MSB :: cl_k2mantisa_msb [02:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K2_MSB_cl_k2mantisa_msb_MASK          0x07
#define BCHP_DFE_EQDEC_EQ_CL_K2_MSB_cl_k2mantisa_msb_SHIFT         0
#define BCHP_DFE_EQDEC_EQ_CL_K2_MSB_cl_k2mantisa_msb_DEFAULT       0x00

/***************************************************************************
 *EQ_CL_K2_LSB - EQ_CL_K2_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K2_LSB :: cl_k2mantissa_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K2_LSB_cl_k2mantissa_lsb_MASK         0xff
#define BCHP_DFE_EQDEC_EQ_CL_K2_LSB_cl_k2mantissa_lsb_SHIFT        0
#define BCHP_DFE_EQDEC_EQ_CL_K2_LSB_cl_k2mantissa_lsb_DEFAULT      0x00

/***************************************************************************
 *EQ_CL_K1ADAPT_3 - EQ_CL_K1ADAPT_3
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1ADAPT_3 :: cl_k1adapt_3 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_3_cl_k1adapt_3_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_3_cl_k1adapt_3_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_3_cl_k1adapt_3_DEFAULT        0x00

/***************************************************************************
 *EQ_CL_K1ADAPT_2 - EQ_CL_K1ADAPT_2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1ADAPT_2 :: cl_k1adapt_2 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_2_cl_k1adapt_2_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_2_cl_k1adapt_2_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_2_cl_k1adapt_2_DEFAULT        0x00

/***************************************************************************
 *EQ_CL_K1ADAPT_1 - EQ_CL_K1ADAPT_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1ADAPT_1 :: cl_k1adapt_1 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_1_cl_k1adapt_1_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_1_cl_k1adapt_1_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_1_cl_k1adapt_1_DEFAULT        0x00

/***************************************************************************
 *EQ_CL_K1ADAPT_0 - EQ_CL_K1ADAPT_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1ADAPT_0 :: cl_k1adapt_0 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_0_cl_k1adapt_0_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_0_cl_k1adapt_0_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_0_cl_k1adapt_0_DEFAULT        0x00

/***************************************************************************
 *EQ_CL_K1ADAPT_AVG_MSB - EQ_CL_K1ADAPT_AVG_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1ADAPT_AVG_MSB :: cl_k1adapt_msb [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_AVG_MSB_cl_k1adapt_msb_MASK   0xff
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_AVG_MSB_cl_k1adapt_msb_SHIFT  0
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_AVG_MSB_cl_k1adapt_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_K1ADAPT_AVG_LSB - EQ_CL_K1ADAPT_AVG_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_K1ADAPT_AVG_LSB :: cl_k1adapt_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_AVG_LSB_cl_k1adapt_lsb_MASK   0xff
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_AVG_LSB_cl_k1adapt_lsb_SHIFT  0
#define BCHP_DFE_EQDEC_EQ_CL_K1ADAPT_AVG_LSB_cl_k1adapt_lsb_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_FREQ_OFFSET_3 - EQ_CL_FREQ_OFFSET_3
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_FREQ_OFFSET_3 :: cl_freq_offset3 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_3_cl_freq_offset3_MASK    0xff
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_3_cl_freq_offset3_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_3_cl_freq_offset3_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_FREQ_OFFSET_2 - EQ_CL_FREQ_OFFSET_2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_FREQ_OFFSET_2 :: cl_freq_offset2 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_2_cl_freq_offset2_MASK    0xff
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_2_cl_freq_offset2_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_2_cl_freq_offset2_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_FREQ_OFFSET_1 - EQ_CL_FREQ_OFFSET_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_FREQ_OFFSET_1 :: cl_freq_offset1 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_1_cl_freq_offset1_MASK    0xff
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_1_cl_freq_offset1_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_1_cl_freq_offset1_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_FREQ_OFFSET_0 - EQ_CL_FREQ_OFFSET_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_FREQ_OFFSET_0 :: cl_freq_offset0 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_0_cl_freq_offset0_MASK    0xff
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_0_cl_freq_offset0_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_CL_FREQ_OFFSET_0_cl_freq_offset0_DEFAULT 0x00

/***************************************************************************
 *EQ_DDT_CONTROL - EQ_DDT_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_DDT_CONTROL :: reserved0 [07:06] */
#define BCHP_DFE_EQDEC_EQ_DDT_CONTROL_reserved0_MASK               0xc0
#define BCHP_DFE_EQDEC_EQ_DDT_CONTROL_reserved0_SHIFT              6

/* DFE_EQDEC :: EQ_DDT_CONTROL :: ddt_tim_alg [05:05] */
#define BCHP_DFE_EQDEC_EQ_DDT_CONTROL_ddt_tim_alg_MASK             0x20
#define BCHP_DFE_EQDEC_EQ_DDT_CONTROL_ddt_tim_alg_SHIFT            5
#define BCHP_DFE_EQDEC_EQ_DDT_CONTROL_ddt_tim_alg_DEFAULT          0x01

/* DFE_EQDEC :: EQ_DDT_CONTROL :: ddt_beta [04:00] */
#define BCHP_DFE_EQDEC_EQ_DDT_CONTROL_ddt_beta_MASK                0x1f
#define BCHP_DFE_EQDEC_EQ_DDT_CONTROL_ddt_beta_SHIFT               0
#define BCHP_DFE_EQDEC_EQ_DDT_CONTROL_ddt_beta_DEFAULT             0x04

/***************************************************************************
 *EQ_DDT_MAX_ERROR - EQ_DDT_MAX_ERROR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_DDT_MAX_ERROR :: ddt_max_error [07:00] */
#define BCHP_DFE_EQDEC_EQ_DDT_MAX_ERROR_ddt_max_error_MASK         0xff
#define BCHP_DFE_EQDEC_EQ_DDT_MAX_ERROR_ddt_max_error_SHIFT        0
#define BCHP_DFE_EQDEC_EQ_DDT_MAX_ERROR_ddt_max_error_DEFAULT      0xff

/***************************************************************************
 *EQ_DDT_GAIN_FACTOR - EQ_DDT_GAIN_FACTOR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_DDT_GAIN_FACTOR :: ddt_gain_factor [07:00] */
#define BCHP_DFE_EQDEC_EQ_DDT_GAIN_FACTOR_ddt_gain_factor_MASK     0xff
#define BCHP_DFE_EQDEC_EQ_DDT_GAIN_FACTOR_ddt_gain_factor_SHIFT    0
#define BCHP_DFE_EQDEC_EQ_DDT_GAIN_FACTOR_ddt_gain_factor_DEFAULT  0x02

/***************************************************************************
 *EQ_SLICER_CONTROL - EQ_SLICER_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SLICER_CONTROL :: reserved0 [07:05] */
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_reserved0_MASK            0xe0
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_reserved0_SHIFT           5

/* DFE_EQDEC :: EQ_SLICER_CONTROL :: eq_out_switch_not_used [04:04] */
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_eq_out_switch_not_used_MASK 0x10
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_eq_out_switch_not_used_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_eq_out_switch_not_used_DEFAULT 0x00

/* DFE_EQDEC :: EQ_SLICER_CONTROL :: external_vsb_slicer_not_used [03:03] */
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_external_vsb_slicer_not_used_MASK 0x08
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_external_vsb_slicer_not_used_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_external_vsb_slicer_not_used_DEFAULT 0x00

/* DFE_EQDEC :: EQ_SLICER_CONTROL :: slicer_module [02:02] */
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_slicer_module_MASK        0x04
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_slicer_module_SHIFT       2
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_slicer_module_DEFAULT     0x00

/* DFE_EQDEC :: EQ_SLICER_CONTROL :: slicer_mode [01:00] */
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_slicer_mode_MASK          0x03
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_slicer_mode_SHIFT         0
#define BCHP_DFE_EQDEC_EQ_SLICER_CONTROL_slicer_mode_DEFAULT       0x00

/***************************************************************************
 *EQ_EVSB_CONTROL - EQ_EVSB_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_EVSB_CONTROL :: reserved0 [07:06] */
#define BCHP_DFE_EQDEC_EQ_EVSB_CONTROL_reserved0_MASK              0xc0
#define BCHP_DFE_EQDEC_EQ_EVSB_CONTROL_reserved0_SHIFT             6

/* DFE_EQDEC :: EQ_EVSB_CONTROL :: legacy [05:02] */
#define BCHP_DFE_EQDEC_EQ_EVSB_CONTROL_legacy_MASK                 0x3c
#define BCHP_DFE_EQDEC_EQ_EVSB_CONTROL_legacy_SHIFT                2
#define BCHP_DFE_EQDEC_EQ_EVSB_CONTROL_legacy_DEFAULT              0x08

/* DFE_EQDEC :: EQ_EVSB_CONTROL :: extended_symbol_replacement [01:00] */
#define BCHP_DFE_EQDEC_EQ_EVSB_CONTROL_extended_symbol_replacement_MASK 0x03
#define BCHP_DFE_EQDEC_EQ_EVSB_CONTROL_extended_symbol_replacement_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_EVSB_CONTROL_extended_symbol_replacement_DEFAULT 0x01

/***************************************************************************
 *EQ_SLICER_SP1 - EQ_SLICER_SP1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SLICER_SP1 :: dumb_slicing_1 [07:00] */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP1_dumb_slicing_1_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_SLICER_SP1_dumb_slicing_1_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_SLICER_SP1_dumb_slicing_1_DEFAULT        0xd0

/***************************************************************************
 *EQ_SLICER_SP2 - EQ_SLICER_SP2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SLICER_SP2 :: dumb_slicing_2 [07:00] */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP2_dumb_slicing_2_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_SLICER_SP2_dumb_slicing_2_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_SLICER_SP2_dumb_slicing_2_DEFAULT        0xe0

/***************************************************************************
 *EQ_SLICER_SP3 - EQ_SLICER_SP3
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SLICER_SP3 :: dumb_slicing_3 [07:00] */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP3_dumb_slicing_3_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_SLICER_SP3_dumb_slicing_3_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_SLICER_SP3_dumb_slicing_3_DEFAULT        0xf0

/***************************************************************************
 *EQ_SLICER_SP4 - EQ_SLICER_SP4
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SLICER_SP4 :: dumb_slicing_4 [07:00] */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP4_dumb_slicing_4_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_SLICER_SP4_dumb_slicing_4_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_SLICER_SP4_dumb_slicing_4_DEFAULT        0x00

/***************************************************************************
 *EQ_SLICER_SP5 - EQ_SLICER_SP5
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SLICER_SP5 :: dumb_slicing_5 [07:00] */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP5_dumb_slicing_5_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_SLICER_SP5_dumb_slicing_5_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_SLICER_SP5_dumb_slicing_5_DEFAULT        0x10

/***************************************************************************
 *EQ_SLICER_SP6 - EQ_SLICER_SP6
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SLICER_SP6 :: dumb_slicing_6 [07:00] */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP6_dumb_slicing_6_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_SLICER_SP6_dumb_slicing_6_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_SLICER_SP6_dumb_slicing_6_DEFAULT        0x20

/***************************************************************************
 *EQ_SLICER_SP7 - EQ_SLICER_SP7
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SLICER_SP7 :: dumb_slicing_7 [07:00] */
#define BCHP_DFE_EQDEC_EQ_SLICER_SP7_dumb_slicing_7_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_SLICER_SP7_dumb_slicing_7_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_SLICER_SP7_dumb_slicing_7_DEFAULT        0x30

/***************************************************************************
 *EQ_ATSM_READ_WRITE - EQ_ATSM_READ_WRITE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ATSM_READ_WRITE :: reserved0 [07:07] */
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_reserved0_MASK           0x80
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_reserved0_SHIFT          7

/* DFE_EQDEC :: EQ_ATSM_READ_WRITE :: atsm_current_state [06:04] */
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_atsm_current_state_MASK  0x70
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_atsm_current_state_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_atsm_current_state_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ATSM_READ_WRITE :: atsm_state_read_write [03:03] */
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_atsm_state_read_write_MASK 0x08
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_atsm_state_read_write_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_atsm_state_read_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ATSM_READ_WRITE :: atsm_state_address [02:00] */
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_atsm_state_address_MASK  0x07
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_atsm_state_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ATSM_READ_WRITE_atsm_state_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ATSM_MODES - EQ_ATSM_MODES
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ATSM_MODES :: atsm_lambda_select [07:06] */
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_lambda_select_MASK       0xc0
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_lambda_select_SHIFT      6
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_lambda_select_DEFAULT    0x00

/* DFE_EQDEC :: EQ_ATSM_MODES :: atsm_cma_mode [05:05] */
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_cma_mode_MASK            0x20
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_cma_mode_SHIFT           5
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_cma_mode_DEFAULT         0x00

/* DFE_EQDEC :: EQ_ATSM_MODES :: atsm_pilot_processing_mode [04:04] */
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_pilot_processing_mode_MASK 0x10
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_pilot_processing_mode_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_pilot_processing_mode_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ATSM_MODES :: atsm_timing_mode [03:03] */
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_timing_mode_MASK         0x08
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_timing_mode_SHIFT        3
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_timing_mode_DEFAULT      0x00

/* DFE_EQDEC :: EQ_ATSM_MODES :: atsm_carrier_mode [02:00] */
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_carrier_mode_MASK        0x07
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_carrier_mode_SHIFT       0
#define BCHP_DFE_EQDEC_EQ_ATSM_MODES_atsm_carrier_mode_DEFAULT     0x00

/***************************************************************************
 *EQ_ATSM_LAMBDA - EQ_ATSM_LAMBDA
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ATSM_LAMBDA :: atsm_lambda_value [07:00] */
#define BCHP_DFE_EQDEC_EQ_ATSM_LAMBDA_atsm_lambda_value_MASK       0xff
#define BCHP_DFE_EQDEC_EQ_ATSM_LAMBDA_atsm_lambda_value_SHIFT      0
#define BCHP_DFE_EQDEC_EQ_ATSM_LAMBDA_atsm_lambda_value_DEFAULT    0x80

/***************************************************************************
 *EQ_ATSM_SNR_MSB - EQ_ATSM_SNR_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ATSM_SNR_MSB :: reserved0 [07:06] */
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_MSB_reserved0_MASK              0xc0
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_MSB_reserved0_SHIFT             6

/* DFE_EQDEC :: EQ_ATSM_SNR_MSB :: atsm_snr_select [05:04] */
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_MSB_atsm_snr_select_MASK        0x30
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_MSB_atsm_snr_select_SHIFT       4
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_MSB_atsm_snr_select_DEFAULT     0x00

/* DFE_EQDEC :: EQ_ATSM_SNR_MSB :: atsm_snr_threshold_msb [03:00] */
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_MSB_atsm_snr_threshold_msb_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_MSB_atsm_snr_threshold_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_MSB_atsm_snr_threshold_msb_DEFAULT 0x08

/***************************************************************************
 *EQ_ATSM_SNR_LSB - EQ_ATSM_SNR_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ATSM_SNR_LSB :: atsm_snr_threshold_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_LSB_atsm_snr_threshold_lsb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_LSB_atsm_snr_threshold_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ATSM_SNR_LSB_atsm_snr_threshold_lsb_DEFAULT 0x80

/***************************************************************************
 *EQ_NCONFIRM - EQ_NCONFIRM
 ***************************************************************************/
/* DFE_EQDEC :: EQ_NCONFIRM :: eq_nconfirm [07:00] */
#define BCHP_DFE_EQDEC_EQ_NCONFIRM_eq_nconfirm_MASK                0xff
#define BCHP_DFE_EQDEC_EQ_NCONFIRM_eq_nconfirm_SHIFT               0
#define BCHP_DFE_EQDEC_EQ_NCONFIRM_eq_nconfirm_DEFAULT             0x02

/***************************************************************************
 *EQ_NLOCK - EQ_NLOCK
 ***************************************************************************/
/* DFE_EQDEC :: EQ_NLOCK :: eq_nlock [07:00] */
#define BCHP_DFE_EQDEC_EQ_NLOCK_eq_nlock_MASK                      0xff
#define BCHP_DFE_EQDEC_EQ_NLOCK_eq_nlock_SHIFT                     0
#define BCHP_DFE_EQDEC_EQ_NLOCK_eq_nlock_DEFAULT                   0x02

/***************************************************************************
 *EQ_CORR64_THRESH_CONST - EQ_CORR64_THRESH_CONST
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CORR64_THRESH_CONST :: eq_corr64_thresh_const [07:00] */
#define BCHP_DFE_EQDEC_EQ_CORR64_THRESH_CONST_eq_corr64_thresh_const_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CORR64_THRESH_CONST_eq_corr64_thresh_const_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CORR64_THRESH_CONST_eq_corr64_thresh_const_DEFAULT 0x09

/***************************************************************************
 *EQ_CORR511_THRESH_CONST - EQ_CORR511_THRESH_CONST
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CORR511_THRESH_CONST :: eq_corr511_thresh_const [07:00] */
#define BCHP_DFE_EQDEC_EQ_CORR511_THRESH_CONST_eq_corr511_thresh_const_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CORR511_THRESH_CONST_eq_corr511_thresh_const_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CORR511_THRESH_CONST_eq_corr511_thresh_const_DEFAULT 0x3c

/***************************************************************************
 *EQ_SEGCORR_THRESH_CONST - EQ_SEGCORR_THRESH_CONST
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SEGCORR_THRESH_CONST :: eq_segcorr_thresh_const [07:00] */
#define BCHP_DFE_EQDEC_EQ_SEGCORR_THRESH_CONST_eq_segcorr_thresh_const_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_SEGCORR_THRESH_CONST_eq_segcorr_thresh_const_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_SEGCORR_THRESH_CONST_eq_segcorr_thresh_const_DEFAULT 0x34

/***************************************************************************
 *EQ_DFS_STATE - EQ_DFS_STATE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_DFS_STATE :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_DFS_STATE_reserved0_MASK                 0xf0
#define BCHP_DFE_EQDEC_EQ_DFS_STATE_reserved0_SHIFT                4

/* DFE_EQDEC :: EQ_DFS_STATE :: eq_dfs_polarity [03:03] */
#define BCHP_DFE_EQDEC_EQ_DFS_STATE_eq_dfs_polarity_MASK           0x08
#define BCHP_DFE_EQDEC_EQ_DFS_STATE_eq_dfs_polarity_SHIFT          3
#define BCHP_DFE_EQDEC_EQ_DFS_STATE_eq_dfs_polarity_DEFAULT        0x00

/* DFE_EQDEC :: EQ_DFS_STATE :: eq_dfs_state [02:00] */
#define BCHP_DFE_EQDEC_EQ_DFS_STATE_eq_dfs_state_MASK              0x07
#define BCHP_DFE_EQDEC_EQ_DFS_STATE_eq_dfs_state_SHIFT             0
#define BCHP_DFE_EQDEC_EQ_DFS_STATE_eq_dfs_state_DEFAULT           0x01

/***************************************************************************
 *EQ_LPR_LAMBDA_MSB - EQ_LPR_LAMBDA_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_LPR_LAMBDA_MSB :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_MSB_reserved0_MASK            0xf8
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_MSB_reserved0_SHIFT           3

/* DFE_EQDEC :: EQ_LPR_LAMBDA_MSB :: eq_lpr_err_shift_4 [02:02] */
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_MSB_eq_lpr_err_shift_4_MASK   0x04
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_MSB_eq_lpr_err_shift_4_SHIFT  2
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_MSB_eq_lpr_err_shift_4_DEFAULT 0x00

/* DFE_EQDEC :: EQ_LPR_LAMBDA_MSB :: eq_lpr_lambda_msb [01:00] */
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_MSB_eq_lpr_lambda_msb_MASK    0x03
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_MSB_eq_lpr_lambda_msb_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_MSB_eq_lpr_lambda_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_LPR_LAMBDA_LSB - EQ_LPR_LAMBDA_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_LPR_LAMBDA_LSB :: eq_lpr_lambda_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_LSB_eq_lpr_lambda_lsb_MASK    0xff
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_LSB_eq_lpr_lambda_lsb_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_LPR_LAMBDA_LSB_eq_lpr_lambda_lsb_DEFAULT 0x00

/***************************************************************************
 *EQ_NEGLEAK_TABLE_SEL - EQ_NEGLEAK_TABLE_SEL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_NEGLEAK_TABLE_SEL :: reserved0 [07:01] */
#define BCHP_DFE_EQDEC_EQ_NEGLEAK_TABLE_SEL_reserved0_MASK         0xfe
#define BCHP_DFE_EQDEC_EQ_NEGLEAK_TABLE_SEL_reserved0_SHIFT        1

/* DFE_EQDEC :: EQ_NEGLEAK_TABLE_SEL :: negleak_table_select [00:00] */
#define BCHP_DFE_EQDEC_EQ_NEGLEAK_TABLE_SEL_negleak_table_select_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_NEGLEAK_TABLE_SEL_negleak_table_select_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_NEGLEAK_TABLE_SEL_negleak_table_select_DEFAULT 0x00

/***************************************************************************
 *EQ_FEC_CONJUGATE - EQ_FEC_CONJUGATE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_FEC_CONJUGATE :: reserved0 [07:01] */
#define BCHP_DFE_EQDEC_EQ_FEC_CONJUGATE_reserved0_MASK             0xfe
#define BCHP_DFE_EQDEC_EQ_FEC_CONJUGATE_reserved0_SHIFT            1

/* DFE_EQDEC :: EQ_FEC_CONJUGATE :: eq_fec_conjugate [00:00] */
#define BCHP_DFE_EQDEC_EQ_FEC_CONJUGATE_eq_fec_conjugate_MASK      0x01
#define BCHP_DFE_EQDEC_EQ_FEC_CONJUGATE_eq_fec_conjugate_SHIFT     0
#define BCHP_DFE_EQDEC_EQ_FEC_CONJUGATE_eq_fec_conjugate_DEFAULT   0x00

/***************************************************************************
 *EQ_TESTMUX_MODE - EQ_TESTMUX_MODE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_TESTMUX_MODE :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_TESTMUX_MODE_reserved0_MASK              0xf0
#define BCHP_DFE_EQDEC_EQ_TESTMUX_MODE_reserved0_SHIFT             4

/* DFE_EQDEC :: EQ_TESTMUX_MODE :: eq_testmux_mode [03:00] */
#define BCHP_DFE_EQDEC_EQ_TESTMUX_MODE_eq_testmux_mode_MASK        0x0f
#define BCHP_DFE_EQDEC_EQ_TESTMUX_MODE_eq_testmux_mode_SHIFT       0
#define BCHP_DFE_EQDEC_EQ_TESTMUX_MODE_eq_testmux_mode_DEFAULT     0x00

/***************************************************************************
 *EQ_CONST_METRIC_INNER_OUTER_REF - EQ_CONST_METRIC_INNER_OUTER_REF
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONST_METRIC_INNER_OUTER_REF :: outer_ref_point [07:05] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF_outer_ref_point_MASK 0xe0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF_outer_ref_point_SHIFT 5
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF_outer_ref_point_DEFAULT 0x00

/* DFE_EQDEC :: EQ_CONST_METRIC_INNER_OUTER_REF :: inner_ref_point [04:02] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF_inner_ref_point_MASK 0x1c
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF_inner_ref_point_SHIFT 2
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF_inner_ref_point_DEFAULT 0x00

/* DFE_EQDEC :: EQ_CONST_METRIC_INNER_OUTER_REF :: leaky_gain [01:00] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF_leaky_gain_MASK 0x03
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF_leaky_gain_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_OUTER_REF_leaky_gain_DEFAULT 0x00

/***************************************************************************
 *EQ_CONST_METRIC_INNER_PHASE - EQ_CONST_METRIC_INNER_PHASE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONST_METRIC_INNER_PHASE :: inner_phase [07:00] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_PHASE_inner_phase_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_PHASE_inner_phase_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_PHASE_inner_phase_DEFAULT 0x00

/***************************************************************************
 *EQ_CONST_METRIC_INNER_GAIN - EQ_CONST_METRIC_INNER_GAIN
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONST_METRIC_INNER_GAIN :: inner_gain [07:00] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_GAIN_inner_gain_MASK  0xff
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_GAIN_inner_gain_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_INNER_GAIN_inner_gain_DEFAULT 0x00

/***************************************************************************
 *EQ_CONST_METRIC_OUTER_PHASE - EQ_CONST_METRIC_OUTER_PHASE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONST_METRIC_OUTER_PHASE :: outer_phase [07:00] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_OUTER_PHASE_outer_phase_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_OUTER_PHASE_outer_phase_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_OUTER_PHASE_outer_phase_DEFAULT 0x00

/***************************************************************************
 *EQ_CONST_METRIC_OUTER_GAIN - EQ_CONST_METRIC_OUTER_GAIN
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONST_METRIC_OUTER_GAIN :: outer_gain [07:00] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_OUTER_GAIN_outer_gain_MASK  0xff
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_OUTER_GAIN_outer_gain_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_OUTER_GAIN_outer_gain_DEFAULT 0x00

/***************************************************************************
 *EQ_CONST_METRIC_BURST_MAG - EQ_CONST_METRIC_BURST_MAG
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONST_METRIC_BURST_MAG :: burst_mag_thresh [07:04] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_MAG_burst_mag_thresh_MASK 0xf0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_MAG_burst_mag_thresh_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_MAG_burst_mag_thresh_DEFAULT 0x00

/* DFE_EQDEC :: EQ_CONST_METRIC_BURST_MAG :: burst_mag [03:00] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_MAG_burst_mag_MASK    0x0f
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_MAG_burst_mag_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_MAG_burst_mag_DEFAULT 0x00

/***************************************************************************
 *EQ_CONST_METRIC_BURST_COUNT - EQ_CONST_METRIC_BURST_COUNT
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONST_METRIC_BURST_COUNT :: burst_count [07:00] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_COUNT_burst_count_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_COUNT_burst_count_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_BURST_COUNT_burst_count_DEFAULT 0x00

/***************************************************************************
 *EQ_CONST_METRIC_CONTROL - EQ_CONST_METRIC_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONST_METRIC_CONTROL :: burst_interrupt [07:07] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_burst_interrupt_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_burst_interrupt_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_burst_interrupt_DEFAULT 0x00

/* DFE_EQDEC :: EQ_CONST_METRIC_CONTROL :: const_leaky_start [06:06] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_const_leaky_start_MASK 0x40
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_const_leaky_start_SHIFT 6
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_const_leaky_start_DEFAULT 0x00

/* DFE_EQDEC :: EQ_CONST_METRIC_CONTROL :: burst_interrupt_count_thresh [05:01] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_burst_interrupt_count_thresh_MASK 0x3e
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_burst_interrupt_count_thresh_SHIFT 1
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_burst_interrupt_count_thresh_DEFAULT 0x00

/* DFE_EQDEC :: EQ_CONST_METRIC_CONTROL :: burst_reset [00:00] */
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_burst_reset_MASK    0x01
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_burst_reset_SHIFT   0
#define BCHP_DFE_EQDEC_EQ_CONST_METRIC_CONTROL_burst_reset_DEFAULT 0x00

/***************************************************************************
 *EQ_MODULE_NOOP_1 - EQ_MODULE_NOOP_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_MODULE_NOOP_1 :: iir6_noop [07:07] */
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_iir6_noop_MASK             0x80
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_iir6_noop_SHIFT            7
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_iir6_noop_DEFAULT          0x00

/* DFE_EQDEC :: EQ_MODULE_NOOP_1 :: iir5_noop [06:06] */
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_iir5_noop_MASK             0x40
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_iir5_noop_SHIFT            6
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_iir5_noop_DEFAULT          0x00

/* DFE_EQDEC :: EQ_MODULE_NOOP_1 :: fir10_noop [05:05] */
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir10_noop_MASK            0x20
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir10_noop_SHIFT           5
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir10_noop_DEFAULT         0x00

/* DFE_EQDEC :: EQ_MODULE_NOOP_1 :: fir9_noop [04:04] */
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir9_noop_MASK             0x10
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir9_noop_SHIFT            4
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir9_noop_DEFAULT          0x00

/* DFE_EQDEC :: EQ_MODULE_NOOP_1 :: fir8_noop [03:03] */
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir8_noop_MASK             0x08
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir8_noop_SHIFT            3
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir8_noop_DEFAULT          0x00

/* DFE_EQDEC :: EQ_MODULE_NOOP_1 :: fir7_noop [02:02] */
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir7_noop_MASK             0x04
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir7_noop_SHIFT            2
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir7_noop_DEFAULT          0x00

/* DFE_EQDEC :: EQ_MODULE_NOOP_1 :: fir6_noop [01:01] */
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir6_noop_MASK             0x02
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir6_noop_SHIFT            1
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir6_noop_DEFAULT          0x00

/* DFE_EQDEC :: EQ_MODULE_NOOP_1 :: fir5_noop [00:00] */
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir5_noop_MASK             0x01
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir5_noop_SHIFT            0
#define BCHP_DFE_EQDEC_EQ_MODULE_NOOP_1_fir5_noop_DEFAULT          0x00

/***************************************************************************
 *EQ_ALT_NEGATIVE_LEAKAGE_1 - EQ_ALT_NEGATIVE_LEAKAGE_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_NEGATIVE_LEAKAGE_1 :: reserved0 [07:05] */
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_1_reserved0_MASK    0xe0
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_1_reserved0_SHIFT   5

/* DFE_EQDEC :: EQ_ALT_NEGATIVE_LEAKAGE_1 :: negative_leak_module [04:01] */
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_1_negative_leak_module_MASK 0x1e
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_1_negative_leak_module_SHIFT 1
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_1_negative_leak_module_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_NEGATIVE_LEAKAGE_1 :: negative_leak_filter_select [00:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_1_negative_leak_filter_select_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_1_negative_leak_filter_select_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_1_negative_leak_filter_select_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_NEGATIVE_LEAKAGE_0 - EQ_ALT_NEGATIVE_LEAKAGE_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_NEGATIVE_LEAKAGE_0 :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_0_reserved0_MASK    0xf0
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_0_reserved0_SHIFT   4

/* DFE_EQDEC :: EQ_ALT_NEGATIVE_LEAKAGE_0 :: negative_leak_write_enable [03:03] */
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_0_negative_leak_write_enable_MASK 0x08
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_0_negative_leak_write_enable_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_0_negative_leak_write_enable_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_NEGATIVE_LEAKAGE_0 :: negative_leakage [02:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_0_negative_leakage_MASK 0x07
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_0_negative_leakage_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_NEGATIVE_LEAKAGE_0_negative_leakage_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_POSITIVE_LEAKAGE_2 - EQ_ALT_POSITIVE_LEAKAGE_2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_POSITIVE_LEAKAGE_2 :: reserved0 [07:02] */
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_2_reserved0_MASK    0xfc
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_2_reserved0_SHIFT   2

/* DFE_EQDEC :: EQ_ALT_POSITIVE_LEAKAGE_2 :: pos_leak_position_msb [01:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_2_pos_leak_position_msb_MASK 0x03
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_2_pos_leak_position_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_2_pos_leak_position_msb_DEFAULT 0x03

/***************************************************************************
 *EQ_ALT_POSITIVE_LEAKAGE_1 - EQ_ALT_POSITIVE_LEAKAGE_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_POSITIVE_LEAKAGE_1 :: pos_leak_position_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_1_pos_leak_position_lsb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_1_pos_leak_position_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_1_pos_leak_position_lsb_DEFAULT 0xff

/***************************************************************************
 *EQ_ALT_POSITIVE_LEAKAGE_0 - EQ_ALT_POSITIVE_LEAKAGE_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_POSITIVE_LEAKAGE_0 :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_0_reserved0_MASK    0xf0
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_0_reserved0_SHIFT   4

/* DFE_EQDEC :: EQ_ALT_POSITIVE_LEAKAGE_0 :: reftap_freeze_q [03:03] */
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_0_reftap_freeze_q_MASK 0x08
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_0_reftap_freeze_q_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_0_reftap_freeze_q_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_POSITIVE_LEAKAGE_0 :: positive_leakage [02:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_0_positive_leakage_MASK 0x07
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_0_positive_leakage_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_POSITIVE_LEAKAGE_0_positive_leakage_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_STEPSIZE_MODE_READ_WRITE_1 - EQ_ALT_STEPSIZE_MODE_READ_WRITE_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_STEPSIZE_MODE_READ_WRITE_1 :: stepsize_filter_select [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_1_stepsize_filter_select_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_1_stepsize_filter_select_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_1_stepsize_filter_select_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_STEPSIZE_MODE_READ_WRITE_1 :: stepsize_unit_address [06:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_1_stepsize_unit_address_MASK 0x7f
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_1_stepsize_unit_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_1_stepsize_unit_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_STEPSIZE_MODE_READ_WRITE_0 - EQ_ALT_STEPSIZE_MODE_READ_WRITE_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_STEPSIZE_MODE_READ_WRITE_0 :: reserved0 [07:02] */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_0_reserved0_MASK 0xfc
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_0_reserved0_SHIFT 2

/* DFE_EQDEC :: EQ_ALT_STEPSIZE_MODE_READ_WRITE_0 :: stepsize_mode [01:01] */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_0_stepsize_mode_MASK 0x02
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_0_stepsize_mode_SHIFT 1
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_0_stepsize_mode_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_STEPSIZE_MODE_READ_WRITE_0 :: stepsize_mode_read_write [00:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_0_stepsize_mode_read_write_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_0_stepsize_mode_read_write_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_MODE_READ_WRITE_0_stepsize_mode_read_write_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1 - EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1 :: stepsize_filter_select [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1_stepsize_filter_select_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1_stepsize_filter_select_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1_stepsize_filter_select_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1 :: stepsize_unit_address [06:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1_stepsize_unit_address_MASK 0x7f
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1_stepsize_unit_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_1_stepsize_unit_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0 - EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0 :: reserved0 [07:01] */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0_reserved0_MASK 0xfe
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0_reserved0_SHIFT 1

/* DFE_EQDEC :: EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0 :: stepsize_read_write [00:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0_stepsize_read_write_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0_stepsize_read_write_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_STEPSIZE_VALUE_READ_WRITE_0_stepsize_read_write_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_DMA_CONTROL_4 - EQ_ALT_DMA_CONTROL_4
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_4 :: reserved0 [07:02] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_4_reserved0_MASK         0xfc
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_4_reserved0_SHIFT        2

/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_4 :: dma_start_coeff_msb [01:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_4_dma_start_coeff_msb_MASK 0x03
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_4_dma_start_coeff_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_4_dma_start_coeff_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_DMA_CONTROL_3 - EQ_ALT_DMA_CONTROL_3
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_3 :: dma_start_coeff_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_3_dma_start_coeff_lsb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_3_dma_start_coeff_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_3_dma_start_coeff_lsb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_DMA_CONTROL_2 - EQ_ALT_DMA_CONTROL_2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_2 :: reserved0 [07:02] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_2_reserved0_MASK         0xfc
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_2_reserved0_SHIFT        2

/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_2 :: dma_num_coeff_msb [01:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_2_dma_num_coeff_msb_MASK 0x03
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_2_dma_num_coeff_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_2_dma_num_coeff_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_DMA_CONTROL_1 - EQ_ALT_DMA_CONTROL_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_1 :: dma_num_coeff_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_1_dma_num_coeff_lsb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_1_dma_num_coeff_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_1_dma_num_coeff_lsb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_DMA_CONTROL_0 - EQ_ALT_DMA_CONTROL_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_0 :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_reserved0_MASK         0xf8
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_reserved0_SHIFT        3

/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_0 :: dma_done [02:02] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_dma_done_MASK          0x04
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_dma_done_SHIFT         2
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_dma_done_DEFAULT       0x00

/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_0 :: dma_start [01:01] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_dma_start_MASK         0x02
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_dma_start_SHIFT        1
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_dma_start_DEFAULT      0x00

/* DFE_EQDEC :: EQ_ALT_DMA_CONTROL_0 :: dma_filter_select [00:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_dma_filter_select_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_dma_filter_select_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_DMA_CONTROL_0_dma_filter_select_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_COEFF_ADDR_2 - EQ_ALT_COEFF_ADDR_2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_COEFF_ADDR_2 :: reserved0 [07:02] */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_2_reserved0_MASK          0xfc
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_2_reserved0_SHIFT         2

/* DFE_EQDEC :: EQ_ALT_COEFF_ADDR_2 :: eq_coeff_addr_msb [01:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_2_eq_coeff_addr_msb_MASK  0x03
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_2_eq_coeff_addr_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_2_eq_coeff_addr_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_COEFF_ADDR_1 - EQ_ALT_COEFF_ADDR_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_COEFF_ADDR_1 :: eq_coeff_addr_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_1_eq_coeff_addr_lsb_MASK  0xff
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_1_eq_coeff_addr_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_1_eq_coeff_addr_lsb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_COEFF_ADDR_0 - EQ_ALT_COEFF_ADDR_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_COEFF_ADDR_0 :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_reserved0_MASK          0xf8
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_reserved0_SHIFT         3

/* DFE_EQDEC :: EQ_ALT_COEFF_ADDR_0 :: coef_read_valid [02:02] */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_coef_read_valid_MASK    0x04
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_coef_read_valid_SHIFT   2
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_coef_read_valid_DEFAULT 0x01

/* DFE_EQDEC :: EQ_ALT_COEFF_ADDR_0 :: filter_unit_read_write [01:01] */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_filter_unit_read_write_MASK 0x02
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_filter_unit_read_write_SHIFT 1
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_filter_unit_read_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_COEFF_ADDR_0 :: filter_unit_select [00:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_filter_unit_select_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_filter_unit_select_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_COEFF_ADDR_0_filter_unit_select_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_FIR_STEPSIZE_MAX_VALUE - EQ_ALT_FIR_STEPSIZE_MAX_VALUE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MAX_VALUE :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_VALUE_reserved0_MASK 0xf0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_VALUE_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MAX_VALUE :: fir_stepsize_max_value [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_VALUE_fir_stepsize_max_value_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_VALUE_fir_stepsize_max_value_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_VALUE_fir_stepsize_max_value_DEFAULT 0x07

/***************************************************************************
 *EQ_ALT_FIR_STEPSIZE_MAX_ADDR - EQ_ALT_FIR_STEPSIZE_MAX_ADDR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MAX_ADDR :: fir_stepsize_max_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_ADDR_fir_stepsize_max_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_ADDR_fir_stepsize_max_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_ADDR_fir_stepsize_max_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MAX_ADDR :: reserved0 [06:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_ADDR_reserved0_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_ADDR_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MAX_ADDR :: fir_stepsize_max_address [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_ADDR_fir_stepsize_max_address_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_ADDR_fir_stepsize_max_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MAX_ADDR_fir_stepsize_max_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_IIR_STEPSIZE_MAX_VALUE - EQ_ALT_IIR_STEPSIZE_MAX_VALUE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MAX_VALUE :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_VALUE_reserved0_MASK 0xf0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_VALUE_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MAX_VALUE :: iir_stepsize_max_value [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_VALUE_iir_stepsize_max_value_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_VALUE_iir_stepsize_max_value_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_VALUE_iir_stepsize_max_value_DEFAULT 0x07

/***************************************************************************
 *EQ_ALT_IIR_STEPSIZE_MAX_ADDR - EQ_ALT_IIR_STEPSIZE_MAX_ADDR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MAX_ADDR :: iir_stepsize_max_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_ADDR_iir_stepsize_max_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_ADDR_iir_stepsize_max_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_ADDR_iir_stepsize_max_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MAX_ADDR :: reserved0 [06:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_ADDR_reserved0_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_ADDR_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MAX_ADDR :: iir_stepsize_max_address [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_ADDR_iir_stepsize_max_address_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_ADDR_iir_stepsize_max_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MAX_ADDR_iir_stepsize_max_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_FIR_STEPSIZE_MIN_VALUE - EQ_ALT_FIR_STEPSIZE_MIN_VALUE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MIN_VALUE :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_VALUE_reserved0_MASK 0xf0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_VALUE_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MIN_VALUE :: fir_stepsize_min_value [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_VALUE_fir_stepsize_min_value_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_VALUE_fir_stepsize_min_value_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_VALUE_fir_stepsize_min_value_DEFAULT 0x0b

/***************************************************************************
 *EQ_ALT_FIR_STEPSIZE_MIN_ADDR - EQ_ALT_FIR_STEPSIZE_MIN_ADDR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MIN_ADDR :: fir_stepsize_min_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_ADDR_fir_stepsize_min_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_ADDR_fir_stepsize_min_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_ADDR_fir_stepsize_min_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MIN_ADDR :: reserved0 [06:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_ADDR_reserved0_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_ADDR_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_MIN_ADDR :: fir_stepsize_min_address [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_ADDR_fir_stepsize_min_address_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_ADDR_fir_stepsize_min_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_MIN_ADDR_fir_stepsize_min_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_IIR_STEPSIZE_MIN_VALUE - EQ_ALT_IIR_STEPSIZE_MIN_VALUE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MIN_VALUE :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_VALUE_reserved0_MASK 0xf0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_VALUE_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MIN_VALUE :: iir_stepsize_min_value [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_VALUE_iir_stepsize_min_value_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_VALUE_iir_stepsize_min_value_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_VALUE_iir_stepsize_min_value_DEFAULT 0x0b

/***************************************************************************
 *EQ_ALT_IIR_STEPSIZE_MIN_ADDR - EQ_ALT_IIR_STEPSIZE_MIN_ADDR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MIN_ADDR :: iir_stepsize_min_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_ADDR_iir_stepsize_min_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_ADDR_iir_stepsize_min_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_ADDR_iir_stepsize_min_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MIN_ADDR :: reserved0 [06:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_ADDR_reserved0_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_ADDR_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_MIN_ADDR :: iir_stepsize_min_address [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_ADDR_iir_stepsize_min_address_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_ADDR_iir_stepsize_min_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_MIN_ADDR_iir_stepsize_min_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE - EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE_reserved0_MASK 0xf8
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE_reserved0_SHIFT 3

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE :: fir_stepsize_leakage_value [02:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE_fir_stepsize_leakage_value_MASK 0x07
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE_fir_stepsize_leakage_value_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_VALUE_fir_stepsize_leakage_value_DEFAULT 0x03

/***************************************************************************
 *EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR - EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR :: fir_stepsize_leakage_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR_fir_stepsize_leakage_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR_fir_stepsize_leakage_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR_fir_stepsize_leakage_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR :: reserved0 [06:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR_reserved0_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR :: fir_stepsize_leakage_address [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR_fir_stepsize_leakage_address_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR_fir_stepsize_leakage_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_LEAKAGE_ADDR_fir_stepsize_leakage_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE - EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE_reserved0_MASK 0xf8
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE_reserved0_SHIFT 3

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE :: iir_stepsize_leakage_value [02:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE_iir_stepsize_leakage_value_MASK 0x07
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE_iir_stepsize_leakage_value_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_VALUE_iir_stepsize_leakage_value_DEFAULT 0x03

/***************************************************************************
 *EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR - EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR :: iir_stepsize_leakage_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR_iir_stepsize_leakage_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR_iir_stepsize_leakage_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR_iir_stepsize_leakage_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR :: reserved0 [06:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR_reserved0_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR :: iir_stepsize_leakage_address [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR_iir_stepsize_leakage_address_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR_iir_stepsize_leakage_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_LEAKAGE_ADDR_iir_stepsize_leakage_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB - EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB :: reserved0 [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB_reserved0_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB_reserved0_SHIFT 7

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB :: fir_stepsize_gain_msb [06:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB_fir_stepsize_gain_msb_MASK 0x7f
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB_fir_stepsize_gain_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_MSB_fir_stepsize_gain_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_LSB - EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_LSB :: fir_stepsize_gain_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_LSB_fir_stepsize_gain_lsb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_LSB_fir_stepsize_gain_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_VALUE_LSB_fir_stepsize_gain_lsb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_FIR_STEPSIZE_GAIN_ADDR - EQ_ALT_FIR_STEPSIZE_GAIN_ADDR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_GAIN_ADDR :: fir_stepsize_gain_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_ADDR_fir_stepsize_gain_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_ADDR_fir_stepsize_gain_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_ADDR_fir_stepsize_gain_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_GAIN_ADDR :: reserved0 [06:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_ADDR_reserved0_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_ADDR_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_FIR_STEPSIZE_GAIN_ADDR :: fir_stepsize_gain_address [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_ADDR_fir_stepsize_gain_address_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_ADDR_fir_stepsize_gain_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_FIR_STEPSIZE_GAIN_ADDR_fir_stepsize_gain_address_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB - EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB :: reserved0 [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB_reserved0_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB_reserved0_SHIFT 7

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB :: iir_stepsize_gain_msb [06:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB_iir_stepsize_gain_msb_MASK 0x7f
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB_iir_stepsize_gain_msb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_MSB_iir_stepsize_gain_msb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_LSB - EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_LSB :: iir_stepsize_gain_lsb [07:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_LSB_iir_stepsize_gain_lsb_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_LSB_iir_stepsize_gain_lsb_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_VALUE_LSB_iir_stepsize_gain_lsb_DEFAULT 0x00

/***************************************************************************
 *EQ_ALT_IIR_STEPSIZE_GAIN_ADDR - EQ_ALT_IIR_STEPSIZE_GAIN_ADDR
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_GAIN_ADDR :: iir_stepsize_gain_write [07:07] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_ADDR_iir_stepsize_gain_write_MASK 0x80
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_ADDR_iir_stepsize_gain_write_SHIFT 7
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_ADDR_iir_stepsize_gain_write_DEFAULT 0x00

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_GAIN_ADDR :: reserved0 [06:04] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_ADDR_reserved0_MASK 0x70
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_ADDR_reserved0_SHIFT 4

/* DFE_EQDEC :: EQ_ALT_IIR_STEPSIZE_GAIN_ADDR :: iir_stepsize_gain_address [03:00] */
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_ADDR_iir_stepsize_gain_address_MASK 0x0f
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_ADDR_iir_stepsize_gain_address_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_ALT_IIR_STEPSIZE_GAIN_ADDR_iir_stepsize_gain_address_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_CONTROL - EQ_REVERSE_DMA_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_CONTROL :: reserved0 [07:07] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_reserved0_MASK       0x80
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_reserved0_SHIFT      7

/* DFE_EQDEC :: EQ_REVERSE_DMA_CONTROL :: iir_rdma_done [06:06] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_iir_rdma_done_MASK   0x40
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_iir_rdma_done_SHIFT  6
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_iir_rdma_done_DEFAULT 0x01

/* DFE_EQDEC :: EQ_REVERSE_DMA_CONTROL :: iir_rdma_start [05:05] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_iir_rdma_start_MASK  0x20
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_iir_rdma_start_SHIFT 5
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_iir_rdma_start_DEFAULT 0x00

/* DFE_EQDEC :: EQ_REVERSE_DMA_CONTROL :: iir_rdma_enable [04:04] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_iir_rdma_enable_MASK 0x10
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_iir_rdma_enable_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_iir_rdma_enable_DEFAULT 0x00

/* DFE_EQDEC :: EQ_REVERSE_DMA_CONTROL :: reserved1 [03:03] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_reserved1_MASK       0x08
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_reserved1_SHIFT      3

/* DFE_EQDEC :: EQ_REVERSE_DMA_CONTROL :: fir_rdma_done [02:02] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_fir_rdma_done_MASK   0x04
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_fir_rdma_done_SHIFT  2
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_fir_rdma_done_DEFAULT 0x01

/* DFE_EQDEC :: EQ_REVERSE_DMA_CONTROL :: fir_rdma_start [01:01] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_fir_rdma_start_MASK  0x02
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_fir_rdma_start_SHIFT 1
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_fir_rdma_start_DEFAULT 0x00

/* DFE_EQDEC :: EQ_REVERSE_DMA_CONTROL :: fir_rdma_enable [00:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_fir_rdma_enable_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_fir_rdma_enable_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_CONTROL_fir_rdma_enable_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_FIR_THRESHOLD_MSB - EQ_REVERSE_DMA_FIR_THRESHOLD_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_FIR_THRESHOLD_MSB :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_MSB_reserved0_MASK 0xf8
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_MSB_reserved0_SHIFT 3

/* DFE_EQDEC :: EQ_REVERSE_DMA_FIR_THRESHOLD_MSB :: fir_rdma_threshold [02:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_MSB_fir_rdma_threshold_MASK 0x07
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_MSB_fir_rdma_threshold_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_MSB_fir_rdma_threshold_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_FIR_THRESHOLD_LSB - EQ_REVERSE_DMA_FIR_THRESHOLD_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_FIR_THRESHOLD_LSB :: fir_rdma_threshold [07:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_LSB_fir_rdma_threshold_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_LSB_fir_rdma_threshold_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_THRESHOLD_LSB_fir_rdma_threshold_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_FIR_OFFSET_MSB - EQ_REVERSE_DMA_FIR_OFFSET_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_FIR_OFFSET_MSB :: reserved0 [07:02] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_MSB_reserved0_MASK 0xfc
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_MSB_reserved0_SHIFT 2

/* DFE_EQDEC :: EQ_REVERSE_DMA_FIR_OFFSET_MSB :: fir_rdma_offset [01:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_MSB_fir_rdma_offset_MASK 0x03
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_MSB_fir_rdma_offset_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_MSB_fir_rdma_offset_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_FIR_OFFSET_LSB - EQ_REVERSE_DMA_FIR_OFFSET_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_FIR_OFFSET_LSB :: fir_rdma_offset [07:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_LSB_fir_rdma_offset_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_LSB_fir_rdma_offset_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_OFFSET_LSB_fir_rdma_offset_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_FIR_COUNT_MSB - EQ_REVERSE_DMA_FIR_COUNT_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_FIR_COUNT_MSB :: reserved0 [07:01] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_MSB_reserved0_MASK 0xfe
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_MSB_reserved0_SHIFT 1

/* DFE_EQDEC :: EQ_REVERSE_DMA_FIR_COUNT_MSB :: fir_rdma_count [00:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_MSB_fir_rdma_count_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_MSB_fir_rdma_count_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_MSB_fir_rdma_count_DEFAULT 0x01

/***************************************************************************
 *EQ_REVERSE_DMA_FIR_COUNT_LSB - EQ_REVERSE_DMA_FIR_COUNT_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_FIR_COUNT_LSB :: rdma_fir_count [07:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_LSB_rdma_fir_count_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_LSB_rdma_fir_count_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_FIR_COUNT_LSB_rdma_fir_count_DEFAULT 0x40

/***************************************************************************
 *EQ_REVERSE_DMA_IIR_THRESHOLD_MSB - EQ_REVERSE_DMA_IIR_THRESHOLD_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_IIR_THRESHOLD_MSB :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_MSB_reserved0_MASK 0xf8
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_MSB_reserved0_SHIFT 3

/* DFE_EQDEC :: EQ_REVERSE_DMA_IIR_THRESHOLD_MSB :: iir_rdma_threshold [02:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_MSB_iir_rdma_threshold_MASK 0x07
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_MSB_iir_rdma_threshold_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_MSB_iir_rdma_threshold_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_IIR_THRESHOLD_LSB - EQ_REVERSE_DMA_IIR_THRESHOLD_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_IIR_THRESHOLD_LSB :: iir_rdma_threshold [07:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_LSB_iir_rdma_threshold_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_LSB_iir_rdma_threshold_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_THRESHOLD_LSB_iir_rdma_threshold_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_IIR_OFFSET_MSB - EQ_REVERSE_DMA_IIR_OFFSET_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_IIR_OFFSET_MSB :: reserved0 [07:02] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_MSB_reserved0_MASK 0xfc
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_MSB_reserved0_SHIFT 2

/* DFE_EQDEC :: EQ_REVERSE_DMA_IIR_OFFSET_MSB :: iir_rdma_offset [01:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_MSB_iir_rdma_offset_MASK 0x03
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_MSB_iir_rdma_offset_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_MSB_iir_rdma_offset_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_IIR_OFFSET_LSB - EQ_REVERSE_DMA_IIR_OFFSET_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_IIR_OFFSET_LSB :: iir_rdma_offset [07:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_LSB_iir_rdma_offset_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_LSB_iir_rdma_offset_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_OFFSET_LSB_iir_rdma_offset_DEFAULT 0x00

/***************************************************************************
 *EQ_REVERSE_DMA_IIR_COUNT_MSB - EQ_REVERSE_DMA_IIR_COUNT_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_IIR_COUNT_MSB :: reserved0 [07:01] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_MSB_reserved0_MASK 0xfe
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_MSB_reserved0_SHIFT 1

/* DFE_EQDEC :: EQ_REVERSE_DMA_IIR_COUNT_MSB :: iir_rdma_count [00:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_MSB_iir_rdma_count_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_MSB_iir_rdma_count_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_MSB_iir_rdma_count_DEFAULT 0x01

/***************************************************************************
 *EQ_REVERSE_DMA_IIR_COUNT_LSB - EQ_REVERSE_DMA_IIR_COUNT_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_REVERSE_DMA_IIR_COUNT_LSB :: rdma_iir_count [07:00] */
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_LSB_rdma_iir_count_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_LSB_rdma_iir_count_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_REVERSE_DMA_IIR_COUNT_LSB_rdma_iir_count_DEFAULT 0x40

/***************************************************************************
 *EQ_ADAPT_DISABLE - EQ_ADAPT_DISABLE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_ADAPT_DISABLE :: reserved0 [07:02] */
#define BCHP_DFE_EQDEC_EQ_ADAPT_DISABLE_reserved0_MASK             0xfc
#define BCHP_DFE_EQDEC_EQ_ADAPT_DISABLE_reserved0_SHIFT            2

/* DFE_EQDEC :: EQ_ADAPT_DISABLE :: iir_adpt_disable [01:01] */
#define BCHP_DFE_EQDEC_EQ_ADAPT_DISABLE_iir_adpt_disable_MASK      0x02
#define BCHP_DFE_EQDEC_EQ_ADAPT_DISABLE_iir_adpt_disable_SHIFT     1
#define BCHP_DFE_EQDEC_EQ_ADAPT_DISABLE_iir_adpt_disable_DEFAULT   0x00

/* DFE_EQDEC :: EQ_ADAPT_DISABLE :: fir_adpt_disable [00:00] */
#define BCHP_DFE_EQDEC_EQ_ADAPT_DISABLE_fir_adpt_disable_MASK      0x01
#define BCHP_DFE_EQDEC_EQ_ADAPT_DISABLE_fir_adpt_disable_SHIFT     0
#define BCHP_DFE_EQDEC_EQ_ADAPT_DISABLE_fir_adpt_disable_DEFAULT   0x00

/***************************************************************************
 *EQ_MODULATION_STANDARD - EQ_MODULATION_STANDARD
 ***************************************************************************/
/* DFE_EQDEC :: EQ_MODULATION_STANDARD :: reserved0 [07:04] */
#define BCHP_DFE_EQDEC_EQ_MODULATION_STANDARD_reserved0_MASK       0xf0
#define BCHP_DFE_EQDEC_EQ_MODULATION_STANDARD_reserved0_SHIFT      4

/* DFE_EQDEC :: EQ_MODULATION_STANDARD :: mod_std [03:00] */
#define BCHP_DFE_EQDEC_EQ_MODULATION_STANDARD_mod_std_MASK         0x0f
#define BCHP_DFE_EQDEC_EQ_MODULATION_STANDARD_mod_std_SHIFT        0
#define BCHP_DFE_EQDEC_EQ_MODULATION_STANDARD_mod_std_DEFAULT      0x00

/***************************************************************************
 *EQ_QAM_MODE - EQ_QAM_MODE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_QAM_MODE :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_QAM_MODE_reserved0_MASK                  0xf8
#define BCHP_DFE_EQDEC_EQ_QAM_MODE_reserved0_SHIFT                 3

/* DFE_EQDEC :: EQ_QAM_MODE :: qam_mode [02:00] */
#define BCHP_DFE_EQDEC_EQ_QAM_MODE_qam_mode_MASK                   0x07
#define BCHP_DFE_EQDEC_EQ_QAM_MODE_qam_mode_SHIFT                  0
#define BCHP_DFE_EQDEC_EQ_QAM_MODE_qam_mode_DEFAULT                0x00

/***************************************************************************
 *EQ_QAM_CMA_RHO_2 - EQ_QAM_CMA_RHO_2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_QAM_CMA_RHO_2 :: reserved0 [07:02] */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_2_reserved0_MASK             0xfc
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_2_reserved0_SHIFT            2

/* DFE_EQDEC :: EQ_QAM_CMA_RHO_2 :: qam_cma_rho [01:00] */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_2_qam_cma_rho_MASK           0x03
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_2_qam_cma_rho_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_2_qam_cma_rho_DEFAULT        0x00

/***************************************************************************
 *EQ_QAM_CMA_RHO_1 - EQ_QAM_CMA_RHO_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_QAM_CMA_RHO_1 :: qam_cma_rho [07:00] */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_1_qam_cma_rho_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_1_qam_cma_rho_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_1_qam_cma_rho_DEFAULT        0x00

/***************************************************************************
 *EQ_QAM_CMA_RHO_0 - EQ_QAM_CMA_RHO_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_QAM_CMA_RHO_0 :: qam_cma_rho [07:00] */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_0_qam_cma_rho_MASK           0xff
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_0_qam_cma_rho_SHIFT          0
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_RHO_0_qam_cma_rho_DEFAULT        0x00

/***************************************************************************
 *EQ_QAM_CMA_SCALE - EQ_QAM_CMA_SCALE
 ***************************************************************************/
/* DFE_EQDEC :: EQ_QAM_CMA_SCALE :: reserved0 [07:03] */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_SCALE_reserved0_MASK             0xf8
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_SCALE_reserved0_SHIFT            3

/* DFE_EQDEC :: EQ_QAM_CMA_SCALE :: qam_cma_scale [02:00] */
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_SCALE_qam_cma_scale_MASK         0x07
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_SCALE_qam_cma_scale_SHIFT        0
#define BCHP_DFE_EQDEC_EQ_QAM_CMA_SCALE_qam_cma_scale_DEFAULT      0x00

/***************************************************************************
 *EQ_SOURCE_POWER - EQ_SOURCE_POWER
 ***************************************************************************/
/* DFE_EQDEC :: EQ_SOURCE_POWER :: eq_source_power [07:00] */
#define BCHP_DFE_EQDEC_EQ_SOURCE_POWER_eq_source_power_MASK        0xff
#define BCHP_DFE_EQDEC_EQ_SOURCE_POWER_eq_source_power_SHIFT       0
#define BCHP_DFE_EQDEC_EQ_SOURCE_POWER_eq_source_power_DEFAULT     0x00

/***************************************************************************
 *EQ_CV_NORM_MSB - EQ_CV_NORM_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CV_NORM_MSB :: reserved0 [07:06] */
#define BCHP_DFE_EQDEC_EQ_CV_NORM_MSB_reserved0_MASK               0xc0
#define BCHP_DFE_EQDEC_EQ_CV_NORM_MSB_reserved0_SHIFT              6

/* DFE_EQDEC :: EQ_CV_NORM_MSB :: eq_cv_norm [05:00] */
#define BCHP_DFE_EQDEC_EQ_CV_NORM_MSB_eq_cv_norm_MASK              0x3f
#define BCHP_DFE_EQDEC_EQ_CV_NORM_MSB_eq_cv_norm_SHIFT             0
#define BCHP_DFE_EQDEC_EQ_CV_NORM_MSB_eq_cv_norm_DEFAULT           0x00

/***************************************************************************
 *EQ_CV_NORM_LSB - EQ_CV_NORM_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CV_NORM_LSB :: eq_cv_norm [07:00] */
#define BCHP_DFE_EQDEC_EQ_CV_NORM_LSB_eq_cv_norm_MASK              0xff
#define BCHP_DFE_EQDEC_EQ_CV_NORM_LSB_eq_cv_norm_SHIFT             0
#define BCHP_DFE_EQDEC_EQ_CV_NORM_LSB_eq_cv_norm_DEFAULT           0x00

/***************************************************************************
 *EQ_MF_BYPASS - EQ_MF_BYPASS
 ***************************************************************************/
/* DFE_EQDEC :: EQ_MF_BYPASS :: bypass_enable [07:07] */
#define BCHP_DFE_EQDEC_EQ_MF_BYPASS_bypass_enable_MASK             0x80
#define BCHP_DFE_EQDEC_EQ_MF_BYPASS_bypass_enable_SHIFT            7
#define BCHP_DFE_EQDEC_EQ_MF_BYPASS_bypass_enable_DEFAULT          0x00

/* DFE_EQDEC :: EQ_MF_BYPASS :: reserved0 [06:02] */
#define BCHP_DFE_EQDEC_EQ_MF_BYPASS_reserved0_MASK                 0x7c
#define BCHP_DFE_EQDEC_EQ_MF_BYPASS_reserved0_SHIFT                2

/* DFE_EQDEC :: EQ_MF_BYPASS :: bypass_scale [01:00] */
#define BCHP_DFE_EQDEC_EQ_MF_BYPASS_bypass_scale_MASK              0x03
#define BCHP_DFE_EQDEC_EQ_MF_BYPASS_bypass_scale_SHIFT             0
#define BCHP_DFE_EQDEC_EQ_MF_BYPASS_bypass_scale_DEFAULT           0x00

/***************************************************************************
 *EQ_INP_SHIFT_SEL - EQ_INP_SHIFT_SEL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_INP_SHIFT_SEL :: reserved0 [07:01] */
#define BCHP_DFE_EQDEC_EQ_INP_SHIFT_SEL_reserved0_MASK             0xfe
#define BCHP_DFE_EQDEC_EQ_INP_SHIFT_SEL_reserved0_SHIFT            1

/* DFE_EQDEC :: EQ_INP_SHIFT_SEL :: eq_inp_shift [00:00] */
#define BCHP_DFE_EQDEC_EQ_INP_SHIFT_SEL_eq_inp_shift_MASK          0x01
#define BCHP_DFE_EQDEC_EQ_INP_SHIFT_SEL_eq_inp_shift_SHIFT         0
#define BCHP_DFE_EQDEC_EQ_INP_SHIFT_SEL_eq_inp_shift_DEFAULT       0x00

/***************************************************************************
 *EQ_TRUNCATE_SEL - EQ_TRUNCATE_SEL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_TRUNCATE_SEL :: reserved0 [07:06] */
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_reserved0_MASK              0xc0
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_reserved0_SHIFT             6

/* DFE_EQDEC :: EQ_TRUNCATE_SEL :: lrf_qam_mfout_trunc_flag [05:05] */
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_qam_mfout_trunc_flag_MASK 0x20
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_qam_mfout_trunc_flag_SHIFT 5
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_qam_mfout_trunc_flag_DEFAULT 0x00

/* DFE_EQDEC :: EQ_TRUNCATE_SEL :: lrf_slicerEqOutUnbiased_trunc_flag [04:04] */
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_slicerEqOutUnbiased_trunc_flag_MASK 0x10
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_slicerEqOutUnbiased_trunc_flag_SHIFT 4
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_slicerEqOutUnbiased_trunc_flag_DEFAULT 0x00

/* DFE_EQDEC :: EQ_TRUNCATE_SEL :: lrf_slicerUnbiasGain_trunc_flag [03:03] */
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_slicerUnbiasGain_trunc_flag_MASK 0x08
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_slicerUnbiasGain_trunc_flag_SHIFT 3
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_slicerUnbiasGain_trunc_flag_DEFAULT 0x00

/* DFE_EQDEC :: EQ_TRUNCATE_SEL :: lrf_slicerEqOut_trunc_flag [02:02] */
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_slicerEqOut_trunc_flag_MASK 0x04
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_slicerEqOut_trunc_flag_SHIFT 2
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_slicerEqOut_trunc_flag_DEFAULT 0x00

/* DFE_EQDEC :: EQ_TRUNCATE_SEL :: lrf_notchOut_trunc_flag [01:01] */
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_notchOut_trunc_flag_MASK 0x02
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_notchOut_trunc_flag_SHIFT 1
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_notchOut_trunc_flag_DEFAULT 0x00

/* DFE_EQDEC :: EQ_TRUNCATE_SEL :: lrf_received_trunc_flag [00:00] */
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_received_trunc_flag_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_received_trunc_flag_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_TRUNCATE_SEL_lrf_received_trunc_flag_DEFAULT 0x00

/***************************************************************************
 *EQ_CONSTELLATION_OUTPUT_3 - EQ_CONSTELLATION_OUTPUT_3
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONSTELLATION_OUTPUT_3 :: eq_constellation_output_3 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_3_eq_constellation_output_3_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_3_eq_constellation_output_3_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_3_eq_constellation_output_3_DEFAULT 0x00

/***************************************************************************
 *EQ_CONSTELLATION_OUTPUT_2 - EQ_CONSTELLATION_OUTPUT_2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONSTELLATION_OUTPUT_2 :: eq_constellation_output_2 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_2_eq_constellation_output_2_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_2_eq_constellation_output_2_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_2_eq_constellation_output_2_DEFAULT 0x00

/***************************************************************************
 *EQ_CONSTELLATION_OUTPUT_1 - EQ_CONSTELLATION_OUTPUT_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONSTELLATION_OUTPUT_1 :: eq_constellation_output_1 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_1_eq_constellation_output_1_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_1_eq_constellation_output_1_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_1_eq_constellation_output_1_DEFAULT 0x00

/***************************************************************************
 *EQ_CONSTELLATION_OUTPUT_0 - EQ_CONSTELLATION_OUTPUT_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CONSTELLATION_OUTPUT_0 :: eq_constellation_output_0 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_0_eq_constellation_output_0_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_0_eq_constellation_output_0_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CONSTELLATION_OUTPUT_0_eq_constellation_output_0_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_PHASE_ERROR_2 - EQ_CL_PHASE_ERROR_2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_PHASE_ERROR_2 :: eq_cl_phase_error_2 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_2_eq_cl_phase_error_2_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_2_eq_cl_phase_error_2_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_2_eq_cl_phase_error_2_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_PHASE_ERROR_1 - EQ_CL_PHASE_ERROR_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_PHASE_ERROR_1 :: eq_cl_phase_error_1 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_1_eq_cl_phase_error_1_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_1_eq_cl_phase_error_1_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_1_eq_cl_phase_error_1_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_PHASE_ERROR_0 - EQ_CL_PHASE_ERROR_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_PHASE_ERROR_0 :: eq_cl_phase_error_0 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_0_eq_cl_phase_error_0_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_0_eq_cl_phase_error_0_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_ERROR_0_eq_cl_phase_error_0_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_PHASE_OFFSET_4 - EQ_CL_PHASE_OFFSET_4
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_PHASE_OFFSET_4 :: eq_cl_phase_offset_4 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_4_eq_cl_phase_offset_4_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_4_eq_cl_phase_offset_4_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_4_eq_cl_phase_offset_4_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_PHASE_OFFSET_3 - EQ_CL_PHASE_OFFSET_3
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_PHASE_OFFSET_3 :: eq_cl_phase_offset_3 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_3_eq_cl_phase_offset_3_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_3_eq_cl_phase_offset_3_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_3_eq_cl_phase_offset_3_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_PHASE_OFFSET_2 - EQ_CL_PHASE_OFFSET_2
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_PHASE_OFFSET_2 :: eq_cl_phase_offset_2 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_2_eq_cl_phase_offset_2_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_2_eq_cl_phase_offset_2_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_2_eq_cl_phase_offset_2_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_PHASE_OFFSET_1 - EQ_CL_PHASE_OFFSET_1
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_PHASE_OFFSET_1 :: eq_cl_phase_offset_1 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_1_eq_cl_phase_offset_1_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_1_eq_cl_phase_offset_1_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_1_eq_cl_phase_offset_1_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_PHASE_OFFSET_0 - EQ_CL_PHASE_OFFSET_0
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_PHASE_OFFSET_0 :: eq_cl_phase_offset_0 [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_0_eq_cl_phase_offset_0_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_0_eq_cl_phase_offset_0_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_PHASE_OFFSET_0_eq_cl_phase_offset_0_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_EXT_CONTROL - EQ_CL_EXT_CONTROL
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_EXT_CONTROL :: reserved0 [07:01] */
#define BCHP_DFE_EQDEC_EQ_CL_EXT_CONTROL_reserved0_MASK            0xfe
#define BCHP_DFE_EQDEC_EQ_CL_EXT_CONTROL_reserved0_SHIFT           1

/* DFE_EQDEC :: EQ_CL_EXT_CONTROL :: eq_cl_phase_offset_rst [00:00] */
#define BCHP_DFE_EQDEC_EQ_CL_EXT_CONTROL_eq_cl_phase_offset_rst_MASK 0x01
#define BCHP_DFE_EQDEC_EQ_CL_EXT_CONTROL_eq_cl_phase_offset_rst_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_EXT_CONTROL_eq_cl_phase_offset_rst_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_ERRNORM_OVERRIDE_MSB - EQ_CL_ERRNORM_OVERRIDE_MSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_ERRNORM_OVERRIDE_MSB :: eq_cl_errnorm_imag_override [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_ERRNORM_OVERRIDE_MSB_eq_cl_errnorm_imag_override_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_ERRNORM_OVERRIDE_MSB_eq_cl_errnorm_imag_override_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_ERRNORM_OVERRIDE_MSB_eq_cl_errnorm_imag_override_DEFAULT 0x00

/***************************************************************************
 *EQ_CL_ERRNORM_OVERRIDE_LSB - EQ_CL_ERRNORM_OVERRIDE_LSB
 ***************************************************************************/
/* DFE_EQDEC :: EQ_CL_ERRNORM_OVERRIDE_LSB :: eq_cl_errnorm_imag_override [07:00] */
#define BCHP_DFE_EQDEC_EQ_CL_ERRNORM_OVERRIDE_LSB_eq_cl_errnorm_imag_override_MASK 0xff
#define BCHP_DFE_EQDEC_EQ_CL_ERRNORM_OVERRIDE_LSB_eq_cl_errnorm_imag_override_SHIFT 0
#define BCHP_DFE_EQDEC_EQ_CL_ERRNORM_OVERRIDE_LSB_eq_cl_errnorm_imag_override_DEFAULT 0x00

#endif /* #ifndef BCHP_DFE_EQDEC_H__ */

/* End of File */
