

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Wed Nov 18 12:04:13 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.121|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  789|  789|  789|  789|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   72|   72|         9|          -|          -|     8|    no    |
        |- Loop 2     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 2.1  |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 3     |  116|  116|        29|          -|          -|     4|    no    |
        | + Loop 3.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 3.2  |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 4     |  140|  140|        35|          -|          -|     4|    no    |
        | + Loop 4.1  |   16|   16|         4|          -|          -|     4|    no    |
        | + Loop 4.2  |   16|   16|         4|          -|          -|     4|    no    |
        |- Loop 5     |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 6     |  140|  140|        35|          -|          -|     4|    no    |
        | + Loop 6.1  |   16|   16|         4|          -|          -|     4|    no    |
        | + Loop 6.2  |   16|   16|         4|          -|          -|     4|    no    |
        |- Loop 7     |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 8     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 8.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     60|       0|   1922|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |       20|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1188|    -|
|Register         |        -|      -|     962|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       20|     60|     998|   3150|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|     16|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |A_0_0_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_0_1_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_0_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_1_V_U  |kernel_A_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |u1_0_V_U   |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |u1_1_V_U   |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |v1_0_V_U   |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |v1_1_V_U   |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |u2_0_V_U   |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |u2_1_V_U   |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |v2_0_V_U   |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |v2_1_V_U   |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |w_0_V_U    |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |w_1_V_U    |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |x_0_V_U    |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |x_1_V_U    |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |y_0_V_U    |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |y_1_V_U    |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |z_0_V_U    |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    |z_1_V_U    |kernel_u1_0_V   |        1|  0|   0|    0|     4|   32|     1|          128|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                |       20|  0|   0|    0|   128|  640|    20|         4096|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_10_fu_1766_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_11_fu_1772_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_12_fu_1913_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_13_fu_1919_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_14_fu_1989_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_15_fu_1995_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_1_fu_1472_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_1489_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_1494_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_4_fu_1682_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_5_fu_1688_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_6_fu_1562_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_7_fu_1567_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_8_fu_1584_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_9_fu_1589_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_1467_p2       |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_1_fu_1782_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_2_fu_1929_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_3_fu_2005_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_fu_1698_p2       |     *    |      3|  0|  20|          32|          32|
    |add_ln103_fu_1983_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln106_1_fu_1977_p2     |     +    |      0|  0|  12|           4|           2|
    |add_ln106_fu_1907_p2       |     +    |      0|  0|  12|           4|           2|
    |add_ln209_1_fu_1830_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln209_2_fu_1477_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_3_fu_1483_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_4_fu_1499_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_5_fu_1505_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_6_fu_1572_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_7_fu_1578_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_8_fu_1594_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_9_fu_1600_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln209_fu_1823_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln215_1_fu_1743_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_2_fu_1896_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_3_fu_1966_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_fu_1665_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln321_1_fu_1377_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln321_2_fu_2218_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln321_3_fu_2241_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln321_fu_1349_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln69_fu_1556_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln700_1_fu_1703_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_2_fu_1778_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_3_fu_1934_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_4_fu_1787_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_5_fu_1925_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_6_fu_2001_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_7_fu_2010_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_1694_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln72_1_fu_1550_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln72_fu_1461_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln76_1_fu_1539_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln76_fu_1450_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln82_fu_1760_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln85_1_fu_1754_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln85_fu_1676_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln94_fu_1817_p2        |     +    |      0|  0|  12|           4|           2|
    |i_1_fu_2022_p2             |     +    |      0|  0|  12|           4|           1|
    |i_2_fu_2152_p2             |     +    |      0|  0|  12|           4|           1|
    |i_3_fu_1252_p2             |     +    |      0|  0|  12|           4|           1|
    |i_fu_1289_p2               |     +    |      0|  0|  12|           4|           1|
    |j_1_fu_2208_p2             |     +    |      0|  0|  12|           4|           1|
    |j_fu_1339_p2               |     +    |      0|  0|  12|           4|           1|
    |and_ln321_1_fu_2262_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln321_fu_2258_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln103_fu_1837_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln106_1_fu_1940_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln106_fu_1870_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln115_fu_2016_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln127_fu_2146_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln130_fu_2202_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln47_fu_1246_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln59_fu_1283_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln62_fu_1333_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln69_fu_1389_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln72_1_fu_1511_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln72_fu_1422_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln82_fu_1606_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln85_1_fu_1709_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln85_fu_1631_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln94_fu_1793_p2       |   icmp   |      0|  0|  11|           4|           5|
    |A_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |select_ln321_8_fu_2266_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_9_fu_2274_p3  |  select  |      0|  0|  32|           1|          32|
    |u1_int_V_d0                |  select  |      0|  0|  32|           1|          32|
    |u2_int_V_d0                |  select  |      0|  0|  32|           1|          32|
    |v1_int_V_d0                |  select  |      0|  0|  32|           1|          32|
    |v2_int_V_d0                |  select  |      0|  0|  32|           1|          32|
    |w_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |x_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |y_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |z_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |xor_ln321_fu_2196_p2       |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     60|  0|1922|        1422|        1742|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |A_0_0_V_address0    |   38|          7|    4|         28|
    |A_0_0_V_d0          |   15|          3|   32|         96|
    |A_0_1_V_address0    |   38|          7|    4|         28|
    |A_0_1_V_d0          |   15|          3|   32|         96|
    |A_1_0_V_address0    |   38|          7|    4|         28|
    |A_1_0_V_d0          |   15|          3|   32|         96|
    |A_1_1_V_address0    |   38|          7|    4|         28|
    |A_1_1_V_d0          |   15|          3|   32|         96|
    |A_int_V_address0    |   15|          3|    6|         18|
    |ap_NS_fsm           |  213|         49|    1|         49|
    |i12_0_reg_1077      |    9|          2|    4|          8|
    |i13_0_0_reg_1099    |    9|          2|    4|          8|
    |i15_0_0_reg_1133    |    9|          2|    4|          8|
    |i17_0_0_reg_1167    |    9|          2|    4|          8|
    |i19_0_0_reg_1178    |    9|          2|    4|          8|
    |i21_0_reg_1212      |    9|          2|    4|          8|
    |i22_0_reg_1224      |    9|          2|    4|          8|
    |i_0_reg_1065        |    9|          2|    4|          8|
    |j14_0_0_0_reg_1111  |    9|          2|    4|          8|
    |j14_0_1_0_reg_1122  |    9|          2|    4|          8|
    |j16_0_0_0_reg_1145  |    9|          2|    4|          8|
    |j16_0_1_0_reg_1156  |    9|          2|    4|          8|
    |j20_0_0_0_reg_1190  |    9|          2|    4|          8|
    |j20_0_1_0_reg_1201  |    9|          2|    4|          8|
    |j23_0_reg_1235      |    9|          2|    4|          8|
    |j_0_reg_1088        |    9|          2|    4|          8|
    |u1_0_V_address0     |   21|          4|    2|          8|
    |u1_1_V_address0     |   21|          4|    2|          8|
    |u1_int_V_address0   |   15|          3|    3|          9|
    |u2_0_V_address0     |   21|          4|    2|          8|
    |u2_1_V_address0     |   21|          4|    2|          8|
    |u2_int_V_address0   |   15|          3|    3|          9|
    |v1_0_V_address0     |   27|          5|    2|         10|
    |v1_1_V_address0     |   27|          5|    2|         10|
    |v1_int_V_address0   |   15|          3|    3|          9|
    |v2_0_V_address0     |   27|          5|    2|         10|
    |v2_1_V_address0     |   27|          5|    2|         10|
    |v2_int_V_address0   |   15|          3|    3|          9|
    |w_0_V_address0      |   21|          4|    2|          8|
    |w_0_V_d0            |   15|          3|   32|         96|
    |w_1_V_address0      |   21|          4|    2|          8|
    |w_1_V_d0            |   15|          3|   32|         96|
    |w_int_V_address0    |   15|          3|    3|          9|
    |x_0_V_address0      |   41|          8|    2|         16|
    |x_0_V_d0            |   21|          4|   32|        128|
    |x_1_V_address0      |   41|          8|    2|         16|
    |x_1_V_d0            |   21|          4|   32|        128|
    |x_int_V_address0    |   15|          3|    3|          9|
    |y_0_V_address0      |   27|          5|    2|         10|
    |y_1_V_address0      |   27|          5|    2|         10|
    |y_int_V_address0    |   15|          3|    3|          9|
    |z_0_V_address0      |   21|          4|    2|          8|
    |z_1_V_address0      |   21|          4|    2|          8|
    |z_int_V_address0    |   15|          3|    3|          9|
    +--------------------+-----+-----------+-----+-----------+
    |Total               | 1188|        240|  399|       1367|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_0_0_V_addr_1_reg_2492  |   4|   0|    4|          0|
    |A_0_1_V_addr_1_reg_2497  |   4|   0|    4|          0|
    |A_1_0_V_addr_2_reg_2562  |   4|   0|    4|          0|
    |A_1_1_V_addr_1_reg_2567  |   4|   0|    4|          0|
    |add_ln106_1_reg_2845     |   4|   0|    4|          0|
    |add_ln106_reg_2797       |   4|   0|    4|          0|
    |add_ln209_3_reg_2537     |  32|   0|   32|          0|
    |add_ln209_5_reg_2542     |  32|   0|   32|          0|
    |add_ln209_7_reg_2602     |  32|   0|   32|          0|
    |add_ln209_9_reg_2607     |  32|   0|   32|          0|
    |add_ln321_1_reg_2442     |   6|   0|    6|          0|
    |add_ln321_2_reg_2995     |   8|   0|    8|          0|
    |add_ln72_1_reg_2592      |   4|   0|    4|          0|
    |add_ln72_reg_2522        |   4|   0|    4|          0|
    |add_ln85_1_reg_2702      |   4|   0|    4|          0|
    |add_ln85_reg_2654        |   4|   0|    4|          0|
    |add_ln94_reg_2750        |   4|   0|    4|          0|
    |alpha_V_reg_2300         |  32|   0|   32|          0|
    |ap_CS_fsm                |  48|   0|   48|          0|
    |beta_V_reg_2306          |  32|   0|   32|          0|
    |i12_0_reg_1077           |   4|   0|    4|          0|
    |i13_0_0_reg_1099         |   4|   0|    4|          0|
    |i15_0_0_reg_1133         |   4|   0|    4|          0|
    |i17_0_0_reg_1167         |   4|   0|    4|          0|
    |i19_0_0_reg_1178         |   4|   0|    4|          0|
    |i21_0_reg_1212           |   4|   0|    4|          0|
    |i22_0_reg_1224           |   4|   0|    4|          0|
    |i_0_reg_1065             |   4|   0|    4|          0|
    |i_1_reg_2873             |   4|   0|    4|          0|
    |i_2_reg_2961             |   4|   0|    4|          0|
    |i_3_reg_2315             |   4|   0|    4|          0|
    |i_reg_2406               |   4|   0|    4|          0|
    |j14_0_0_0_reg_1111       |   4|   0|    4|          0|
    |j14_0_1_0_reg_1122       |   4|   0|    4|          0|
    |j16_0_0_0_reg_1145       |   4|   0|    4|          0|
    |j16_0_1_0_reg_1156       |   4|   0|    4|          0|
    |j20_0_0_0_reg_1190       |   4|   0|    4|          0|
    |j20_0_1_0_reg_1201       |   4|   0|    4|          0|
    |j23_0_reg_1235           |   4|   0|    4|          0|
    |j_0_reg_1088             |   4|   0|    4|          0|
    |j_1_reg_2990             |   4|   0|    4|          0|
    |j_reg_2428               |   4|   0|    4|          0|
    |lshr_ln1_reg_2450        |   3|   0|    3|          0|
    |mul_ln209_10_reg_2712    |  32|   0|   32|          0|
    |mul_ln209_11_reg_2717    |  32|   0|   32|          0|
    |mul_ln209_12_reg_2807    |  32|   0|   32|          0|
    |mul_ln209_13_reg_2812    |  32|   0|   32|          0|
    |mul_ln209_14_reg_2855    |  32|   0|   32|          0|
    |mul_ln209_15_reg_2860    |  32|   0|   32|          0|
    |mul_ln209_4_reg_2664     |  32|   0|   32|          0|
    |mul_ln209_5_reg_2669     |  32|   0|   32|          0|
    |mul_ln700_1_reg_2722     |  32|   0|   32|          0|
    |mul_ln700_2_reg_2817     |  32|   0|   32|          0|
    |mul_ln700_3_reg_2865     |  32|   0|   32|          0|
    |mul_ln700_reg_2674       |  32|   0|   32|          0|
    |trunc_ln321_1_reg_2416   |   1|   0|    1|          0|
    |trunc_ln321_2_reg_2438   |   1|   0|    1|          0|
    |trunc_ln321_4_reg_2971   |   1|   0|    1|          0|
    |trunc_ln321_5_reg_3000   |   1|   0|    1|          0|
    |trunc_ln321_reg_2336     |   1|   0|    1|          0|
    |u1_0_V_load_reg_2477     |  32|   0|   32|          0|
    |u1_1_V_load_reg_2547     |  32|   0|   32|          0|
    |u2_0_V_load_reg_2483     |  32|   0|   32|          0|
    |u2_1_V_load_reg_2553     |  32|   0|   32|          0|
    |w_0_V_addr_reg_2769      |   2|   0|    2|          0|
    |w_1_V_addr_reg_2802      |   2|   0|    2|          0|
    |x_0_V_addr_1_reg_2735    |   2|   0|    2|          0|
    |x_0_V_addr_reg_2626      |   2|   0|    2|          0|
    |x_1_V_addr_1_reg_2659    |   2|   0|    2|          0|
    |x_1_V_addr_reg_2745      |   2|   0|    2|          0|
    |xor_ln321_reg_2982       |   1|   0|    1|          0|
    |z_0_V_addr_1_reg_2393    |   2|   0|    2|          0|
    |z_1_V_addr_1_reg_2398    |   2|   0|    2|          0|
    |zext_ln215_7_reg_2471    |   3|   0|    6|          3|
    |zext_ln215_reg_2455      |   3|   0|   64|         61|
    |zext_ln321_1_reg_2411    |   4|   0|    8|          4|
    |zext_ln321_7_reg_2966    |   4|   0|    8|          4|
    |zext_ln321_8_reg_2977    |   3|   0|    6|          3|
    |zext_ln321_reg_2340      |   3|   0|   64|         61|
    |zext_ln50_reg_2320       |   4|   0|   64|         60|
    |zext_ln62_reg_2420       |   3|   0|    6|          3|
    |zext_ln700_1_reg_2758    |   3|   0|   64|         61|
    |zext_ln700_2_reg_2620    |   3|   0|    6|          3|
    |zext_ln700_3_reg_2763    |   3|   0|    6|          3|
    |zext_ln700_reg_2615      |   3|   0|   64|         61|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 962|   0| 1289|        327|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|u1_int_V_address0      | out |    3|  ap_memory |   u1_int_V   |     array    |
|u1_int_V_ce0           | out |    1|  ap_memory |   u1_int_V   |     array    |
|u1_int_V_we0           | out |    1|  ap_memory |   u1_int_V   |     array    |
|u1_int_V_d0            | out |   32|  ap_memory |   u1_int_V   |     array    |
|u1_int_V_q0            |  in |   32|  ap_memory |   u1_int_V   |     array    |
|v1_int_V_address0      | out |    3|  ap_memory |   v1_int_V   |     array    |
|v1_int_V_ce0           | out |    1|  ap_memory |   v1_int_V   |     array    |
|v1_int_V_we0           | out |    1|  ap_memory |   v1_int_V   |     array    |
|v1_int_V_d0            | out |   32|  ap_memory |   v1_int_V   |     array    |
|v1_int_V_q0            |  in |   32|  ap_memory |   v1_int_V   |     array    |
|u2_int_V_address0      | out |    3|  ap_memory |   u2_int_V   |     array    |
|u2_int_V_ce0           | out |    1|  ap_memory |   u2_int_V   |     array    |
|u2_int_V_we0           | out |    1|  ap_memory |   u2_int_V   |     array    |
|u2_int_V_d0            | out |   32|  ap_memory |   u2_int_V   |     array    |
|u2_int_V_q0            |  in |   32|  ap_memory |   u2_int_V   |     array    |
|v2_int_V_address0      | out |    3|  ap_memory |   v2_int_V   |     array    |
|v2_int_V_ce0           | out |    1|  ap_memory |   v2_int_V   |     array    |
|v2_int_V_we0           | out |    1|  ap_memory |   v2_int_V   |     array    |
|v2_int_V_d0            | out |   32|  ap_memory |   v2_int_V   |     array    |
|v2_int_V_q0            |  in |   32|  ap_memory |   v2_int_V   |     array    |
|w_int_V_address0       | out |    3|  ap_memory |    w_int_V   |     array    |
|w_int_V_ce0            | out |    1|  ap_memory |    w_int_V   |     array    |
|w_int_V_we0            | out |    1|  ap_memory |    w_int_V   |     array    |
|w_int_V_d0             | out |   32|  ap_memory |    w_int_V   |     array    |
|w_int_V_q0             |  in |   32|  ap_memory |    w_int_V   |     array    |
|x_int_V_address0       | out |    3|  ap_memory |    x_int_V   |     array    |
|x_int_V_ce0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_we0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_d0             | out |   32|  ap_memory |    x_int_V   |     array    |
|x_int_V_q0             |  in |   32|  ap_memory |    x_int_V   |     array    |
|y_int_V_address0       | out |    3|  ap_memory |    y_int_V   |     array    |
|y_int_V_ce0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_we0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_d0             | out |   32|  ap_memory |    y_int_V   |     array    |
|y_int_V_q0             |  in |   32|  ap_memory |    y_int_V   |     array    |
|z_int_V_address0       | out |    3|  ap_memory |    z_int_V   |     array    |
|z_int_V_ce0            | out |    1|  ap_memory |    z_int_V   |     array    |
|z_int_V_we0            | out |    1|  ap_memory |    z_int_V   |     array    |
|z_int_V_d0             | out |   32|  ap_memory |    z_int_V   |     array    |
|z_int_V_q0             |  in |   32|  ap_memory |    z_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

