## Hi there ğŸ‘‹

Final-year B.Tech (ECE) @ Amrita Vishwa Vidyapeetham (Class of â€™26)

---

## ğŸ¯ About Me
Passionate VLSI enthusiast specializing in accelerator design and semiconductor architectures. Currently exploring high-throughput systolic-array accelerators for edge image-processing on CGRA frameworks.

---

## ğŸ“ Education
- **B.Tech, Electronics & Communication Engineering** (GPA: 7.82)  
  Amrita Vishwa Vidyapeetham, Coimbatore | Nov 2022 â€“ Jun 2026
- **Intermediate (Board of Intermediate Education)** (93.1%)  
  Narayana Junior College, Nellore | Jun 2020 â€“ Mar 2022
- **Secondary (Board of Secondary Education)** (96.9%)  
  Ratnam High School, Nellore | Apr 2020

---

## ğŸ› ï¸ Skills
- **Languages:** Verilog, SystemVerilog, VHDL, Python, C
- **Hardware:** Basys3, PYNQ, VSD Squadron Mini (CH32V RISCâ€‘V), Arduino, ESP32/ESP8266
- **EDA & Tools:** Vivado, ModelSim, Vitis, Yosys, OpenLane, KiCad, LTspice, Ansys HFSS
- **Platforms:** Linux, Windows, Arduino IDE, EDA Playground
- **Soft Skills:** Leadership, Time Management, Technical Writing

---

## ğŸš€ Projects

### Comparative Synthesis Analysis of Systolic Array Architectures (CGRAâ€‘ME)  
*Mar 2025 â€“ Present* (Ongoing)  
Designing and synthesizing matrixâ€‘multiplication accelerators (SAOâ€‘Separate & SAOâ€‘Slim) with custom fast adders (CLA) and multipliers (Wallace Tree). Performing area, power & latency analysis in Vivado to optimize edgeâ€‘image processing pipelines.

### 3Ã—3 Systolic Array Matrix Multiplier (Verilog & FPGA)  
*Jan 2025 â€“ Feb 2025*  
Implemented a scalable 3Ã—3 matrixâ€‘multiplication systolic array in Verilog. Verified with Vivado simulations, conducted timing analysis, and demonstrated parallel throughput improvements.

### Square Wave Generator Metronome (Basys3 FPGA)  
*Feb 2025 â€“ Mar 2025*  
Developed a 4â€‘bit frequencyâ€‘controlled square wave generator with VGA display and passive buzzer interface for metronome applications. Verified timing and waveform visualization on hardware.

### 2â€‘bit Upâ€‘Down Counter (Verilog & FPGA)  
*Jun 2024 â€“ Nov 2024*  
Built and verified a 2â€‘bit up/down counter on Basys3. Automated testbench generation in Python, compared outputs against golden files for functional accuracy.

### Custom Shield for VSD Squadron Mini (PCB, KiCad)  
*Nov 2024 â€“ Dec 2024*  
Designed a PCB shield integrating MAX30102 pulse-oximetry sensor and LCD display. Developed Gerbers & BOM, ensuring signal integrity and power integrity for health-monitoring applications.

### Heart Rate & SpOâ‚‚ Monitoring System (Arduino & VSD Board)  
*Dec 2024*  
Implemented a lowâ€‘cost IoT health monitor: Arduino-based pulse oximeter transmitter, Bluetooth link, and VSD Squadron board receiver displaying real-time data on I2C LCD.

---

## ğŸ’¼ Internship
- **Hardware Intern, VLSI SystemDesign**  
  *Nov 2024 â€“ Dec 2024*  
  Assisted in RTL verification and synthesis flow for ASIC prototyping in industry-standard toolchains.

- **Engineering Intern, Satcard @ IIT Palakkad**  
  *Apr 2025 â€“ Jun 2025*  
  Implemented OTA firmware enablement for ESP32 modules using the A7672S cellular module, designing remote update mechanisms and validation workflows for reliable field deployment.

  
---

## ğŸ“œ Certifications
- Fundamentals of SystemVerilog (Namaste FPGA)  
- Figma Design Course (Udemy)

---

## ğŸ“« Connect with Me
- GitHub: [harshithparitala](https://github.com/harshithparitala)  
- Email: saiharshith.paritala@gmail.com  
- Pronouns: He/Him

