Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/Bobbie/Documents/VGA-master/VGA/ --output-directory=C:/Users/Bobbie/Documents/VGA-master/VGA/pll/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/Bobbie/Documents/VGA-master/VGA/pll.html --report-file=sopcinfo:C:/Users/Bobbie/Documents/VGA-master/VGA/pll.sopcinfo --report-file=csv:C:/Users/Bobbie/Documents/VGA-master/VGA/pll.csv --report-file=spd:C:/Users/Bobbie/Documents/VGA-master/VGA/pll.spd --report-file=sip:C:/Users/Bobbie/Documents/VGA-master/VGA/pll/simulation/pll.sip --report-file=cmp:C:/Users/Bobbie/Documents/VGA-master/VGA/pll.cmp --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Bobbie/Documents/VGA-master/VGA/pll.qsys
Progress: Loading VGA/pll.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 13.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: pll: Generating pll "pll" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: altpll_0: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Warning: Verilog HDL or VHDL warning at pll_altpll_0.vhd(303): object "wire_w_address_range2w" assigned a value but never read
Info: altpll_0: Generated simulation model pll_altpll_0.vho
Info: altpll_0: "pll" instantiated altpll "altpll_0"
Info: pll: Done "pll" with 2 modules, 2 files, 11583 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/Bobbie/Documents/VGA-master/VGA/pll.spd --output-directory=C:/Users/Bobbie/Documents/VGA-master/VGA/pll/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/Bobbie/Documents/VGA-master/VGA/pll.spd --output-directory=C:/Users/Bobbie/Documents/VGA-master/VGA/pll/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Bobbie/Documents/VGA-master/VGA/pll/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Bobbie/Documents/VGA-master/VGA/pll/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Bobbie/Documents/VGA-master/VGA/pll/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Bobbie/Documents/VGA-master/VGA/pll/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Bobbie/Documents/VGA-master/VGA/ --output-directory=C:/Users/Bobbie/Documents/VGA-master/VGA/pll/ --report-file=bsf:C:/Users/Bobbie/Documents/VGA-master/VGA/pll.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Bobbie/Documents/VGA-master/VGA/pll.qsys
Progress: Loading VGA/pll.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 13.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Bobbie/Documents/VGA-master/VGA/ --output-directory=C:/Users/Bobbie/Documents/VGA-master/VGA/pll/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Bobbie/Documents/VGA-master/VGA/pll.html --report-file=sopcinfo:C:/Users/Bobbie/Documents/VGA-master/VGA/pll.sopcinfo --report-file=cmp:C:/Users/Bobbie/Documents/VGA-master/VGA/pll.cmp --report-file=qip:C:/Users/Bobbie/Documents/VGA-master/VGA/pll/synthesis/pll.qip --report-file=svd --report-file=regmap:C:/Users/Bobbie/Documents/VGA-master/VGA/pll/synthesis/pll.regmap --report-file=debuginfo:C:/Users/Bobbie/Documents/VGA-master/VGA/pll/synthesis/pll.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Bobbie/Documents/VGA-master/VGA/pll.qsys --language=VHDL
Progress: Loading VGA/pll.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 13.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: pll: Generating pll "pll" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: altpll_0: "pll" instantiated altpll "altpll_0"
Info: pll: Done "pll" with 2 modules, 2 files, 12887 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
