{"vcs1":{"timestamp_begin":1746712422.811655381, "rt":6.51, "ut":6.20, "st":0.24}}
{"vcselab":{"timestamp_begin":1746712429.397445793, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746712429.741347634, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746712422.511306657}
{"VCS_COMP_START_TIME": 1746712422.511306657}
{"VCS_COMP_END_TIME": 1746712430.102008805}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379596}}
{"vcselab": {"peak_mem": 174920}}
