
# DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING
In this workshop basically, i will be learning how to use [openlane](https://github.com/The-OpenROAD-Project/OpenLane) in interactive mode (step by step) from RTL to GDL

## Contents
1. [Inception of open-source EDA, OpenLANE and Sky130 PDK](https://github.com/navi2311/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/blob/main/Sky130%20Day%201%20-%20Inception%20of%20open-source%20EDA%2C%20OpenLANE%20and%20Sky130%20PDK/readme.md)
### Open Lane Flow:
1. [step1-synthesis](https://github.com/navi2311/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/blob/main/lab1_synthesis/readme.MD)
2. [step2-FF+PP]()
3. 


