Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 20 14:34:23 2023
| Host         : chi_brat_patrzy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file astar_design_wrapper_control_sets_placed.rpt
| Design       : astar_design_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   732 |
|    Minimum number of control sets                        |   732 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2257 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   732 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |   190 |
| >= 14 to < 16      |    10 |
| >= 16              |   396 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             686 |          201 |
| No           | No                    | Yes                    |              42 |           13 |
| No           | Yes                   | No                     |             819 |          306 |
| Yes          | No                    | No                     |           10687 |         5020 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            6097 |         1979 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                                                                            Enable Signal                                                                                                                            |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                       |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                             |                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                3 |              3 |         1.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                        | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                              | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                     |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                           |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                       | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                      | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                        | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                      |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[3][0]                                                                                      |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                4 |              4 |         1.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[1][0]                                                                                                              | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                            | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                     | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                         | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                         | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              5 |         1.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                     | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                  |                2 |              5 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                5 |              5 |         1.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                          | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                         | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              5 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                          | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                |                1 |              5 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                         |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1                                                                                                                                                        |                2 |              6 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                              |                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                               |                2 |              6 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | astar_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                  |                2 |              6 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                           | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                  | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                     | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/cur_f                                                                                                                                                                                                                      | astar_design_i/astar_stream_0/inst/astar/cur_f[9]_i_1_n_0                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/cur_f                                                                                                                                                                                                                      | astar_design_i/astar_stream_0/inst/astar/cur_f[11]_i_1_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          |                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              7 |         2.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                3 |              7 |         2.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                     | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                         | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              7 |         1.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                   | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              7 |         7.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                     | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                    | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0            | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                    | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                    | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                     | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0            | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                    | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                    | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                    | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0            | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                         |                1 |              8 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                    | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0             | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0            | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0            | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                               | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                  | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                      | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar_read_mem_ptr[0]_i_1_n_0                                                                                                                                                                                                    | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/SR[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                                                          |                1 |              8 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0            | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                4 |              8 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                    | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0            | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                         |                3 |              9 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                         |                3 |              9 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              9 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/read                                                                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/m00_rst_sync3_reg                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                     |                2 |              9 |         4.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                 | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]         | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]    | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                       |                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                6 |             10 |         1.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |             10 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]             | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                             | astar_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_101[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_31                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_82[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[2].calc_children_m/state_reg[2]_2                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[1]_rep__1[0]                                                                                                                                                                              | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_16                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_55                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_54                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_51                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_50                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[1]_rep__5[0]                                                                                                                                                                              | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_19                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_61                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_60                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_1[0]                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_3                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[2].calc_children_m/m00_axis_aresetn                                                                                                                                                                                | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_29                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_68[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_22                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_4[0]                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_13                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_104[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_34                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_80[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_33                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_111[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_13                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_71[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_25                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_93[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_13                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_64[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/parent_list_x_int[11][13][11]_i_1_n_0                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_94[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_14                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_102[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_32                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_81[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_1                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_126[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_17                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_20[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_1                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_23[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_4                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_82[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_2                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_19[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_0                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_22[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_3                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_125[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_16                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_27[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_18                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_99[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_29                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_28                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_123[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_14                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_108[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_12                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_60[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_8                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[1]_rep__1_0[0]                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/state_reg[2]                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_24                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_103[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_33                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_62[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_11                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_21[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_2                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_5[0]                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_20                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_80[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_0                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_81[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_34                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_91[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_11                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_72[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_26                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_124[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_15                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_70[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_24                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_92[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_12                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_26                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_24                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_25                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_69[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_23                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/m00_axis_aresetn_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_73                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_72                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_36                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_35                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_79                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_78                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_84                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_4                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_66[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[2].calc_children_m/state_reg[2]_0                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_38                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_37                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_85                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_5                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_61[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_9                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_86                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_6                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_87                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_7                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_75                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_74                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[6].calc_children_m/m00_axis_aresetn_0[0]                                                                                                                                                                           | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_18                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_40                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_39                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_57                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_56                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_63                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_62                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_88                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_8                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_42                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_41                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_89                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_9                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_88[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_1                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_77                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_76                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_89[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_2                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_53                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_52                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_57[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_1                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_59                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_58                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_21[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_46                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_67                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_66                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_49[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_72                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_71                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_70                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_50[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_73                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_69                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_68                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_17[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_42                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_84[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_36                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_15[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_40                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_99[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_12                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_16[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_41                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_98[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_11                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_18[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_43                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_49                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_48                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_19[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_44                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_47                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_46                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_20[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_45                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_97[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_10                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_22[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_47                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_45                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_44                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_23[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_48                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_96[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_9                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_51[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_74                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_85[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_37                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_55[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_0                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_90[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_3                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_52[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_75                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_96                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_16                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_2                                                                                                                                                                               | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_6                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_83                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_3                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/E[0]                                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_39                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[6].calc_children_m/E[0]                                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_14                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_7                                                                                                                                                                               | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[0]_rep__3                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_95                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_15                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_86[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_38                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[0]_rep__4                                                                                                                                                                                 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_31                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/reg_idx[11]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_8                                                                                                                                                                               | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_0                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_90                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_10                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[0]_rep__3_0                                                                                                                                                                               | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_27                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[6].calc_children_m/m00_axis_aresetn                                                                                                                                                                                | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_2                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[0]_rep__5_0                                                                                                                                                                               | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[0]_rep__5                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_100[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_30                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_3                                                                                                                                                                               | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_10                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/children_y_reg[1]_0[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_5                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_78                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/parent_list_x_int[3][2][11]_i_1_n_0                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_87[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_0                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_79                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[2].calc_children_m/state_reg[2]_1                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/cur_g                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_91                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_4                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/E[0]                                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_94                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_7                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_93                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_6                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_95                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_8                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_92                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_5                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/open_list_g_int                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_83[0]                                                                                                                                                                          | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_35                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_77                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_32                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_102[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_53                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_103[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_70                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_104[0]                                                                                                                                                                         | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_71                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_35                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_37                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_36                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_101                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_14                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_29                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_32                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_30                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_34                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_33                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_31                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_100                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_13                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_27                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_26                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_25                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_46                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_42                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_54                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_56                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[2].calc_children_m/state_reg[2]                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_76                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_30                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_43                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_75                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/parent_list_x_int[11][2][11]_i_1_n_0                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_47                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_63                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_12                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_74                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[6].calc_children_m/state_reg[2]                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_73                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_28                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_67                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_17                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_65                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_15                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_59                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_7                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_48                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                9 |             12 |         1.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_40                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_58                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_4                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_45                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_44                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_41                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_39                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_38                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/x_reg[0]_rep__2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_97                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_17                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_98                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_18                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_6[0]                                                                                                                                                                            | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_21                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_65                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_64                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                5 |             13 |         2.60 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar_mem_ptr                                                                                                                                                                                                                    | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/SR[0]                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             13 |         3.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                3 |             13 |         4.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                4 |             13 |         3.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             14 |         2.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             14 |         3.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |             14 |         3.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             15 |         3.75 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                        |                4 |             15 |         3.75 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                3 |             15 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             15 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                   | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |             16 |         3.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/children_h_reg_0_7_0_5_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                         |                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                     | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/wr_ptr_gray_next                                                                                                                                                                                                                 | astar_design_i/astar_stream_0/inst/s00_rst_sync3_reg                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                      | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                6 |             18 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                4 |             18 |         4.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                            | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/astar_stream_0/inst/s00_rst_sync3_reg                                                                                                                                                                                                                              |                6 |             20 |         3.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                          | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                5 |             20 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                 |                                                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             20 |         2.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           |                                                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                6 |             20 |         3.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                        | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                              |                4 |             20 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                   | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             21 |         3.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         |                                                                                                                                                                                                                                                                                   |                8 |             21 |         2.62 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             23 |         2.88 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               10 |             24 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/start_node[23]_i_1_n_0                                                                                                                                                                                                           | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/SR[0]                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/end_node[23]_i_1_n_0                                                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/SR[0]                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             25 |         4.17 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                8 |             26 |         3.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               10 |             26 |         2.60 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                            | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                7 |             26 |         3.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                             | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                4 |             26 |         6.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                5 |             26 |         5.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0[0]                                                                                                                         | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                4 |             26 |         6.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |                6 |             26 |         4.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                             | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                7 |             26 |         3.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                4 |             26 |         6.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                5 |             26 |         5.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             26 |         2.36 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                      | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                             | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               10 |             26 |         2.60 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                             | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                8 |             26 |         3.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                   | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                5 |             26 |         5.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                        | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                5 |             26 |         5.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                9 |             27 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                9 |             27 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                            | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                5 |             27 |         5.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                              | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                8 |             27 |         3.38 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                          | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                7 |             28 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                             | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |               10 |             28 |         2.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/reg_idx_sync                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                          |                6 |             28 |         4.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/astar_stream_0/inst/m00_rst_sync3_reg                                                                                                                                                                                                                              |                9 |             29 |         3.22 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                            | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                        |                5 |             30 |         6.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                8 |             30 |         3.75 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |                9 |             30 |         3.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                        | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                7 |             31 |         4.43 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                     | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |               12 |             31 |         2.58 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               11 |             31 |         2.82 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                              | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |                8 |             31 |         3.88 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                 |                9 |             31 |         3.44 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[3].validate_child_m/E[0]                                                                                                                                                                                           | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/SR[0]                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             32 |         6.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               10 |             32 |         3.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/y[31]_i_2_n_0                                                                                                                                                                                                              | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/SR[0]                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                          | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |               10 |             32 |         3.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | astar_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |               11 |             32 |         2.91 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                       | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               15 |             33 |         2.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/read                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               12 |             33 |         2.75 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                   |               12 |             33 |         2.75 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/m00_data_reg[31]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar_write_data                                                                                                                                                                                                                 | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/SR[0]                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar_read_data[32]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                  | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |               12 |             33 |         2.75 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               16 |             33 |         2.06 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                     |               12 |             34 |         2.83 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/open_list_g_int                                                                                                                                                                                 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_56                                                                                                                                                                                               |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_44                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_64                                                                                                                                                                                               |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_73                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_45                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_65                                                                                                                                                                                               |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_58                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_25                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_55                                                                                                                                                                                               |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_24                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_53                                                                                                                                                                                               |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_40                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/state_reg[2]_6                                                                                                                                                                                                |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_26                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_66                                                                                                                                                                                               |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_48                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_69                                                                                                                                                                                               |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_59                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_92[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_65                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_124[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_67                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_91[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               23 |             36 |         1.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_73                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_70[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_74                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_80[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_63                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_21[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/children_y_reg[1]_0[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_47                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_68                                                                                                                                                                                               |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_75                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_108[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_123[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_43                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_63                                                                                                                                                                                               |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_76                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_101[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_56                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_99[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_54                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_27[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_125[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_42                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_62                                                                                                                                                                                               |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_22[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_46                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/state_reg[2]_7                                                                                                                                                                                                |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_19[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_87                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_24                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_6                                                                                                                                                                                                |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_82[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_25                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_52                                                                                                                                                                                               |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_23[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_26                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/state_reg[2]_0                                                                                                                                                                                                |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_20[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_27                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_54                                                                                                                                                                                               |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_126[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_28                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_8                                                                                                                                                                                                |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_100                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               13 |             36 |         2.77 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_81[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_102[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_31                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_57                                                                                                                                                                                               |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_94[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_33                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_58                                                                                                                                                                                               |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_93[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_34                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_59                                                                                                                                                                                               |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_111[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_30                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/state_reg[2]_2                                                                                                                                                                                                |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_104[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_32                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/state_reg[2]_3                                                                                                                                                                                                |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_103[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_29                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/state_reg[2]_1                                                                                                                                                                                                |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_101                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_72[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_81[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_36                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/state_reg[2]_4                                                                                                                                                                                                |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_62[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_37                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/state_reg[2]_5                                                                                                                                                                                                |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_5[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_35                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_60                                                                                                                                                                                               |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[1]_rep__1_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_64[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_71[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_80[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               24 |             36 |         1.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_68[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_4[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[2].calc_children_m/m00_axis_aresetn                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_82[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_83[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_1[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_104[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_103[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_102[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_77                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[1]_rep__5[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_92                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[1]_rep__1[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_61[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_95                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[6].calc_children_m/m00_axis_aresetn_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_93                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_94                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_91                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_79                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_78                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_3                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[0]_rep__5_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[0]_rep__3_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_8                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[0]_rep__4                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[0]_rep__3                                                                                                                                                                                 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_11                                                                                                                                                                                               |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_7                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               23 |             36 |         1.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_2                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_52[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               23 |             36 |         1.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_55[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_51[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_23[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_22[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_20[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_19[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_18[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_16[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_15[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_17[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_50[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_49[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_6[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                     |               12 |             36 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_21[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_38                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_9                                                                                                                                                                                                |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_39                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_10                                                                                                                                                                                               |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_66[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_57[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_89[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_41                                                                                                                                                                             | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_61                                                                                                                                                                                               |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_88[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_87[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_86[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_85[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/m00_axis_aresetn_0                                                                                                                                                                              | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/state_reg[2]_7                                                                                                                                                                                                |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_84[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_69[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_99[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_98[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_97[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_96[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               23 |             36 |         1.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_90[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[6].calc_children_m/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[6].calc_children_m/m00_axis_aresetn                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_100[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/x_reg[0]_rep__2                                                                                                                                                                                 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[2]_67                                                                                                                                                                                               |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_97                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/m00_axis_aresetn_60[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               23 |             36 |         1.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_98                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_65                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_55                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_61                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               21 |             36 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_57                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_51                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_42                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_77                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_53                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_59                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_67                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_71                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_69                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_49                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               22 |             36 |         1.64 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_47                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_45                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               24 |             36 |         1.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_96                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               13 |             36 |         2.77 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_83                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_95                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               13 |             36 |         2.77 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_90                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_89                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_88                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               17 |             36 |         2.12 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_63                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_40                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_75                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_86                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_85                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_38                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               19 |             36 |         1.89 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_84                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_79                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               18 |             36 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_36                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               20 |             36 |         1.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               11 |             37 |         3.36 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               15 |             37 |         2.47 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                    |               11 |             38 |         3.45 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                   |                5 |             39 |         7.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                   |                8 |             40 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |                9 |             41 |         4.56 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               13 |             41 |         3.15 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               15 |             41 |         2.73 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                   |               13 |             41 |         3.15 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               18 |             42 |         2.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                             | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             42 |         3.50 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |                6 |             42 |         7.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                            | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                      |                7 |             43 |         6.14 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                     | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             43 |         3.58 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                             | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             44 |         3.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                9 |             45 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                   |                9 |             45 |         5.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               13 |             47 |         3.62 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_3[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               28 |             48 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_11[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               22 |             48 |         2.18 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_12[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               22 |             48 |         2.18 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_1[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               27 |             48 |         1.78 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_30[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               19 |             48 |         2.53 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_15[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               16 |             48 |         3.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_39[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               18 |             48 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_29[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               18 |             48 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_2[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_46[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               22 |             48 |         2.18 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_20[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               19 |             48 |         2.53 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_41[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               23 |             48 |         2.09 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_28[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               27 |             48 |         1.78 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_48[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               27 |             48 |         1.78 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_4[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               29 |             48 |         1.66 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_33[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               26 |             48 |         1.85 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_21[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               18 |             48 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               20 |             48 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_13[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               26 |             48 |         1.85 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_38[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               30 |             48 |         1.60 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_24[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               25 |             48 |         1.92 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_22[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               19 |             48 |         2.53 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_16[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               20 |             48 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_14[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               26 |             48 |         1.85 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_17[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                  | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               10 |             48 |         4.80 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_45[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_44[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               22 |             48 |         2.18 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_34[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               28 |             48 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_35[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               20 |             48 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_116[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_120[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               22 |             48 |         2.18 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_47[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               23 |             48 |         2.09 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_117[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               25 |             48 |         1.92 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_107[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               25 |             48 |         1.92 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_105[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               25 |             48 |         1.92 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_122[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_43[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               17 |             48 |         2.82 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_42[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               29 |             48 |         1.66 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_110[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               25 |             48 |         1.92 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_9[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               28 |             48 |         1.71 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_115[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               23 |             48 |         2.09 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_109[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_119[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               27 |             48 |         1.78 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_11[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               17 |             48 |         2.82 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_40[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               20 |             48 |         2.40 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_37[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               22 |             48 |         2.18 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_32[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_52[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               26 |             48 |         1.85 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_114[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               22 |             48 |         2.18 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_19[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               27 |             48 |         1.78 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_27[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               27 |             48 |         1.78 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_7[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_118[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               25 |             48 |         1.92 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_51[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               23 |             48 |         2.09 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_113[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_50[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               18 |             48 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_23[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_36[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               18 |             48 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_31[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[2].calc_children_m/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               22 |             48 |         2.18 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_57[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               26 |             48 |         1.85 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_53[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_18[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               23 |             48 |         2.09 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_9[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               18 |             48 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_54[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_12[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               22 |             48 |         2.18 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_55[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               18 |             48 |         2.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_106[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               26 |             48 |         1.85 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/x_reg[2]_rep__4_10[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               30 |             48 |         1.60 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_10[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               17 |             48 |         2.82 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_56[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/path                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_6[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_8[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               21 |             48 |         2.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_49[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               26 |             48 |         1.85 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_121[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_26[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[4].calc_children_m/m00_axis_aresetn_112[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               24 |             48 |         2.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_25[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               25 |             48 |         1.92 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/genblk1[5].calc_children_m/state_reg[3]_5[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                   |               19 |             48 |         2.53 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               24 |             63 |         2.62 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                               | astar_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             65 |         4.33 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/x[31]_i_1_n_0                                                                                                                                                                                                              | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/SR[0]                                                                                                                                                                                                         |               18 |             66 |         3.67 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                                                                                                                                   |               17 |             67 |         3.94 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                                                                                                                                   |               20 |             67 |         3.35 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                   |               15 |             67 |         4.47 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                   |               14 |             67 |         4.79 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                   |               18 |             69 |         3.83 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               13 |             69 |         5.31 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/p_0_in8_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                9 |             72 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                       | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                             |               20 |             73 |         3.65 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/queue_rden2_new                                                                                                                | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                             |               17 |             73 |         4.29 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               25 |             80 |         3.20 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/parent_x                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               13 |             85 |         6.54 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                  | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                        |               20 |             87 |         4.35 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                          | astar_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                        |               21 |             87 |         4.14 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/close_list                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |               15 |            120 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/mem_reg_r1_128_191_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               33 |            132 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/mem_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               33 |            132 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/mem_reg_r1_0_63_0_2_i_4_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |               33 |            132 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/mem_reg_r1_192_255_0_2_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               33 |            132 |         4.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 | astar_design_i/astar_stream_0/inst/astar/open_list                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               21 |            168 |         8.00 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     | astar_design_i/astar_stream_0/inst/astar/genblk1[7].calc_children_m/SR[0]                                                                                                                                                                                                         |               69 |            212 |         3.07 |
|  astar_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |              202 |            687 |         3.40 |
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


