;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	DJN -1, @20
	ADD 270, 0
	SUB @127, 100
	SLT -2, <-20
	SLT -2, <-20
	SUB -207, <-120
	MOV -1, <-20
	SUB -7, <-20
	SUB <0, @2
	SUB @-127, 100
	SUB @122, 101
	SUB @127, 100
	CMP @121, 103
	DJN -1, @-20
	DJN -1, @20
	SUB @122, 101
	ADD 30, 9
	SUB -7, <-20
	SUB @421, 703
	DJN -1, @-20
	MOV -1, <-20
	SUB 1, 0
	DJN -1, @-20
	MOV -1, <-89
	SUB @122, 101
	SUB @127, 100
	SUB 801, 0
	CMP 301, <-19
	SUB @121, 103
	CMP @121, 106
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB @121, 106
	SUB #72, @200
	CMP 210, 60
	SUB -7, <-20
	SUB 31, 200
	MOV -1, <-20
	MOV -1, <-89
	MOV -1, <-20
	ADD 210, 33
	ADD 210, 30
