(DELAYFILE
 (SDFVERSION "2.1")
 (DESIGN "sb")
 (DATE "Wed Jun 23 22:14:10 2021")
 (VENDOR "MICROSEMI")
 (PROGRAM "Microsemi Libero Software, Copyright (C) 1989-2013 Microsemi Corp.")
 (VERSION "v12.6202012.900.20.24")
 (DIVIDER /)
 (VOLTAGE 1.26:1.20:1.14)
 (PROCESS "best:nom:worst")
 (TEMPERATURE 0:25:85)
 (TIMESCALE 100ps)

//SDF Writer Software Tag: 1.0
//Data source: Production

 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_229\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_193\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_41_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.13:13.37:15.27) (11.65:12.86:14.76))
     (PORT CLK (4.29:4.73:5.40) (4.22:4.66:5.35))
     (PORT ALn (6.98:7.70:8.84) (6.20:6.83:7.80))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_36\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.87:6.47:7.39) (5.63:6.21:7.13))
     (PORT B (21.59:23.79:27.17) (20.79:22.96:26.34))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.51:14.88:17.00) (12.93:14.28:16.38))
     (PORT B (2.85:3.14:3.59) (2.79:3.08:3.53))
     (PORT C (10.24:11.29:12.89) (9.85:10.88:12.48))
     (PORT D (6.52:7.18:8.20) (6.33:6.99:8.01))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.55:5.01:5.72) (4.43:4.89:5.61))
     (PORT B (0.54:0.59:0.68) (0.54:0.59:0.68))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.57:4.25:4.85) (3.76:4.41:5.06))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.42:4.87:5.56) (4.16:4.59:5.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_o2_1_1\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.87:6.70) (5.14:5.68:6.52))
     (PORT B (9.38:10.33:11.80) (8.92:9.85:11.31))
     (PORT C (2.18:2.40:2.74) (2.13:2.35:2.69))
     (PORT D (8.35:9.20:10.50) (7.93:8.76:10.05))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.43:7.09:8.10) (6.18:6.82:7.82))
     (PORT B (2.99:3.30:3.77) (2.94:3.24:3.72))
     (PORT C (7.54:8.30:9.48) (7.29:8.05:9.24))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_14\\)
 (DELAY
  (ABSOLUTE
     (PORT B (8.12:8.94:10.21) (7.76:8.57:9.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.78:5.26:6.01) (4.67:5.16:5.92))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_12\\)
 (DELAY
  (ABSOLUTE
     (PORT B (10.62:11.70:13.37) (10.26:11.33:13.00))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.82) (3.01:3.32:3.81))
     (PORT B (4.28:4.71:5.38) (4.10:4.53:5.19))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/async_prescaler_count_5\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:2.69:3.07) (2.34:2.59:2.97))
     (PORT B (3.30:3.64:4.16) (3.18:3.51:4.03))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.88:9.78:11.17) (8.73:9.64:11.07))
     (PORT CLK (4.60:5.07:5.80) (4.50:4.97:5.70))
     (PORT EN (12.48:13.75:15.70) (12.30:13.59:15.59))
     (PORT ALn (4.76:5.24:5.99) (4.68:5.16:5.92))
     (PORT SLn (11.28:12.46:14.29) (10.15:11.18:12.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_25\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.00:7.71:8.81) (6.59:7.28:8.35))
     (PORT B (2.97:3.28:3.74) (2.92:3.23:3.71))
     (PORT C (4.99:5.50:6.28) (4.80:5.30:6.08))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/status_async_cycles_lm_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.73:7.42:8.47) (6.47:7.14:8.19))
     (PORT B (4.08:4.49:5.13) (3.91:4.32:4.95))
     (PORT C (5.14:5.67:6.47) (4.97:5.48:6.29))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.62:5.09:5.82) (4.53:5.00:5.74))
     (PORT EN (16.84:18.56:21.20) (16.50:18.22:20.91))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_34_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.41:12.57:14.35) (11.22:12.39:14.22))
     (PORT ALn (12.88:14.20:16.21) (12.66:13.98:16.03))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_6\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.13:4.55:5.20) (4.00:4.41:5.06))
     (PORT B (13.75:15.15:17.30) (13.44:14.84:17.02))
     (PORT C (7.92:8.73:9.97) (7.67:8.47:9.72))
     (PORT D (6.97:7.68:8.78) (6.69:7.39:8.48))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_36)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (22.83:25.16:28.73) (22.32:24.65:28.28))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.95:1.04:1.19) (0.96:1.06:1.22))
     (PORT B (16.54:18.23:20.82) (15.68:17.31:19.87))
     (PORT C (9.96:10.97:12.53) (9.54:10.53:12.08))
     (PORT D (13.23:14.58:16.66) (12.71:14.03:16.10))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.98:3.28:3.75) (3.08:3.41:3.91))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_19\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.18:4.61:5.27) (4.00:4.42:5.07))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.95:3.25:3.72) (2.89:3.19:3.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_6_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.84:5.33:6.09) (4.91:5.42:6.22))
     (PORT ALn (4.80:5.29:6.04) (4.88:5.39:6.19))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_4\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.59:0.67) (0.53:0.59:0.68))
     (PORT B (7.41:8.17:9.33) (7.19:7.94:9.11))
     (PORT C (3.52:3.88:4.43) (3.39:3.74:4.30))
     (PORT D (4.36:4.80:5.48) (4.18:4.61:5.29))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.45:4.90:5.60) (4.37:4.82:5.53))
     (PORT EN (14.15:15.59:17.81) (13.91:15.36:17.62))
     (PORT SLn (14.89:16.44:18.86) (13.47:14.85:16.95))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB13\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.78:3.06:3.49) (2.93:3.23:3.71))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (0.53:0.58:0.66) (0.53:0.58:0.67))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (3.57:3.93:4.49) (3.76:4.16:4.77))
     (IOPATH B S (4.39:5.26:6.01) (4.79:5.71:6.55))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_41_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.72:16.22:18.52) (14.10:15.57:17.87))
     (PORT CLK (4.32:4.76:5.44) (4.28:4.72:5.42))
     (PORT ALn (15.41:17.02:19.52) (13.82:15.23:17.39))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_async_state_0_sqmuxa\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.46:2.81) (2.22:2.46:2.82))
     (PORT B (11.72:12.91:14.75) (11.49:12.69:14.56))
     (PORT C (2.87:3.16:3.61) (2.81:3.10:3.55))
     (PORT D (2.09:2.30:2.63) (2.04:2.25:2.59))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.00:9.91:11.32) (8.65:9.55:10.96))
     (PORT CLK (4.64:5.11:5.84) (4.55:5.03:5.77))
     (PORT EN (12.17:13.41:15.32) (11.97:13.22:15.17))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (PORT SLn (13.32:14.70:16.87) (12.06:13.29:15.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (5.20:5.74:6.55) (5.27:5.82:6.68))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.00:3.31:3.78) (2.92:3.22:3.70))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB7\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.62:2.89:3.30) (2.69:2.96:3.40))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.33:4.77:5.45) (4.28:4.73:5.42))
     (PORT ALn (4.94:5.44:6.22) (5.01:5.53:6.35))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_56\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_51)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.82) (3.01:3.32:3.81))
     (PORT B (5.86:6.46:7.37) (5.64:6.23:7.14))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_90)
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\ENABLE_MEMORY_LED_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\ENABLE_MEMORY_LED_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (1.55:1.71:1.95) (1.37:1.51:1.74))
     (PORT EIN_P (1.42:1.56:1.79) (1.25:1.38:1.58))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_43\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.65:4.02:4.59) (3.54:3.91:4.49))
     (PORT B (16.72:18.43:21.05) (16.10:17.78:20.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_RNIFKGB\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (24.48:26.98:30.81) (24.05:26.55:30.46))
     (PORT B (11.23:12.38:14.14) (10.82:11.95:13.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_async_cycles\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.61:5.07:5.80) (4.53:5.00:5.74))
     (PORT EN (7.13:7.86:8.98) (7.11:7.86:9.01))
     (PORT ALn (4.60:5.06:5.78) (4.53:5.01:5.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_presetn_inv_2_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.79:7.48:8.54) (6.56:7.25:8.32))
     (PORT B (10.15:11.18:12.77) (9.75:10.77:12.36))
     (PORT C (8.91:9.82:11.21) (8.58:9.47:10.87))
     (PORT D (6.16:6.79:7.76) (5.96:6.58:7.55))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_277\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.75:0.86))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.88:5.59))
     (PORT ALn (4.62:5.09:5.82) (4.55:5.02:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_76\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.40:12.56:14.35) (10.98:12.12:13.91))
     (PORT CLK (4.46:4.91:5.61) (4.38:4.83:5.54))
     (PORT EN (5.27:5.81:6.63) (5.30:5.85:6.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.28:4.71:5.38) (4.23:4.67:5.36))
     (PORT ALn (11.24:12.38:14.14) (11.02:12.17:13.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_99\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_s_31\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.86:6.45:7.37) (5.66:6.25:7.17))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.05:6.67:7.61) (5.86:6.47:7.42))
     (PORT B (10.28:11.33:12.94) (9.93:10.96:12.57))
     (PORT C (2.30:2.53:2.89) (2.22:2.45:2.81))
     (PORT D (7.74:8.53:9.74) (7.45:8.22:9.43))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/spi\/count_s_389_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[10] CC[11] () (1.99:2.19:2.52))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.51:22.60:25.81) (19.96:22.04:25.29))
     (PORT CLK (4.65:5.12:5.85) (4.55:5.02:5.76))
     (PORT EN (12.57:13.86:15.82) (12.40:13.69:15.70))
     (PORT ALn (4.87:5.36:6.12) (4.75:5.25:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.90:15.32:17.50) (13.26:14.64:16.80))
     (PORT CLK (4.45:4.91:5.61) (4.39:4.85:5.56))
     (PORT EN (20.21:22.27:25.44) (19.80:21.87:25.09))
     (PORT ALn (4.54:5.00:5.71) (4.48:4.95:5.67))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.11:2.32:2.65) (2.04:2.25:2.58))
     (PORT B (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT C (6.56:7.22:8.25) (6.34:7.00:8.03))
     (PORT D (7.96:8.77:10.02) (7.66:8.46:9.70))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_dms2_newVal\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.16:5.68:6.49) (4.96:5.48:6.29))
     (PORT CLK (4.52:4.98:5.69) (4.45:4.91:5.63))
     (PORT EN (5.06:5.57:6.37) (5.10:5.64:6.47))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_54_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.42:9.28:10.60) (8.16:9.01:10.34))
     (PORT B (17.06:18.80:21.47) (16.32:18.02:20.68))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.76:4.15:4.74) (3.91:4.31:4.95))
     (PORT CLK (4.73:5.21:5.95) (4.65:5.13:5.88))
     (PORT EN (17.45:19.23:21.96) (17.05:18.83:21.60))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.07:7.79:8.89) (6.77:7.47:8.57))
     (PORT CLK (4.49:4.94:5.65) (4.40:4.86:5.58))
     (PORT EN (11.29:12.44:14.21) (11.08:12.23:14.04))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.22:4.65:5.31) (4.09:4.52:5.19))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.18:2.41:2.75) (2.15:2.38:2.73))
     (PORT B (17.44:19.21:21.94) (16.93:18.70:21.45))
     (PORT C (7.00:7.71:8.81) (6.68:7.38:8.47))
     (PORT D (13.04:14.37:16.41) (12.46:13.76:15.79))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.02:12.14:13.86) (10.52:11.61:13.32))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (14.28:15.74:17.97) (14.02:15.48:17.76))
     (PORT ALn (4.76:5.24:5.99) (4.68:5.16:5.92))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB4\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.73:3.01:3.44) (2.89:3.19:3.66))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_s_387\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.12:6.75:7.70) (5.87:6.48:7.44))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB12\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.78:3.07:3.50) (2.93:3.24:3.72))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_42\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_259\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.49:9.36:10.69) (8.37:9.25:10.61))
     (PORT CLK (4.75:5.24:5.98) (4.65:5.13:5.89))
     (PORT EN (12.17:13.41:15.32) (11.97:13.22:15.17))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (PORT SLn (13.32:14.70:16.87) (12.06:13.29:15.17))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.61:0.68:0.78))
     (PORT CLK (4.56:5.03:5.74) (4.50:4.96:5.69))
     (PORT EN (22.36:24.64:28.14) (22.25:24.57:28.19))
     (PORT ALn (4.61:5.08:5.81) (4.55:5.02:5.76))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.86:6.69) (5.08:5.61:6.44))
     (PORT B (3.10:3.42:3.90) (3.00:3.31:3.80))
     (PORT C (8.30:9.14:10.44) (7.97:8.80:10.10))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.69:0.78) (0.63:0.69:0.79))
     (PORT CLK (4.58:5.05:5.76) (4.51:4.98:5.71))
     (PORT EN (5.54:6.10:6.97) (5.55:6.13:7.03))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (9.16:10.09:11.52) (9.06:10.00:11.48))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.13:10.06:11.49) (8.76:9.67:11.10))
     (PORT B (5.81:6.40:7.31) (5.60:6.18:7.09))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:7.22:8.24) (6.23:6.88:7.89))
     (PORT B (2.27:2.51:2.86) (2.19:2.42:2.77))
     (PORT C (4.60:5.07:5.79) (4.39:4.84:5.56))
     (PORT D (8.63:9.51:10.86) (8.29:9.15:10.50))
     (IOPATH A Y (1.31:1.73:1.98) (1.24:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (2.58:2.85:3.25) (2.71:2.99:3.43))
     (IOPATH D Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_30\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_2536_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.28:13.54:15.46) (11.81:13.04:14.96))
     (PORT CLK (4.21:4.64:5.30) (4.16:4.59:5.26))
     (PORT ALn (5.27:5.81:6.67) (4.58:5.05:5.76))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_178\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.04:13.26:15.15) (11.64:12.85:14.74))
     (PORT B (6.32:6.96:7.95) (6.10:6.74:7.73))
     (PORT C (0.52:0.57:0.65) (0.51:0.57:0.65))
     (PORT D (6.15:6.78:7.74) (5.89:6.51:7.47))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_41_set_RNIPMAM\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT B (2.89:3.18:3.64) (2.81:3.11:3.56))
     (PORT C (2.98:3.28:3.75) (2.92:3.22:3.69))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.91:6.51:7.44) (5.65:6.24:7.16))
     (PORT B (6.92:7.62:8.71) (6.66:7.35:8.44))
     (PORT C (8.22:9.05:10.34) (8.01:8.84:10.14))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.98:14.30:16.34) (12.93:14.27:16.37))
     (PORT CLK (4.23:4.66:5.32) (4.18:4.62:5.30))
     (PORT EN (13.58:14.96:17.09) (13.32:14.71:16.87))
     (PORT ALn (4.42:4.88:5.57) (4.37:4.83:5.54))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_261\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_47_i_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:3.41:3.89) (3.08:3.40:3.90))
     (PORT B (14.57:16.05:18.34) (13.97:15.43:17.70))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.45:4.91:5.60) (4.37:4.83:5.54))
     (PORT EN (15.66:17.26:19.71) (15.38:16.99:19.49))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNI22C41\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.81) (2.94:3.24:3.72))
     (PORT B (2.96:3.26:3.72) (2.95:3.25:3.73))
     (PORT C (3.00:3.30:3.77) (2.95:3.25:3.73))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_62)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.85:8.65:9.88) (7.57:8.36:9.59))
     (PORT B (10.68:11.77:13.44) (10.32:11.39:13.07))
     (PORT C (6.85:7.55:8.62) (6.59:7.28:8.35))
     (PORT D (7.45:8.21:9.37) (7.22:7.97:9.14))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_24\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.35:8.10:9.25) (7.29:8.04:9.23))
     (PORT B (0.89:0.98:1.12) (0.91:1.01:1.16))
     (PORT C (8.60:9.48:10.82) (8.51:9.39:10.78))
     (PORT D (7.57:8.34:9.53) (7.53:8.31:9.54))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.62:0.68:0.78))
     (PORT CLK (4.56:5.03:5.75) (4.50:4.96:5.70))
     (PORT EN (5.48:6.04:6.90) (5.51:6.08:6.97))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.52:8.28:9.46) (7.29:8.05:9.24))
     (PORT B (2.87:3.16:3.61) (2.81:3.10:3.55))
     (PORT C (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT D (0.89:0.98:1.12) (0.89:0.98:1.13))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_42_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.99:5.50:6.28) (4.84:5.35:6.14))
     (PORT B (17.06:18.80:21.47) (16.32:18.02:20.68))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:3.41:3.90) (3.04:3.36:3.85))
     (PORT B (2.91:3.21:3.67) (2.83:3.12:3.58))
     (PORT C (14.46:15.93:18.19) (13.96:15.41:17.68))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.13:10.06:11.49) (8.76:9.67:11.10))
     (PORT B (4.12:4.54:5.19) (3.99:4.41:5.06))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_283\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.05:5.77) (4.49:4.95:5.69))
     (PORT EN (10.09:11.11:12.69) (9.90:10.93:12.54))
     (PORT ALn (4.88:5.38:6.15) (4.78:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.05:11.07:12.64) (9.65:10.66:12.23))
     (PORT CLK (4.40:4.85:5.54) (4.33:4.78:5.49))
     (PORT EN (6.69:7.38:8.43) (6.72:7.42:8.51))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.09:5.84))
     (PORT SLn (17.23:18.99:21.69) (16.81:18.56:21.29))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_25\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.45:9.31:10.63) (8.22:9.08:10.42))
     (PORT B (5.75:6.34:7.24) (5.55:6.13:7.03))
     (PORT C (2.08:2.29:2.62) (2.02:2.23:2.56))
     (PORT D (2.14:2.35:2.69) (2.11:2.33:2.68))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.23:4.66:5.33) (4.10:4.53:5.20))
     (PORT B (9.29:10.24:11.70) (8.97:9.90:11.36))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.63:7.30:8.34) (6.34:7.00:8.04))
     (PORT B (3.12:3.44:3.93) (3.02:3.34:3.83))
     (PORT C (3.26:3.60:4.11) (3.13:3.46:3.97))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (9.47:10.44:11.92) (9.14:10.10:11.58))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_RNIUVPA\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.43:3.78:4.32) (3.44:3.80:4.36))
     (PORT B (3.10:3.42:3.90) (3.03:3.35:3.84))
     (PORT C (4.04:4.45:5.09) (4.00:4.42:5.07))
     (PORT D (3.00:3.31:3.78) (2.92:3.22:3.70))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.65:5.12:5.85) (4.54:5.01:5.75))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.86:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_199\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.97:10.99:12.55) (9.57:10.57:12.13))
     (PORT B (6.50:7.17:8.18) (6.30:6.96:7.99))
     (PORT C (2.17:2.39:2.73) (2.10:2.31:2.66))
     (PORT D (15.57:17.16:19.60) (14.93:16.48:18.91))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_55_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.48:9.35:10.67) (8.43:9.31:10.68))
     (PORT CLK (4.32:4.76:5.43) (4.26:4.71:5.40))
     (PORT ALn (17.07:18.85:21.63) (15.40:16.97:19.38))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_247\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_195\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_56\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.60:11.68:13.34) (10.25:11.31:12.98))
     (PORT B (21.97:24.21:27.65) (21.07:23.26:26.69))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.05:7.77:8.87) (6.76:7.47:8.57))
     (PORT CLK (4.32:4.76:5.44) (4.26:4.70:5.40))
     (PORT EN (6.96:7.68:8.77) (6.93:7.66:8.79))
     (PORT ALn (4.58:5.05:5.77) (4.52:4.99:5.72))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (7.61:8.38:9.58) (7.31:8.07:9.26))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.47:7.13:8.14) (6.24:6.89:7.90))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.42:10.38:11.85) (9.02:9.95:11.42))
     (PORT CLK (4.35:4.80:5.48) (4.29:4.74:5.44))
     (PORT EN (5.25:5.78:6.60) (5.31:5.86:6.72))
     (PORT ALn (4.62:5.09:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.69:0.80))
     (PORT CLK (4.46:4.91:5.61) (4.39:4.84:5.56))
     (PORT EN (5.48:6.04:6.90) (5.50:6.08:6.97))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_15\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.55:2.91) (2.20:2.43:2.79))
     (PORT B (6.88:7.58:8.66) (6.58:7.26:8.33))
     (PORT C (8.68:9.56:10.92) (8.20:9.05:10.38))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.68:5.15:5.89) (4.60:5.08:5.83))
     (PORT EN (10.09:11.11:12.69) (9.90:10.93:12.54))
     (PORT ALn (4.88:5.38:6.15) (4.78:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.02:5.77))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.55:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_53_i_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.09:6.71:7.66) (5.82:6.43:7.38))
     (PORT B (24.01:26.46:30.21) (22.99:25.38:29.13))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT B (17.95:19.78:22.59) (17.13:18.92:21.70))
     (PORT C (25.31:27.89:31.85) (24.84:27.42:31.46))
     (PORT D (13.63:15.02:17.16) (13.12:14.49:16.63))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.74) (2.11:2.33:2.68))
     (PORT B (2.06:2.27:2.59) (2.06:2.27:2.60))
     (PORT C (7.65:8.43:9.63) (7.39:8.16:9.37))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.65:6.22:7.11) (5.47:6.04:6.93))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.51:4.98:5.68) (4.45:4.92:5.64))
     (PORT EN (7.18:7.92:9.04) (7.17:7.91:9.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_45\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_182\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_62_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.70:7.39:8.44) (6.68:7.37:8.46))
     (PORT ALn (4.96:5.46:6.24) (4.99:5.51:6.32))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.24:9.08:10.37) (7.92:8.74:10.03))
     (PORT CLK (4.45:4.91:5.60) (4.38:4.84:5.55))
     (PORT EN (15.17:16.72:19.09) (14.77:16.31:18.72))
     (PORT ALn (4.75:5.23:5.98) (4.67:5.16:5.92))
     (PORT SLn (5.64:6.22:7.10) (5.65:6.24:7.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.72:5.20:5.94) (4.52:4.99:5.73))
     (PORT CLK (4.75:5.23:5.97) (4.64:5.13:5.88))
     (PORT EN (19.04:20.98:23.96) (18.57:20.50:23.52))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_48\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.93:9.84:11.24) (8.63:9.53:10.93))
     (PORT B (16.18:17.83:20.36) (15.56:17.18:19.71))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.65:8.44:9.63) (7.37:8.14:9.34))
     (PORT B (2.87:3.16:3.61) (2.80:3.09:3.55))
     (PORT C (8.99:9.90:11.31) (8.59:9.49:10.89))
     (PORT D (0.91:1.01:1.15) (0.93:1.03:1.18))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.67:5.15:5.88) (4.58:5.05:5.80))
     (PORT EN (17.35:19.12:21.83) (16.93:18.70:21.45))
     (PORT ALn (4.88:5.37:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.45:4.91:5.61) (4.38:4.83:5.54))
     (PORT EN (8.93:9.84:11.24) (8.85:9.77:11.21))
     (PORT SLn (11.24:12.41:14.23) (10.08:11.11:12.68))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_22_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.87:9.78:11.17) (8.48:9.36:10.74))
     (PORT B (16.66:18.36:20.97) (15.97:17.64:20.24))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB10\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.75:3.03:3.46) (2.92:3.22:3.70))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (9.16:10.09:11.52) (9.06:10.00:11.48))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_request_for\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.35:4.79:5.48) (4.30:4.75:5.45))
     (PORT EN (8.29:9.14:10.44) (8.27:9.13:10.47))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_9)
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_s_1_391_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.14:6.77:7.73) (5.89:6.50:7.46))
     (PORT B (3.23:3.56:4.07) (3.16:3.49:4.01))
     (PORT C (2.71:2.99:3.42) (2.62:2.89:3.32))
     (PORT D (7.94:8.75:9.99) (7.68:8.48:9.72))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.01:6.62:7.56) (5.78:6.38:7.32))
     (PORT B (0.48:0.53:0.60) (0.48:0.54:0.61))
     (PORT C (10.98:12.10:13.82) (10.76:11.88:13.63))
     (PORT D (9.82:10.82:12.36) (9.64:10.65:12.22))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_285\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_148\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.99:12.11:13.83) (10.69:11.80:13.54))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.07:15.51:17.71) (13.41:14.80:16.98))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.87:5.59))
     (PORT EN (8.54:9.41:10.74) (8.47:9.35:10.73))
     (PORT ALn (4.61:5.09:5.81) (4.54:5.02:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.06:4.48:5.11) (3.96:4.37:5.02))
     (PORT B (7.67:8.45:9.65) (7.39:8.15:9.36))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_278\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.05:5.77) (4.49:4.95:5.68))
     (PORT EN (10.09:11.11:12.69) (9.90:10.93:12.55))
     (PORT ALn (4.88:5.38:6.15) (4.78:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_18\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.78:6.37:7.28) (5.57:6.15:7.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.72:9.60:10.97) (8.42:9.30:10.67))
     (PORT CLK (4.51:4.97:5.68) (4.43:4.89:5.61))
     (PORT EN (11.85:13.06:14.91) (11.75:12.97:14.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_152_sn\.m3_1_0_o2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.39:9.24:10.55) (8.02:8.86:10.16))
     (PORT B (20.37:22.45:25.64) (20.08:22.17:25.43))
     (PORT C (7.46:8.23:9.39) (7.21:7.96:9.13))
     (PORT D (6.84:7.54:8.61) (6.70:7.40:8.49))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/ReadInterrupt_0_sqmuxa_2_i_0_a2_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.06:8.88:10.14) (7.71:8.52:9.77))
     (PORT B (7.90:8.70:9.94) (7.60:8.40:9.63))
     (PORT C (11.12:12.26:14.00) (10.65:11.76:13.49))
     (PORT D (15.62:17.22:19.66) (14.83:16.38:18.79))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.57:5.03:5.75) (4.48:4.95:5.68))
     (PORT EN (10.56:11.64:13.29) (10.41:11.49:13.19))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.91:6.52:7.44) (5.73:6.32:7.25))
     (PORT B (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT C (9.19:10.13:11.57) (8.94:9.88:11.33))
     (PORT D (11.49:12.67:14.47) (11.26:12.43:14.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.74:16.24:18.55) (14.17:15.64:17.95))
     (PORT B (2.87:3.17:3.62) (2.81:3.10:3.56))
     (PORT C (9.80:10.80:12.34) (9.45:10.44:11.98))
     (PORT D (7.38:8.13:9.29) (7.05:7.79:8.93))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.51:4.98:5.68) (4.43:4.89:5.61))
     (PORT EN (10.17:11.20:12.80) (10.07:11.12:12.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.00:3.30:3.77) (2.95:3.26:3.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_69\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_o2\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.80:8.59:9.81) (7.52:8.30:9.53))
     (PORT B (7.59:8.36:9.55) (7.40:8.17:9.37))
     (PORT C (6.31:6.96:7.95) (6.04:6.67:7.65))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_1\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.88:9.78:11.17) (8.73:9.63:11.05))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (6.86:7.56:8.64) (6.84:7.55:8.66))
     (PORT ALn (4.71:5.19:5.93) (4.62:5.11:5.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_196\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.65:2.92:3.33) (2.71:2.99:3.43))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.53:0.61) (0.49:0.54:0.62))
     (PORT B (6.03:6.65:7.59) (5.79:6.39:7.33))
     (PORT C (12.04:13.26:15.15) (11.64:12.85:14.75))
     (PORT D (8.74:9.63:10.99) (8.34:9.21:10.56))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.50:0.55:0.63))
     (PORT B (8.37:9.22:10.54) (8.07:8.92:10.23))
     (PORT C (4.73:5.21:5.95) (4.49:4.96:5.69))
     (PORT D (3.67:4.05:4.62) (3.55:3.92:4.50))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.36:9.21:10.52) (8.02:8.86:10.16))
     (PORT CLK (4.59:5.06:5.78) (4.50:4.97:5.70))
     (PORT EN (7.67:8.46:9.66) (7.67:8.46:9.71))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (PORT SLn (11.38:12.54:14.32) (11.18:12.35:14.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.78:6.36:7.27) (5.54:6.12:7.02))
     (PORT B (6.92:7.63:8.71) (6.66:7.36:8.44))
     (PORT C (8.22:9.05:10.34) (8.01:8.84:10.14))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.87:9.77:11.16) (8.33:9.20:10.55))
     (PORT CLK (4.64:5.11:5.84) (4.55:5.03:5.77))
     (PORT EN (12.17:13.42:15.32) (11.97:13.22:15.17))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (PORT SLn (13.32:14.70:16.87) (12.06:13.29:15.17))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.72:16.23:18.53) (14.35:15.85:18.19))
     (PORT CLK (4.46:4.91:5.61) (4.37:4.83:5.54))
     (PORT EN (7.26:8.00:9.14) (7.25:8.01:9.19))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (6.99:7.71:8.80) (6.78:7.49:8.59))
     (PORT C (6.48:7.14:8.16) (6.22:6.87:7.89))
     (PORT D (10.63:11.71:13.37) (10.14:11.19:12.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_16\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.34:8.09:9.24) (7.08:7.82:8.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.62:7.29:8.33) (6.39:7.06:8.10))
     (PORT B (5.66:6.24:7.12) (5.48:6.05:6.94))
     (PORT C (3.93:4.33:4.94) (3.76:4.16:4.77))
     (PORT D (0.85:0.94:1.07) (0.88:0.97:1.11))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_30\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.28:3.61:4.13) (3.16:3.49:4.01))
     (PORT B (0.52:0.58:0.66) (0.52:0.58:0.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.57:4.25:4.85) (3.76:4.41:5.06))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.42:4.87:5.56) (4.16:4.59:5.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_15_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.77:5.25:6.00) (4.80:5.30:6.08))
     (PORT ALn (13.89:15.31:17.48) (13.62:15.04:17.26))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_2_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.18:6.81:7.77) (5.96:6.58:7.55))
     (PORT B (17.04:18.78:21.45) (16.58:18.31:21.01))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.74:8.53:9.74) (7.43:8.20:9.41))
     (PORT B (6.63:7.31:8.34) (6.34:7.00:8.03))
     (PORT C (18.68:20.58:23.51) (17.90:19.77:22.68))
     (PORT D (18.50:20.38:23.28) (18.27:20.17:23.14))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.90:18.62:21.26) (16.47:18.19:20.87))
     (PORT CLK (4.41:4.86:5.55) (4.36:4.81:5.52))
     (PORT EN (5.16:5.69:6.50) (5.19:5.73:6.58))
     (PORT ALn (4.59:5.05:5.77) (4.52:4.99:5.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.90:9.81:11.21) (8.53:9.42:10.81))
     (PORT CLK (4.34:4.78:5.46) (4.30:4.75:5.45))
     (PORT EN (10.35:11.41:13.03) (10.21:11.27:12.93))
     (PORT ALn (4.50:4.96:5.67) (4.45:4.91:5.63))
     (PORT SLn (18.72:20.63:23.56) (18.26:20.16:23.13))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_123\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (6.19:6.82:7.79) (5.95:6.57:7.54))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.37:7.02:8.02) (6.11:6.75:7.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.56:2.82:3.22) (2.58:2.85:3.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNI1B6R\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.13:4.55:5.19) (3.99:4.41:5.06))
     (PORT B (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT C (0.51:0.56:0.64) (0.50:0.55:0.64))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_38_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.42:13.69:15.64) (11.94:13.19:15.13))
     (PORT CLK (4.39:4.84:5.53) (4.34:4.79:5.50))
     (PORT ALn (18.71:20.65:23.70) (16.88:18.61:21.25))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.86:6.46:7.38) (5.64:6.23:7.15))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_1978_i_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.27:10.21:11.66) (8.89:9.81:11.26))
     (PORT CLK (4.24:4.67:5.33) (4.19:4.62:5.30))
     (PORT ALn (15.33:16.92:19.42) (13.75:15.15:17.30))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.96:8.77:10.01) (7.58:8.36:9.60))
     (PORT B (8.87:9.77:11.16) (8.55:9.44:10.83))
     (PORT C (5.78:6.37:7.27) (5.54:6.11:7.01))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.83:5.32:6.08) (4.61:5.09:5.84))
     (PORT CLK (4.68:5.16:5.89) (4.58:5.06:5.81))
     (PORT EN (7.79:8.59:9.80) (7.75:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.97:7.68:8.77) (6.66:7.35:8.44))
     (PORT CLK (4.57:5.03:5.75) (4.48:4.95:5.68))
     (PORT EN (9.41:10.37:11.84) (9.27:10.24:11.75))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (PORT SLn (12.08:13.31:15.20) (11.90:13.14:15.07))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.66:9.54:10.89) (8.27:9.13:10.47))
     (PORT B (17.10:18.85:21.52) (16.42:18.13:20.80))
     (PORT C (2.15:2.37:2.71) (2.14:2.36:2.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.84:5.33:6.09) (4.63:5.11:5.86))
     (PORT B (6.14:6.76:7.72) (5.97:6.59:7.56))
     (PORT C (10.67:11.76:13.43) (10.21:11.27:12.93))
     (PORT D (19.22:21.18:24.19) (18.93:20.90:23.98))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH D Y (2.47:2.73:3.11) (2.61:2.88:3.31))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/mosi_1_1_0_0_a2_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.23:4.66:5.33) (4.15:4.58:5.25))
     (PORT B (5.92:6.52:7.45) (5.64:6.23:7.14))
     (PORT C (4.72:5.20:5.94) (4.60:5.08:5.83))
     (PORT D (8.14:8.97:10.25) (7.83:8.65:9.92))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.99:3.29:3.76) (2.94:3.25:3.73))
     (PORT B (3.87:4.26:4.87) (3.78:4.17:4.79))
     (PORT C (3.12:3.44:3.93) (3.11:3.43:3.93))
     (PORT D (3.13:3.45:3.94) (3.03:3.35:3.84))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.32:6.96:7.95) (6.11:6.74:7.73))
     (PORT B (4.84:5.33:6.09) (4.68:5.17:5.93))
     (PORT C (0.51:0.57:0.65) (0.51:0.56:0.65))
     (PORT D (6.15:6.77:7.74) (5.89:6.51:7.47))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.75:18.46:21.08) (15.93:17.58:20.18))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.24:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.26:4.69:5.36) (4.22:4.66:5.34))
     (PORT ALn (4.80:5.29:6.04) (4.88:5.39:6.19))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.52:8.28:9.46) (7.22:7.97:9.15))
     (PORT B (3.99:4.40:5.02) (3.83:4.23:4.85))
     (PORT C (7.87:8.67:9.90) (7.60:8.39:9.63))
     (PORT D (4.06:4.48:5.11) (3.92:4.33:4.97))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_o2_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.59:8.36:9.55) (7.40:8.17:9.37))
     (PORT B (15.78:17.39:19.86) (15.19:16.77:19.24))
     (PORT C (6.61:7.28:8.32) (6.34:7.00:8.04))
     (PORT D (6.02:6.63:7.58) (5.77:6.38:7.31))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_33_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.13:11.17:12.75) (9.72:10.73:12.31))
     (PORT B (14.69:16.19:18.49) (14.09:15.56:17.85))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/apb_is_atomic\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.66:9.55:10.90) (8.56:9.45:10.85))
     (PORT CLK (4.45:4.90:5.60) (4.39:4.85:5.57))
     (PORT EN (6.83:7.53:8.60) (6.84:7.56:8.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_15\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:6.54:7.47) (5.72:6.31:7.24))
     (PORT B (13.65:15.04:17.18) (13.39:14.78:16.96))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.20:4.62:5.28) (4.06:4.48:5.14))
     (PORT B (2.96:3.26:3.72) (2.90:3.21:3.68))
     (PORT C (13.42:14.79:16.89) (12.93:14.28:16.38))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/async_prescaler_count_5\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.10:1.21:1.39) (1.10:1.22:1.40))
     (PORT B (4.05:4.46:5.09) (3.89:4.30:4.93))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/ReadInterrupt_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.06:8.88:10.14) (7.71:8.52:9.77))
     (PORT B (7.89:8.70:9.94) (7.60:8.39:9.63))
     (PORT C (11.12:12.26:14.00) (10.65:11.76:13.49))
     (PORT D (15.62:17.22:19.66) (14.83:16.38:18.79))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.18:6.81:7.78) (5.91:6.53:7.49))
     (PORT B (2.97:3.27:3.74) (2.87:3.17:3.63))
     (PORT C (2.11:2.32:2.65) (2.09:2.31:2.65))
     (PORT D (2.26:2.49:2.85) (2.19:2.41:2.77))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.74:0.81:0.93) (0.71:0.78:0.90))
     (PORT CLK (4.61:5.08:5.80) (4.53:5.00:5.74))
     (PORT EN (13.87:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.02:5.77))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.55:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.05:15.48:17.68) (13.70:15.13:17.36))
     (PORT CLK (4.54:5.01:5.72) (4.45:4.91:5.64))
     (PORT EN (13.43:14.80:16.90) (13.16:14.53:16.67))
     (PORT ALn (4.82:5.32:6.07) (4.73:5.22:5.99))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_29\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.96:6.57:7.50) (5.81:6.41:7.36))
     (PORT B (3.06:3.37:3.85) (3.02:3.33:3.82))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.28:11.33:12.94) (9.74:10.75:12.33))
     (PORT CLK (4.69:5.16:5.90) (4.60:5.08:5.83))
     (PORT EN (14.31:15.77:18.01) (14.03:15.49:17.78))
     (PORT ALn (4.66:5.13:5.86) (4.60:5.08:5.82))
     (PORT SLn (12.69:14.01:16.08) (11.38:12.54:14.32))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_40\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.80:10.80:12.34) (9.45:10.44:11.98))
     (PORT B (16.58:18.28:20.87) (15.96:17.62:20.22))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.03:11.05:12.62) (9.73:10.74:12.33))
     (PORT B (5.77:6.36:7.27) (5.53:6.11:7.01))
     (PORT C (17.30:19.07:21.77) (16.66:18.40:21.11))
     (PORT D (20.15:22.20:25.36) (19.82:21.88:25.11))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.02:4.43:5.06) (3.92:4.33:4.97))
     (PORT B (6.44:7.10:8.11) (6.18:6.82:7.83))
     (PORT C (6.50:7.16:8.17) (6.22:6.87:7.89))
     (PORT D (9.74:10.73:12.26) (9.38:10.35:11.88))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_46_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.31:11.36:12.97) (9.88:10.91:12.52))
     (PORT CLK (4.37:4.82:5.50) (4.31:4.76:5.46))
     (PORT ALn (14.56:16.08:18.45) (13.09:14.42:16.47))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_45\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.86:7.56:8.63) (6.58:7.27:8.34))
     (PORT C (15.26:16.82:19.21) (14.70:16.24:18.63))
     (PORT D (5.96:6.57:7.50) (5.69:6.28:7.21))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.06:6.68:7.63) (5.83:6.44:7.39))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.80:6.39:7.30) (5.61:6.19:7.11))
     (PORT B (5.95:6.56:7.49) (5.79:6.39:7.33))
     (PORT C (6.75:7.44:8.49) (6.50:7.18:8.23))
     (PORT D (6.07:6.69:7.64) (5.83:6.44:7.39))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/component_state\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.57:5.03:5.75) (4.49:4.96:5.69))
     (PORT ALn (4.50:4.95:5.66) (4.44:4.90:5.63))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_56_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (8.10:8.93:10.20) (8.05:8.88:10.19))
     (PORT ALn (9.98:11.00:12.56) (9.85:10.88:12.48))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "GB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL1_INST\\)
 (DELAY
  (ABSOLUTE
     (PORT An (1.84:2.03:2.32) (2.02:2.23:2.56))
     (IOPATH An YSn (1.62:1.79:2.04) (1.54:1.70:1.95))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (2.13:2.13:2.13))
     (WIDTH (negedge An) (1.71:1.71:1.71))
     (SETUP (posedge ENn) (posedge An) (1.70:1.87:2.14))
     (SETUP (negedge ENn) (posedge An) (0:0:0))
     (HOLD (posedge ENn) (posedge An) (0.05:0.05:0.06))
     (HOLD (negedge ENn) (posedge An) (0.48:0.52:0.60))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_11\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.42:7.08:8.08) (6.17:6.81:7.82))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.80:5.29:6.05) (4.64:5.13:5.88))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un52_paddr_2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.28:8.02:9.16) (7.25:8.00:9.18))
     (PORT B (7.57:8.34:9.53) (7.53:8.31:9.54))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_9_i_o2_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.42:7.08:8.08) (6.19:6.83:7.84))
     (PORT B (10.45:11.51:13.15) (10.02:11.06:12.69))
     (PORT C (8.10:8.92:10.19) (7.85:8.67:9.95))
     (PORT D (3.04:3.35:3.83) (3.04:3.35:3.85))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNIOJ601\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.17:3.62) (2.82:3.12:3.57))
     (PORT B (2.91:3.21:3.67) (2.90:3.20:3.68))
     (PORT C (0.49:0.54:0.62) (0.49:0.54:0.62))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.55:3.92:4.50))
     (PORT CLK (4.75:5.23:5.97) (4.64:5.13:5.88))
     (PORT EN (15.01:16.54:18.89) (14.80:16.34:18.75))
     (PORT ALn (4.64:5.12:5.84) (4.57:5.04:5.79))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:7.56:8.63) (6.52:7.20:8.26))
     (PORT B (3.26:3.59:4.10) (3.16:3.49:4.00))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_248\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.47:7.14:8.15) (6.21:6.85:7.86))
     (PORT B (0.90:0.99:1.13) (0.92:1.01:1.16))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.70:5.18:5.92) (4.51:4.98:5.71))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (8.85:9.75:11.14) (8.79:9.71:11.14))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.83:9.73:11.11) (8.70:9.61:11.02))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (6.86:7.56:8.64) (6.84:7.55:8.66))
     (PORT ALn (4.71:5.19:5.93) (4.62:5.11:5.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_15\\)
 (DELAY
  (ABSOLUTE
     (PORT B (8.24:9.08:10.37) (7.91:8.73:10.02))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT B (3.51:3.87:4.42) (3.40:3.75:4.31))
     (PORT C (6.29:6.93:7.92) (6.11:6.74:7.74))
     (PORT D (8.75:9.65:11.02) (8.38:9.25:10.61))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB4\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.60:2.87:3.28) (2.67:2.94:3.38))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.53:0.61) (0.49:0.54:0.62))
     (PORT B (2.32:2.55:2.92) (2.30:2.54:2.91))
     (PORT C (4.49:4.95:5.65) (4.29:4.73:5.43))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_92\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_50\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.31:6.95:7.94) (6.19:6.84:7.84))
     (PORT B (13.71:15.11:17.26) (13.18:14.56:16.70))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.80:6.40:7.30) (5.58:6.16:7.07))
     (PORT B (9.25:10.19:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT B (6.96:7.67:8.76) (6.73:7.43:8.52))
     (PORT C (3.25:3.58:4.09) (3.15:3.48:3.99))
     (PORT D (8.11:8.94:10.21) (7.79:8.60:9.87))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT B (2.09:2.30:2.62) (2.07:2.29:2.62))
     (PORT C (7.65:8.43:9.63) (7.39:8.16:9.36))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (6.74:7.43:8.49) (6.50:7.18:8.24))
     (PORT C (6.48:7.14:8.16) (6.22:6.87:7.89))
     (PORT D (10.63:11.71:13.37) (10.14:11.19:12.84))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH B Y (2.94:3.33:3.81) (3.12:3.48:4.00))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.73:6.31:7.21) (5.60:6.18:7.09))
     (PORT B (6.21:6.85:7.82) (5.96:6.58:7.56))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.61:5.08:5.80) (4.52:4.99:5.73))
     (PORT EN (9.96:10.98:12.54) (9.80:10.83:12.42))
     (PORT ALn (4.76:5.24:5.99) (4.68:5.17:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.11:6.73:7.69) (5.86:6.47:7.42))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_35_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (15.16:16.71:19.08) (14.92:16.47:18.90))
     (PORT ALn (4.94:5.44:6.22) (5.01:5.53:6.35))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.39:3.87) (3.03:3.35:3.84))
     (PORT B (17.10:18.84:21.52) (16.42:18.13:20.80))
     (PORT C (0.90:0.99:1.13) (0.91:1.00:1.15))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.70:5.18:5.92) (4.55:5.03:5.77))
     (PORT B (6.39:7.05:8.05) (6.15:6.79:7.79))
     (PORT C (4.73:5.21:5.95) (4.50:4.96:5.69))
     (PORT D (3.67:4.05:4.62) (3.55:3.92:4.50))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.47:0.52:0.59))
     (PORT B (7.65:8.43:9.63) (7.34:8.11:9.30))
     (PORT C (8.85:9.76:11.14) (8.42:9.29:10.66))
     (PORT D (8.48:9.35:10.68) (8.19:9.05:10.38))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT B (7.87:8.67:9.90) (7.59:8.38:9.62))
     (PORT C (9.88:10.89:12.44) (9.50:10.49:12.04))
     (PORT D (9.77:10.77:12.29) (9.39:10.37:11.90))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.45:4.91:5.61) (4.24:4.69:5.38))
     (PORT B (2.99:3.30:3.77) (2.93:3.24:3.72))
     (PORT C (6.16:6.79:7.75) (5.95:6.57:7.54))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_153\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.50:4.96:5.66) (4.41:4.87:5.59))
     (PORT EN (12.01:13.24:15.12) (11.81:13.04:14.96))
     (PORT ALn (4.80:5.29:6.04) (4.70:5.19:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_41_set_RNIVFGK\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:3.26:3.72) (2.95:3.25:3.73))
     (PORT B (3.05:3.36:3.83) (2.96:3.27:3.76))
     (PORT C (2.96:3.26:3.73) (2.91:3.21:3.68))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/PREADY_0_sqmuxa_2_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.48:4.94:5.64) (4.32:4.77:5.47))
     (PORT B (4.77:5.25:6.00) (4.54:5.01:5.75))
     (PORT C (2.23:2.46:2.80) (2.21:2.44:2.80))
     (PORT D (2.97:3.27:3.74) (2.89:3.19:3.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.76:5.25:5.99) (4.66:5.14:5.90))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.86:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.97:10.99:12.55) (9.46:10.45:11.99))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT EN (10.09:11.12:12.70) (9.98:11.02:12.65))
     (PORT ALn (4.70:5.18:5.92) (4.62:5.10:5.85))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.34:4.79:5.47) (4.28:4.72:5.42))
     (PORT EN (12.39:13.65:15.59) (12.19:13.46:15.44))
     (PORT ALn (4.57:5.04:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_31\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/status_async_cycles_lm_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.73:7.42:8.48) (6.47:7.14:8.19))
     (PORT B (4.12:4.54:5.18) (3.95:4.36:5.00))
     (PORT C (5.14:5.67:6.47) (4.97:5.49:6.29))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_4\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.08:2.29:2.62) (2.02:2.23:2.56))
     (PORT B (5.95:6.56:7.49) (5.72:6.32:7.25))
     (PORT C (5.13:5.65:6.45) (4.95:5.46:6.27))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.82:6.41:7.32) (5.64:6.23:7.15))
     (PORT B (9.25:10.19:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_60_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.49:11.56:13.20) (10.05:11.09:12.73))
     (PORT CLK (4.37:4.82:5.50) (4.32:4.77:5.48))
     (PORT ALn (10.40:11.49:13.18) (9.32:10.27:11.73))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:6.28:7.17) (5.53:6.11:7.01))
     (PORT B (0.48:0.53:0.60) (0.48:0.54:0.61))
     (PORT C (9.81:10.81:12.35) (9.49:10.48:12.03))
     (PORT D (12.10:13.33:15.22) (11.86:13.10:15.03))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_26\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.23:4.66:5.32) (4.08:4.51:5.17))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_dms1\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.51:4.97:5.68) (4.44:4.90:5.62))
     (PORT EN (9.77:10.77:12.30) (9.72:10.73:12.31))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_13)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_1_RNIIGV43\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.53:7.20:8.22) (6.25:6.90:7.92))
     (PORT B (6.49:7.15:8.17) (6.23:6.88:7.89))
     (PORT C (4.17:4.59:5.25) (4.00:4.42:5.07))
     (PORT D (6.33:6.98:7.97) (6.05:6.68:7.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_25\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.57:0.63:0.72) (0.57:0.63:0.73))
     (PORT B (5.86:6.46:7.38) (5.63:6.21:7.13))
     (PORT C (2.14:2.35:2.69) (2.11:2.33:2.68))
     (PORT D (2.13:2.35:2.68) (2.08:2.29:2.63))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.27:4.70:5.37) (4.21:4.64:5.33))
     (PORT ALn (5.07:5.58:6.38) (5.11:5.64:6.47))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_lm_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.35:7.00:7.99) (6.11:6.74:7.74))
     (PORT B (4.19:4.62:5.28) (4.03:4.46:5.11))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_s_11\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.29:4.72:5.39) (4.14:4.57:5.25))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.52:4.98:5.69) (4.24:4.68:5.37))
     (PORT B (4.86:5.36:6.12) (4.71:5.20:5.97))
     (PORT C (4.12:4.54:5.19) (3.94:4.35:4.99))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_10\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.46:3.95) (3.13:3.46:3.97))
     (PORT B (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT C (9.29:10.24:11.70) (9.06:10.00:11.48))
     (PORT D (11.25:12.39:14.15) (11.07:12.22:14.02))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.92) (0.70:0.77:0.89))
     (PORT CLK (4.61:5.08:5.80) (4.53:5.00:5.74))
     (PORT EN (13.88:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/busy_7_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.72:5.20:5.94) (4.60:5.08:5.83))
     (PORT B (11.66:12.85:14.68) (11.32:12.50:14.34))
     (PORT C (8.14:8.97:10.25) (7.83:8.65:9.92))
     (PORT D (4.18:4.61:5.26) (3.99:4.41:5.06))
     (IOPATH A Y (2.73:3.25:3.71) (2.89:3.34:3.83))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_181\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_16\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.56:5.03:5.74) (4.46:4.92:5.65))
     (PORT EN (14.08:15.51:17.71) (13.83:15.27:17.52))
     (PORT ALn (4.87:5.36:6.12) (4.75:5.25:6.02))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.52:4.98:5.69) (4.24:4.68:5.37))
     (PORT B (4.23:4.67:5.33) (4.10:4.52:5.19))
     (PORT C (4.07:4.48:5.12) (3.94:4.34:4.99))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_1_sqmuxa_2_i_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (22.14:24.39:27.86) (21.76:24.02:27.56))
     (PORT B (9.22:10.16:11.60) (8.91:9.84:11.29))
     (PORT C (3.36:3.70:4.23) (3.26:3.60:4.13))
     (PORT D (7.65:8.43:9.63) (7.35:8.12:9.31))
     (IOPATH A Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH D Y (2.18:2.41:2.75) (2.17:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/enableTimestampGen\\)
 (DELAY
  (ABSOLUTE
     (PORT D (22.02:24.27:27.71) (21.63:23.88:27.40))
     (PORT CLK (4.59:5.06:5.78) (4.52:4.99:5.73))
     (PORT ALn (4.66:5.14:5.87) (4.60:5.07:5.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_temp_1_sqmuxa_1_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.16:5.69:6.50) (5.00:5.52:6.34))
     (PORT B (7.22:7.96:9.09) (6.96:7.68:8.82))
     (PORT C (6.23:6.87:7.84) (5.96:6.58:7.55))
     (PORT D (4.29:4.72:5.40) (4.10:4.53:5.20))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails_RNIVL541_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:3.83:4.37) (3.37:3.72:4.27))
     (PORT B (8.06:8.89:10.15) (7.77:8.58:9.84))
     (PORT C (4.42:4.87:5.56) (4.24:4.68:5.37))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/component_state_ns_0_i_a3_1_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:3.65:4.16) (3.22:3.55:4.08))
     (PORT B (10.45:11.51:13.15) (10.02:11.06:12.69))
     (PORT C (3.29:3.63:4.14) (3.21:3.54:4.06))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_24\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.23:4.66:5.32) (4.15:4.58:5.25))
     (PORT B (0.53:0.59:0.67) (0.53:0.59:0.68))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.57:4.25:4.85) (3.76:4.41:5.06))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.42:4.87:5.56) (4.16:4.59:5.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.80:6.40:7.31) (5.60:6.18:7.09))
     (PORT B (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT C (6.40:7.06:8.06) (6.10:6.73:7.73))
     (PORT D (13.33:14.69:16.78) (12.91:14.26:16.36))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_28\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_129\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_7_RNIKP5B7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.08:7.80:8.91) (6.85:7.56:8.68))
     (PORT B (10.02:11.04:12.61) (9.93:10.96:12.58))
     (PORT C (4.74:5.23:5.97) (4.57:5.05:5.79))
     (PORT D (6.85:7.55:8.62) (6.57:7.25:8.32))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:6.43:7.34) (5.58:6.16:7.06))
     (PORT B (8.79:9.69:11.06) (8.57:9.46:10.86))
     (PORT C (0.48:0.53:0.61) (0.49:0.54:0.62))
     (PORT D (7.25:7.99:9.13) (7.21:7.96:9.13))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.62:5.09:5.81) (4.53:5.00:5.73))
     (PORT EN (16.84:18.56:21.20) (16.50:18.22:20.91))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.03:5.54:6.33) (4.84:5.34:6.13))
     (PORT B (4.27:4.71:5.37) (4.14:4.57:5.25))
     (PORT C (9.95:10.97:12.53) (9.62:10.62:12.19))
     (PORT D (6.63:7.30:8.34) (6.32:6.97:8.00))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_16)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_125\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.59:14.98:17.10) (13.27:14.65:16.81))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.67:5.15:5.88) (4.56:5.04:5.78))
     (PORT B (5.82:6.41:7.32) (5.64:6.23:7.15))
     (PORT C (8.82:9.72:11.10) (8.49:9.38:10.76))
     (PORT D (7.96:8.78:10.02) (7.60:8.39:9.63))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_4_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.31:6.96:7.95) (6.32:6.97:8.00))
     (PORT ALn (6.58:7.25:8.28) (6.58:7.27:8.34))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.88:7.58:8.66) (6.60:7.29:8.36))
     (PORT B (4.76:5.25:5.99) (4.64:5.12:5.88))
     (PORT C (5.87:6.47:7.39) (5.63:6.21:7.13))
     (PORT D (5.76:6.35:7.25) (5.57:6.15:7.06))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_263\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.12:6.75:7.71) (6.00:6.63:7.61))
     (PORT B (16.44:18.12:20.69) (16.01:17.68:20.29))
     (PORT C (11.64:12.83:14.65) (11.19:12.35:14.17))
     (PORT D (13.67:15.06:17.20) (13.09:14.46:16.59))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.39:4.84:5.53) (4.32:4.77:5.48))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.09:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.31:7.20) (5.57:6.15:7.06))
     (PORT B (6.34:6.99:7.98) (6.12:6.75:7.75))
     (PORT C (6.17:6.80:7.76) (5.94:6.55:7.52))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.34:4.78:5.46) (4.29:4.73:5.43))
     (PORT ALn (9.87:10.88:12.42) (9.78:10.80:12.39))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNIGMCU\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (2.97:3.28:3.77))
     (PORT B (3.00:3.30:3.77) (2.97:3.28:3.76))
     (PORT C (0.49:0.54:0.62) (0.50:0.55:0.63))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_13_i_a3_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.16:5.69:6.50) (5.00:5.52:6.34))
     (PORT B (8.77:9.66:11.03) (8.51:9.40:10.78))
     (PORT C (11.69:12.88:14.71) (11.26:12.43:14.26))
     (PORT D (6.18:6.81:7.78) (6.01:6.63:7.61))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.26:10.20:11.65) (8.96:9.89:11.35))
     (PORT CLK (4.80:5.29:6.04) (4.69:5.18:5.94))
     (PORT EN (8.95:9.86:11.26) (8.81:9.73:11.17))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (PORT SLn (15.83:17.48:20.06) (14.29:15.75:17.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.55:11.62:13.27) (10.34:11.42:13.10))
     (PORT CLK (4.59:5.05:5.77) (4.53:5.00:5.73))
     (PORT EN (9.15:10.09:11.52) (9.07:10.01:11.49))
     (PORT ALn (4.79:5.28:6.03) (4.71:5.20:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_25)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_27\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.75:6.34:7.24) (5.57:6.15:7.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.47:4.92:5.62) (4.39:4.85:5.57))
     (PORT EN (10.51:11.58:13.23) (10.37:11.45:13.14))
     (PORT ALn (4.71:5.20:5.93) (4.65:5.14:5.89))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.80:7.49:8.56) (6.51:7.19:8.25))
     (PORT CLK (4.59:5.06:5.78) (4.50:4.97:5.70))
     (PORT EN (7.67:8.46:9.66) (7.67:8.46:9.71))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (PORT SLn (11.38:12.54:14.32) (11.21:12.38:14.21))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_85)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.53:9.40:10.74) (8.23:9.09:10.43))
     (PORT CLK (4.63:5.10:5.82) (4.54:5.01:5.75))
     (PORT EN (11.85:13.06:14.91) (11.75:12.97:14.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.86:6.45:7.37) (5.67:6.26:7.18))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.22:10.16:11.61) (8.62:9.51:10.92))
     (PORT CLK (4.60:5.07:5.80) (4.50:4.97:5.70))
     (PORT EN (14.28:15.74:17.97) (14.02:15.48:17.76))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.16:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.73:6.31:7.21) (5.48:6.05:6.94))
     (PORT B (2.55:2.81:3.21) (2.46:2.71:3.11))
     (PORT C (6.51:7.18:8.20) (6.28:6.94:7.96))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.40:7.06:8.06) (6.24:6.89:7.91))
     (PORT B (6.60:7.27:8.30) (6.37:7.03:8.07))
     (PORT C (8.32:9.17:10.48) (7.97:8.80:10.09))
     (PORT D (6.86:7.56:8.64) (6.56:7.24:8.31))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.13:10.06:11.49) (8.76:9.67:11.10))
     (PORT B (3.26:3.60:4.11) (3.13:3.46:3.97))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.67:9.56:10.91) (8.43:9.31:10.69))
     (PORT B (4.01:4.42:5.04) (3.84:4.24:4.86))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.84:6.43:7.34) (5.60:6.18:7.09))
     (PORT B (0.94:1.04:1.19) (0.95:1.05:1.20))
     (PORT C (6.02:6.64:7.58) (5.77:6.37:7.31))
     (PORT D (6.92:7.63:8.71) (6.65:7.34:8.43))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.62:7.29:8.33) (6.39:7.05:8.09))
     (PORT B (6.11:6.73:7.69) (5.83:6.43:7.38))
     (PORT C (8.17:9.01:10.29) (7.83:8.65:9.92))
     (PORT D (25.92:28.57:32.62) (25.43:28.08:32.22))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (2.47:2.73:3.11) (2.61:2.88:3.31))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.51:7.43) (5.75:6.35:7.28))
     (PORT B (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT C (9.19:10.13:11.57) (8.94:9.88:11.33))
     (PORT D (11.49:12.67:14.47) (11.26:12.43:14.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_14\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.19:5.71:6.53) (5.26:5.81:6.66))
     (PORT B (13.75:15.15:17.30) (13.44:14.84:17.02))
     (PORT C (7.92:8.73:9.97) (7.67:8.47:9.72))
     (PORT D (6.97:7.68:8.77) (6.69:7.39:8.47))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (8.11:8.94:10.21) (7.81:8.62:9.89))
     (PORT C (6.48:7.14:8.16) (6.22:6.87:7.88))
     (PORT D (10.63:11.71:13.37) (10.14:11.19:12.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.09:8.92:10.18) (7.77:8.58:9.84))
     (PORT CLK (4.56:5.02:5.73) (4.46:4.93:5.65))
     (PORT EN (14.88:16.40:18.73) (14.60:16.12:18.50))
     (PORT ALn (4.83:5.32:6.07) (4.73:5.22:5.99))
     (PORT SLn (12.44:13.71:15.65) (12.18:13.45:15.43))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.61:8.39:9.58) (7.40:8.17:9.37))
     (PORT B (3.10:3.42:3.90) (3.00:3.31:3.80))
     (PORT C (6.39:7.04:8.04) (6.11:6.74:7.74))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.46:9.32:10.65) (8.17:9.02:10.35))
     (PORT B (6.24:6.88:7.86) (5.99:6.61:7.59))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/ReadInterrupt_0_sqmuxa_2_i_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.01:2.22:2.53) (2.02:2.24:2.57))
     (PORT B (4.94:5.45:6.22) (4.75:5.24:6.02))
     (PORT C (5.95:6.56:7.49) (5.71:6.30:7.23))
     (PORT D (1.68:1.85:2.12) (1.76:1.94:2.23))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH D Y (2.47:2.73:3.11) (2.61:2.88:3.31))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.78:10.78:12.31) (9.33:10.30:11.82))
     (PORT B (4.96:5.46:6.24) (4.78:5.28:6.05))
     (PORT C (12.63:13.92:15.90) (12.13:13.39:15.36))
     (PORT D (10.18:11.22:12.81) (9.75:10.77:12.35))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_162\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.82) (2.97:3.28:3.77))
     (PORT B (4.11:4.53:5.18) (3.97:4.38:5.02))
     (PORT C (13.42:14.79:16.89) (12.93:14.28:16.38))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_2539_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.45:10.41:11.89) (9.04:9.98:11.46))
     (PORT CLK (4.34:4.79:5.47) (4.29:4.74:5.44))
     (PORT ALn (5.34:5.89:6.76) (4.65:5.13:5.86))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.20:6.84:7.81) (5.97:6.59:7.56))
     (PORT B (6.20:6.83:7.80) (5.96:6.58:7.55))
     (PORT C (4.86:5.35:6.11) (4.73:5.22:5.99))
     (PORT D (11.49:12.66:14.46) (11.06:12.21:14.01))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/apb_is_reset_RNIQDSK\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.46:3.81:4.36) (3.34:3.69:4.23))
     (PORT B (11.72:12.91:14.75) (11.49:12.69:14.56))
     (PORT C (6.46:7.12:8.14) (6.18:6.82:7.83))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:3.27:3.73) (2.89:3.19:3.66))
     (PORT B (24.75:27.27:31.15) (24.09:26.60:30.52))
     (PORT C (16.61:18.31:20.91) (15.97:17.63:20.23))
     (PORT D (11.01:12.14:13.86) (10.61:11.72:13.44))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.68:6.26:7.15) (5.49:6.06:6.95))
     (PORT B (8.74:9.63:11.00) (8.44:9.32:10.70))
     (PORT C (5.90:6.51:7.43) (5.68:6.27:7.20))
     (PORT D (5.13:5.65:6.45) (4.95:5.46:6.27))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.29:3.76) (2.97:3.28:3.76))
     (PORT B (6.23:6.87:7.85) (6.04:6.66:7.65))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.84:5.33:6.09) (4.63:5.11:5.86))
     (PORT B (4.88:5.38:6.14) (4.71:5.20:5.96))
     (PORT C (10.67:11.76:13.43) (10.21:11.27:12.93))
     (PORT D (19.22:21.18:24.19) (18.93:20.90:23.98))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH D Y (2.47:2.73:3.11) (2.61:2.88:3.31))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.53:7.20:8.22) (6.35:7.01:8.04))
     (PORT B (6.22:6.86:7.83) (5.96:6.58:7.55))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_35_set_RNIFIDO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.25:3.72) (2.89:3.19:3.66))
     (PORT B (3.07:3.38:3.86) (3.05:3.36:3.86))
     (PORT C (0.51:0.56:0.64) (0.50:0.55:0.64))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_34_set_RNILOBL\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.17:3.62) (2.82:3.12:3.58))
     (PORT B (3.00:3.30:3.77) (2.97:3.28:3.77))
     (PORT C (2.89:3.18:3.64) (2.84:3.14:3.60))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.37:4.81:5.50) (4.30:4.75:5.45))
     (PORT EN (6.85:7.54:8.62) (6.84:7.55:8.66))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNI1S2V\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.87:5.37:6.13) (4.75:5.24:6.01))
     (PORT B (2.89:3.18:3.64) (2.84:3.14:3.60))
     (PORT C (2.87:3.17:3.62) (2.82:3.12:3.58))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_62\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_14\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.02:6.63:7.57) (5.81:6.42:7.37))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (24.20:26.67:30.46) (23.50:25.95:29.77))
     (PORT CLK (4.66:5.14:5.87) (4.55:5.02:5.76))
     (PORT EN (12.83:14.14:16.15) (12.56:13.86:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.46:19.25:21.98) (16.72:18.46:21.18))
     (PORT CLK (4.31:4.75:5.42) (4.25:4.70:5.39))
     (PORT EN (8.92:9.83:11.23) (8.85:9.77:11.21))
     (PORT ALn (4.58:5.05:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_126\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.88:15.29:17.47) (13.44:14.84:17.03))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_265\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_36_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.21:4.64:5.30) (4.08:4.51:5.17))
     (PORT B (15.20:16.75:19.13) (14.54:16.06:18.43))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_22\\)
 (DELAY
  (ABSOLUTE
     (PORT B (9.64:10.62:12.13) (9.31:10.28:11.80))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_39_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.27:9.12:10.41) (7.95:8.78:10.07))
     (PORT B (14.20:15.65:17.87) (13.68:15.11:17.34))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_224\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (9.64:10.63:12.14) (9.26:10.22:11.73))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.47:7.13:8.14) (6.24:6.89:7.90))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/component_state_RNIT8HJ\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.28:8.03:9.17) (7.07:7.80:8.95))
     (PORT B (4.19:4.62:5.27) (4.04:4.46:5.11))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_60_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.17:10.11:11.54) (8.86:9.79:11.23))
     (PORT B (16.85:18.57:21.20) (16.42:18.13:20.81))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.55:7.23:8.30))
     (PORT B (10.89:12.00:13.70) (10.49:11.58:13.28))
     (PORT C (2.26:2.49:2.85) (2.19:2.41:2.77))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_1_rs_RNIRAIK\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.29:3.76) (2.97:3.28:3.76))
     (PORT B (4.05:4.46:5.09) (3.90:4.30:4.93))
     (PORT C (3.03:3.34:3.81) (2.97:3.28:3.76))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_RNO_1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.54:7.21:8.23) (6.27:6.92:7.94))
     (PORT B (7.83:8.63:9.86) (7.59:8.38:9.61))
     (PORT C (5.68:6.26:7.15) (5.54:6.12:7.02))
     (PORT D (8.35:9.20:10.50) (7.93:8.76:10.05))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_5_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.21:4.64:5.30) (4.08:4.51:5.17))
     (PORT B (15.20:16.75:19.13) (14.54:16.06:18.43))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_159\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.13:3.45:3.94) (3.08:3.40:3.90))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.03:3.34:3.82) (2.98:3.29:3.78))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_155\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.37:4.81:5.50) (4.30:4.75:5.45))
     (PORT EN (6.85:7.54:8.62) (6.84:7.55:8.66))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\LED_RECORDING_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.03:22.08:25.21) (20.04:22.13:25.39))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1_RGB6\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.69:2.97:3.39) (2.75:3.04:3.49))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.06:3.37:3.85) (3.02:3.33:3.82))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.13:4.56:5.20) (3.96:4.37:5.01))
     (PORT B (2.32:2.55:2.92) (2.30:2.54:2.91))
     (PORT C (4.49:4.94:5.65) (4.29:4.73:5.43))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.89:5.38:6.15) (4.76:5.26:6.03))
     (PORT B (0.50:0.56:0.64) (0.51:0.56:0.64))
     (PORT C (6.40:7.06:8.06) (6.10:6.73:7.72))
     (PORT D (13.18:14.53:16.59) (12.70:14.02:16.09))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_54_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.53:7.20:8.22) (6.26:6.91:7.93))
     (PORT CLK (4.35:4.80:5.48) (4.31:4.76:5.46))
     (PORT ALn (10.35:11.43:13.12) (9.28:10.23:11.68))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT B (6.23:6.87:7.84) (5.97:6.59:7.56))
     (PORT C (6.55:7.22:8.25) (6.32:6.98:8.01))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.67:15.06:17.20) (13.09:14.46:16.59))
     (PORT B (12.91:14.23:16.25) (12.48:13.78:15.81))
     (PORT C (6.00:6.61:7.55) (5.74:6.34:7.27))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.26:6.90:7.88) (6.08:6.71:7.70))
     (PORT B (2.98:3.29:3.75) (2.94:3.25:3.72))
     (PORT C (5.67:6.25:7.14) (5.45:6.01:6.90))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.86:0.94:1.08) (0.88:0.97:1.12))
     (PORT B (6.29:6.93:7.91) (6.05:6.68:7.66))
     (PORT C (6.41:7.07:8.07) (6.22:6.87:7.88))
     (PORT D (8.29:9.14:10.44) (8.01:8.85:10.15))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\SCLK_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.37:4.82:5.50) (4.32:4.77:5.47))
     (PORT ALn (4.93:5.43:6.21) (5.00:5.52:6.34))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (2.95:3.25:3.73))
     (PORT B (20.97:23.11:26.39) (20.43:22.56:25.88))
     (PORT C (13.35:14.72:16.81) (12.87:14.21:16.30))
     (PORT D (7.01:7.72:8.82) (6.76:7.47:8.57))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.61:0.68:0.78))
     (PORT CLK (4.57:5.03:5.75) (4.50:4.96:5.70))
     (PORT EN (5.48:6.04:6.90) (5.50:6.08:6.97))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.76:7.45:8.50) (6.46:7.13:8.18))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (9.16:10.10:11.53) (9.04:9.98:11.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.83:15.24:17.40) (13.48:14.88:17.07))
     (PORT CLK (4.68:5.16:5.89) (4.59:5.06:5.81))
     (PORT EN (8.74:9.63:11.00) (8.66:9.56:10.97))
     (PORT ALn (4.88:5.37:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.09:4.51:5.15) (3.94:4.35:4.99))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.78:5.26:6.01) (4.67:5.15:5.91))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.55:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.48:7.15:8.16) (6.27:6.93:7.95))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.40:2.74) (2.10:2.32:2.66))
     (PORT B (16.61:18.30:20.90) (15.81:17.46:20.03))
     (PORT C (7.98:8.79:10.04) (7.66:8.45:9.70))
     (PORT D (6.77:7.47:8.53) (6.50:7.18:8.24))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.60:7.28:8.31) (6.41:7.07:8.12))
     (PORT B (0.47:0.52:0.59) (0.48:0.53:0.60))
     (PORT C (9.19:10.13:11.57) (8.94:9.88:11.33))
     (PORT D (11.49:12.67:14.47) (11.26:12.43:14.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_1_sqmuxa_i_1_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.81:5.30:6.05) (4.67:5.15:5.91))
     (PORT B (14.78:16.29:18.60) (14.52:16.03:18.39))
     (PORT C (9.08:10.01:11.43) (8.64:9.54:10.95))
     (PORT D (5.69:6.27:7.16) (5.48:6.05:6.94))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_52_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.38:3.72:4.25) (3.28:3.62:4.15))
     (PORT B (12.83:14.13:16.14) (12.27:13.55:15.55))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.73:10.72:12.24) (9.33:10.31:11.83))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_RNII1E02\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.51:3.87:4.42) (3.39:3.75:4.30))
     (PORT B (6.94:7.65:8.73) (6.71:7.40:8.49))
     (PORT C (2.14:2.36:2.70) (2.08:2.29:2.63))
     (PORT D (6.46:7.12:8.13) (6.18:6.83:7.83))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg_RNO\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.85:10.85:12.39) (9.33:10.31:11.82))
     (PORT B (12.06:13.30:15.18) (11.58:12.79:14.67))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_request_for_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.46:2.81) (2.15:2.37:2.72))
     (PORT B (7.18:7.91:9.03) (6.88:7.60:8.72))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\stamp0_spi_miso_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.55:2.81:3.21) (2.86:3.16:3.63))
     (IOPATH A Y (0.75:0.83:0.95) (0.80:0.88:1.01))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/status_temp_overwrittenVal_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.69:10.68:12.20) (9.38:10.35:11.88))
     (PORT B (3.58:3.94:4.50) (3.48:3.84:4.40))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.69:5.17:5.90) (4.58:5.06:5.81))
     (PORT EN (12.41:13.67:15.62) (12.22:13.49:15.48))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.62:5.10:5.82) (4.54:5.01:5.75))
     (PORT EN (10.69:11.78:13.45) (10.59:11.69:13.42))
     (PORT ALn (4.82:5.32:6.07) (4.73:5.22:5.99))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.76:0.87))
     (PORT CLK (4.78:5.26:6.01) (4.67:5.16:5.92))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.28:3.74) (2.93:3.23:3.71))
     (PORT B (3.74:4.13:4.71) (3.67:4.05:4.65))
     (PORT C (3.13:3.45:3.94) (3.03:3.35:3.84))
     (PORT D (3.11:3.43:3.92) (3.11:3.44:3.94))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.08:2.29:2.61) (2.02:2.23:2.56))
     (PORT B (3.37:3.71:4.24) (3.27:3.62:4.15))
     (PORT C (8.05:8.87:10.13) (7.71:8.51:9.77))
     (PORT D (7.12:7.85:8.97) (6.88:7.60:8.72))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.95:8.76:10.00) (7.66:8.46:9.70))
     (PORT B (10.40:11.46:13.08) (9.94:10.98:12.60))
     (PORT C (7.46:8.22:9.39) (7.26:8.01:9.19))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/config_RNI6A0E1\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.04:8.86:10.12) (7.79:8.60:9.87))
     (PORT B (4.26:4.69:5.36) (4.15:4.58:5.26))
     (PORT C (6.43:7.09:8.10) (6.13:6.77:7.76))
     (PORT D (2.88:3.17:3.62) (2.81:3.10:3.56))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.94:3.24:3.70) (3.15:3.48:4.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.45:4.91:5.60) (4.24:4.68:5.37))
     (PORT B (3.01:3.31:3.78) (2.95:3.25:3.73))
     (PORT C (6.22:6.85:7.83) (5.99:6.61:7.59))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.59:2.96) (2.31:2.55:2.93))
     (PORT B (2.19:2.41:2.75) (2.12:2.34:2.69))
     (PORT C (9.09:10.02:11.44) (8.80:9.72:11.15))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_6\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.40:3.75:4.28) (3.34:3.69:4.23))
     (PORT B (0.60:0.66:0.75) (0.58:0.64:0.74))
     (PORT C (9.41:10.37:11.84) (9.09:10.04:11.52))
     (PORT D (10.50:11.57:13.21) (10.13:11.19:12.84))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.31:7.20) (5.51:6.08:6.98))
     (PORT B (7.16:7.89:9.02) (6.93:7.65:8.78))
     (PORT C (2.24:2.46:2.81) (2.16:2.39:2.74))
     (PORT D (2.24:2.47:2.82) (2.23:2.47:2.83))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_60_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.84:5.34:6.10) (4.64:5.13:5.88))
     (PORT CLK (4.19:4.62:5.28) (4.15:4.59:5.26))
     (PORT ALn (14.85:16.40:18.81) (13.33:14.69:16.78))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_65\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynceventpulldowncounter_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.08:3.39:3.87) (3.06:3.38:3.88))
     (PORT B (3.19:3.52:4.02) (3.09:3.41:3.91))
     (PORT C (4.46:4.92:5.62) (4.31:4.76:5.46))
     (IOPATH A Y (0.67:0.98:1.11) (0.78:0.98:1.13))
     (IOPATH B Y (1.79:2.41:2.75) (1.84:2.39:2.75))
     (IOPATH C Y (1.31:1.73:1.98) (1.24:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.32:6.96:7.95) (6.10:6.74:7.73))
     (PORT B (6.48:7.15:8.16) (6.25:6.91:7.92))
     (PORT C (6.55:7.21:8.24) (6.30:6.96:7.98))
     (PORT D (6.15:6.77:7.74) (5.89:6.51:7.47))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.16:2.38:2.72) (2.11:2.33:2.68))
     (PORT B (10.67:11.76:13.43) (10.28:11.35:13.02))
     (PORT C (17.30:19.07:21.77) (16.66:18.40:21.11))
     (PORT D (5.18:5.71:6.52) (4.98:5.50:6.31))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_48\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.45:4.90:5.60) (4.39:4.84:5.56))
     (PORT EN (6.85:7.54:8.62) (6.84:7.55:8.66))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_17_i_o2_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.61:5.08:5.81) (4.46:4.93:5.65))
     (PORT B (7.80:8.60:9.82) (7.44:8.21:9.42))
     (PORT C (7.14:7.87:8.99) (6.88:7.60:8.72))
     (PORT D (0.92:1.01:1.16) (0.93:1.02:1.17))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (3.15:3.47:3.96) (3.37:3.72:4.27))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_156\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.89:6.49:7.41) (5.63:6.21:7.13))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/N_2536_set_RNIE1C8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.67) (2.90:3.20:3.68))
     (PORT B (3.04:3.35:3.83) (2.98:3.29:3.77))
     (PORT C (0.51:0.56:0.64) (0.50:0.56:0.64))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.39:11.45:13.07) (10.17:11.23:12.88))
     (PORT CLK (4.41:4.86:5.55) (4.34:4.80:5.50))
     (PORT EN (10.48:11.55:13.19) (10.34:11.42:13.10))
     (PORT ALn (4.68:5.16:5.89) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_4\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.96:8.77:10.01) (7.58:8.36:9.60))
     (PORT B (8.87:9.78:11.16) (8.55:9.44:10.83))
     (PORT C (5.86:6.46:7.37) (5.62:6.20:7.12))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_49_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.00:18.73:21.40) (16.37:18.08:20.74))
     (PORT CLK (4.29:4.72:5.39) (4.24:4.68:5.37))
     (PORT ALn (10.45:11.54:13.24) (9.38:10.34:11.81))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.68:5.16:5.89) (4.58:5.06:5.80))
     (PORT EN (22.83:25.16:28.73) (22.32:24.65:28.28))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.82) (3.01:3.32:3.81))
     (PORT B (4.20:4.63:5.29) (4.05:4.47:5.13))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_254\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_20\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.80:6.40:7.31) (5.61:6.19:7.11))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_198\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT B (9.24:10.19:11.63) (8.95:9.88:11.34))
     (PORT C (8.60:9.48:10.82) (8.42:9.29:10.66))
     (IOPATH A Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.74:10.73:12.25) (9.37:10.34:11.87))
     (PORT B (12.63:13.92:15.89) (12.13:13.39:15.36))
     (PORT C (4.00:4.40:5.03) (3.81:4.20:4.82))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_2537_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.71:7.39:8.44) (6.44:7.11:8.16))
     (PORT CLK (4.28:4.72:5.39) (4.24:4.68:5.37))
     (PORT ALn (12.90:14.25:16.35) (11.59:12.78:14.59))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.21:4.64:5.30) (4.16:4.59:5.26))
     (PORT ALn (6.52:7.18:8.20) (6.51:7.19:8.24))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.74:8.53:9.74) (7.46:8.24:9.45))
     (PORT B (4.14:4.56:5.21) (3.98:4.40:5.04))
     (PORT C (2.87:3.17:3.62) (2.81:3.10:3.56))
     (PORT D (9.49:10.46:11.95) (9.13:10.08:11.57))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.98:5.49:6.27) (5.05:5.57:6.39))
     (PORT CLK (4.68:5.16:5.89) (4.59:5.07:5.81))
     (PORT EN (7.79:8.58:9.80) (7.75:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_107)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2_1_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT B (6.07:6.69:7.64) (5.82:6.43:7.38))
     (PORT C (8.41:9.26:10.58) (8.27:9.13:10.48))
     (PORT D (10.81:11.91:13.60) (10.70:11.81:13.55))
     (IOPATH A Y (3.20:3.52:4.02) (3.38:3.73:4.28))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.60:5.07:5.79) (4.49:4.96:5.69))
     (PORT EN (12.41:13.67:15.62) (12.22:13.49:15.48))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.29:6.93:7.91) (6.02:6.65:7.63))
     (PORT B (4.40:4.85:5.54) (4.25:4.69:5.38))
     (PORT C (0.79:0.87:0.99) (0.80:0.89:1.02))
     (PORT D (2.21:2.43:2.78) (2.14:2.36:2.71))
     (IOPATH A Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH D Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_65)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.70:6.28:7.18) (5.54:6.12:7.02))
     (PORT B (6.07:6.69:7.64) (5.82:6.42:7.37))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_43)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (9.19:10.12:11.56) (8.84:9.76:11.20))
     (PORT C (7.31:8.06:9.20) (7.04:7.78:8.92))
     (PORT D (10.21:11.26:12.86) (9.77:10.79:12.38))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.34:4.79:5.47) (4.28:4.72:5.42))
     (PORT EN (12.39:13.65:15.59) (12.19:13.46:15.44))
     (PORT ALn (4.57:5.04:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.15:4.57:5.22) (3.98:4.39:5.04))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.81:9.71:11.09) (8.70:9.61:11.03))
     (PORT CLK (4.81:5.30:6.05) (4.69:5.18:5.95))
     (PORT EN (17.21:18.96:21.65) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT EN (8.33:9.18:10.48) (8.30:9.16:10.51))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_21)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.35:4.80:5.48) (4.29:4.74:5.44))
     (PORT EN (5.25:5.78:6.60) (5.31:5.86:6.72))
     (PORT ALn (4.62:5.09:5.82) (4.55:5.02:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.87:6.46:7.38) (5.59:6.18:7.09))
     (PORT B (18.32:20.19:23.06) (17.83:19.68:22.58))
     (PORT C (13.35:14.72:16.81) (12.86:14.20:16.30))
     (PORT D (7.01:7.72:8.82) (6.76:7.47:8.57))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_81)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_220\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB2\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.59:2.86:3.27) (2.66:2.93:3.37))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.84:11.94:13.64) (10.42:11.50:13.19))
     (PORT B (7.61:8.38:9.58) (7.36:8.12:9.32))
     (PORT C (5.76:6.35:7.25) (5.57:6.15:7.06))
     (IOPATH A Y (2.98:3.28:3.75) (3.08:3.41:3.91))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\RXSM_SODS_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNI0A811\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.02:3.32:3.80) (2.95:3.26:3.74))
     (PORT B (3.07:3.38:3.86) (3.05:3.36:3.86))
     (PORT C (2.89:3.18:3.64) (2.81:3.11:3.56))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg_RNI48CK\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:7.18:8.20) (6.36:7.02:8.06))
     (PORT B (21.97:24.21:27.65) (21.07:23.26:26.69))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.88:5.59))
     (PORT EN (10.20:11.24:12.83) (10.12:11.18:12.83))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.09:5.83))
     (PORT SLn (17.23:18.99:21.69) (16.81:18.56:21.29))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.03:2.24:2.56) (2.04:2.25:2.58))
     (PORT B (2.12:2.34:2.67) (2.06:2.27:2.61))
     (PORT C (7.84:8.64:9.87) (7.54:8.32:9.55))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_53_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.78:9.68:11.06) (8.37:9.24:10.60))
     (PORT CLK (4.25:4.69:5.36) (4.20:4.63:5.32))
     (PORT ALn (5.35:5.91:6.78) (4.67:5.14:5.87))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT B (0.85:0.93:1.07) (0.87:0.96:1.10))
     (PORT C (7.65:8.43:9.63) (7.39:8.16:9.37))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_2_sqmuxa_1_0_a2_0_a2_RNI2K0M\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.35:9.21:10.51) (8.03:8.87:10.17))
     (PORT B (7.65:8.43:9.62) (7.36:8.12:9.32))
     (PORT C (3.36:3.71:4.23) (3.24:3.58:4.11))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT EN (11.22:12.36:14.12) (11.07:12.23:14.03))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.79:16.29:18.61) (14.01:15.46:17.74))
     (PORT CLK (4.34:4.79:5.46) (4.30:4.75:5.45))
     (PORT EN (8.50:9.37:10.70) (8.45:9.33:10.70))
     (PORT ALn (4.49:4.95:5.66) (4.44:4.90:5.62))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.85:5.34:6.10) (4.71:5.20:5.96))
     (PORT B (5.90:6.50:7.43) (5.69:6.29:7.21))
     (PORT C (6.50:7.16:8.18) (6.25:6.91:7.92))
     (PORT D (5.98:6.59:7.52) (5.72:6.32:7.25))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.52:4.98:5.68) (4.46:4.92:5.65))
     (PORT EN (7.18:7.92:9.04) (7.17:7.91:9.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_RNIC38O1\[0\]_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_81\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.39:10.34:11.81) (9.04:9.98:11.45))
     (PORT B (8.00:8.82:10.07) (7.73:8.53:9.79))
     (PORT C (6.05:6.66:7.61) (5.77:6.37:7.31))
     (PORT D (7.03:7.75:8.85) (6.73:7.43:8.53))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D P (3.33:4.10:4.68) (3.55:4.26:4.89))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_41\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.65:7.33:8.37) (6.40:7.07:8.11))
     (PORT B (16.45:18.13:20.70) (15.77:17.41:19.98))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (2.18:2.41:2.75) (2.17:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.92:8.73:9.97) (7.65:8.44:9.69))
     (PORT B (0.92:1.02:1.16) (0.94:1.04:1.20))
     (PORT C (5.97:6.58:7.51) (5.79:6.39:7.33))
     (PORT D (5.80:6.39:7.29) (5.60:6.18:7.09))
     (IOPATH A Y (2.90:3.19:3.65) (2.98:3.29:3.77))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH D Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.38:7.04:8.04) (6.11:6.75:7.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_11_RNIPSAP7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.84:7.54:8.61) (6.61:7.30:8.37))
     (PORT B (12.64:13.93:15.91) (12.12:13.38:15.35))
     (PORT C (6.43:7.08:8.09) (6.19:6.84:7.84))
     (PORT D (6.33:6.97:7.96) (6.02:6.64:7.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynceventpulldowncounter\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.69:0.78) (0.63:0.69:0.79))
     (PORT CLK (4.41:4.86:5.55) (4.36:4.82:5.53))
     (PORT ALn (4.49:4.95:5.65) (4.45:4.91:5.63))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_18_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.86:5.35:6.11) (4.89:5.40:6.19))
     (PORT ALn (4.82:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.69:5.17:5.90) (4.59:5.06:5.81))
     (PORT EN (12.41:13.68:15.62) (12.22:13.49:15.48))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_RNO\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.90:10.91:12.46) (9.50:10.49:12.04))
     (PORT B (5.27:5.81:6.63) (5.09:5.62:6.45))
     (PORT C (3.99:4.39:5.02) (3.80:4.20:4.81))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_46)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.13:4.55:5.19) (3.97:4.39:5.03))
     (PORT B (2.08:2.29:2.62) (2.02:2.23:2.56))
     (PORT C (0.86:0.94:1.08) (0.88:0.97:1.12))
     (PORT D (13.43:14.79:16.90) (12.99:14.34:16.45))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_10\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.43:8.18:9.35) (7.40:8.17:9.37))
     (PORT B (7.28:8.02:9.16) (7.25:8.00:9.18))
     (PORT C (9.54:10.52:12.01) (9.42:10.40:11.94))
     (PORT D (6.61:7.28:8.32) (6.37:7.04:8.07))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.31:4.75:5.42) (4.25:4.70:5.39))
     (PORT ALn (4.93:5.43:6.20) (4.98:5.50:6.31))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_9_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.83:5.33:6.08) (4.86:5.37:6.16))
     (PORT ALn (4.91:5.41:6.18) (4.96:5.48:6.28))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.66:12.85:14.67) (11.17:12.34:14.16))
     (PORT CLK (4.64:5.11:5.84) (4.55:5.03:5.77))
     (PORT EN (12.17:13.41:15.32) (11.97:13.22:15.17))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (PORT SLn (13.32:14.70:16.87) (12.06:13.29:15.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_5\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/un6_enable_3_RNITPHU\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.49:3.85:4.39) (3.50:3.87:4.43))
     (PORT B (4.66:5.14:5.86) (4.50:4.97:5.70))
     (PORT C (2.21:2.43:2.78) (2.12:2.34:2.68))
     (PORT D (3.40:3.75:4.28) (3.33:3.68:4.22))
     (IOPATH A Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH B Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH D Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_32_rs_RNI895F\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (2.97:3.28:3.77))
     (PORT B (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT C (0.51:0.56:0.64) (0.50:0.55:0.64))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.16:5.68:6.49) (4.97:5.49:6.30))
     (PORT B (2.31:2.55:2.91) (2.21:2.44:2.80))
     (PORT C (0.50:0.56:0.63) (0.50:0.55:0.64))
     (PORT D (6.61:7.28:8.32) (6.36:7.02:8.05))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (22.83:25.16:28.73) (22.32:24.65:28.28))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.33:3.67:4.20) (3.23:3.57:4.10))
     (PORT B (14.42:15.89:18.15) (14.08:15.55:17.84))
     (PORT C (9.96:10.98:12.53) (9.54:10.53:12.08))
     (PORT D (13.24:14.59:16.66) (12.71:14.03:16.10))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.98:3.28:3.75) (3.08:3.41:3.91))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.71:7.39:8.44) (6.43:7.10:8.15))
     (PORT B (2.87:3.16:3.61) (2.80:3.09:3.55))
     (PORT C (6.02:6.63:7.58) (5.80:6.41:7.35))
     (PORT D (12.73:14.02:16.02) (12.33:13.62:15.62))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_161\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_100\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_134\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1_RGB5\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.66:2.93:3.35) (2.72:3.01:3.45))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.49:2.84) (2.18:2.41:2.76))
     (PORT B (0.84:0.92:1.05) (0.86:0.95:1.09))
     (PORT C (6.39:7.04:8.04) (6.22:6.87:7.88))
     (PORT D (2.15:2.37:2.70) (2.10:2.32:2.66))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.06:1.17:1.34) (1.07:1.18:1.36))
     (PORT B (2.17:2.39:2.73) (2.10:2.31:2.66))
     (PORT C (0.52:0.58:0.66) (0.52:0.57:0.66))
     (PORT D (2.08:2.29:2.62) (2.02:2.23:2.56))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_13_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.66:17.26:19.71) (15.25:16.84:19.32))
     (PORT B (14.08:15.52:17.73) (13.80:15.24:17.49))
     (PORT C (16.10:17.74:20.26) (15.34:16.93:19.43))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_40_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.87:9.78:11.17) (8.48:9.36:10.74))
     (PORT B (16.66:18.36:20.97) (15.97:17.64:20.24))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.23:15.68:17.90) (13.61:15.02:17.24))
     (PORT CLK (4.40:4.85:5.54) (4.33:4.78:5.48))
     (PORT EN (8.44:9.31:10.63) (8.40:9.28:10.65))
     (PORT ALn (4.69:5.17:5.91) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_17_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.18:2.40:2.74) (2.12:2.34:2.68))
     (PORT B (2.24:2.47:2.82) (2.17:2.39:2.75))
     (PORT C (7.22:7.96:9.09) (6.96:7.69:8.82))
     (PORT D (0.86:0.95:1.08) (0.88:0.97:1.12))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.37:2.61:2.98) (2.26:2.50:2.87))
     (PORT B (6.47:7.13:8.14) (6.16:6.81:7.81))
     (PORT C (10.28:11.33:12.94) (9.84:10.86:12.47))
     (PORT D (18.47:20.35:23.24) (18.25:20.16:23.13))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_29\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.34:2.67) (2.07:2.28:2.62))
     (PORT B (6.95:7.66:8.75) (6.71:7.41:8.50))
     (PORT C (2.13:2.34:2.68) (2.12:2.34:2.68))
     (PORT D (4.06:4.48:5.12) (3.92:4.33:4.96))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.96:8.78:10.02) (7.64:8.44:9.68))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (12.17:13.41:15.31) (11.91:13.15:15.09))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_26\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.74:8.84) (6.77:7.47:8.57))
     (PORT B (4.95:5.45:6.23) (4.78:5.27:6.05))
     (PORT C (7.94:8.75:9.99) (7.64:8.44:9.68))
     (PORT D (6.38:7.03:8.03) (6.12:6.75:7.75))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_10\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT B (4.56:5.03:5.74) (4.37:4.82:5.53))
     (PORT C (6.22:6.86:7.83) (6.03:6.65:7.63))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:6.54:7.47) (5.76:6.36:7.30))
     (PORT B (9.25:10.20:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.93:9.84:11.24) (8.52:9.41:10.79))
     (PORT B (5.81:6.41:7.32) (5.62:6.21:7.13))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.39:18.06:20.62) (16.41:18.12:20.79))
     (PORT CLK (4.60:5.07:5.79) (4.49:4.96:5.69))
     (PORT EN (10.84:11.94:13.64) (10.69:11.80:13.54))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_60\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.35:10.31:11.77) (9.03:9.97:11.44))
     (PORT B (24.34:26.82:30.63) (23.27:25.70:29.49))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails_RNIVL541\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.50:0.55:0.63) (0.50:0.55:0.63))
     (PORT B (6.05:6.66:7.61) (5.78:6.38:7.32))
     (PORT C (3.16:3.48:3.98) (3.14:3.47:3.98))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.06:11.09:12.67) (9.73:10.75:12.33))
     (PORT B (3.03:3.34:3.82) (2.98:3.29:3.78))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.61:0.68:0.78))
     (PORT CLK (4.88:5.38:6.14) (4.76:5.26:6.04))
     (PORT EN (11.30:12.45:14.22) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.41:7.06:8.06) (6.14:6.78:7.78))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (11.29:12.44:14.21) (11.11:12.26:14.07))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_53_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.65:7.32:8.36) (6.36:7.03:8.06))
     (PORT B (18.52:20.41:23.30) (18.02:19.90:22.83))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.98:9.90:11.30) (8.62:9.51:10.92))
     (PORT B (12.04:13.27:15.15) (11.71:12.93:14.84))
     (PORT C (2.25:2.48:2.83) (2.22:2.45:2.81))
     (PORT D (8.11:8.93:10.20) (7.80:8.61:9.88))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_15\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_42_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.20:13.44:15.35) (11.68:12.89:14.80))
     (PORT CLK (4.39:4.83:5.52) (4.34:4.79:5.49))
     (PORT ALn (14.94:16.50:18.93) (13.53:14.91:17.03))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_3_RNI0UMH4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.70:7.38:8.43) (6.41:7.08:8.13))
     (PORT B (5.81:6.41:7.32) (5.60:6.18:7.09))
     (PORT C (4.09:4.50:5.14) (3.91:4.31:4.95))
     (PORT D (7.15:7.88:9.00) (6.86:7.57:8.69))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D P (3.33:4.10:4.68) (3.55:4.26:4.89))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.53:0.60) (0.48:0.54:0.61))
     (PORT B (9.60:10.58:12.08) (9.27:10.23:11.74))
     (PORT C (6.47:7.13:8.14) (6.32:6.98:8.00))
     (PORT D (8.99:9.90:11.31) (8.60:9.49:10.89))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_39)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_51_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.71:7.40:8.45) (6.45:7.12:8.17))
     (PORT CLK (4.22:4.65:5.31) (4.17:4.61:5.29))
     (PORT ALn (17.40:19.22:22.05) (15.82:17.43:19.91))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_177\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_23\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.55:2.91) (2.20:2.43:2.79))
     (PORT B (6.66:7.34:8.38) (6.43:7.10:8.15))
     (PORT C (9.13:10.06:11.49) (9.07:10.02:11.50))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:6.91:7.89) (6.05:6.67:7.66))
     (PORT B (5.41:5.96:6.80) (5.21:5.75:6.60))
     (PORT C (10.13:11.17:12.75) (9.79:10.81:12.40))
     (PORT D (2.17:2.39:2.73) (2.10:2.32:2.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.99:5.50:6.28) (4.85:5.36:6.15))
     (PORT B (6.01:6.62:7.56) (5.78:6.38:7.32))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.86:0.95:1.08) (0.88:0.98:1.12))
     (PORT B (5.97:6.58:7.51) (5.74:6.34:7.27))
     (PORT C (2.92:3.22:3.67) (2.83:3.12:3.58))
     (PORT D (5.84:6.44:7.35) (5.59:6.17:7.08))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.43:11.50:13.13) (10.21:11.27:12.93))
     (PORT CLK (4.81:5.30:6.05) (4.69:5.18:5.95))
     (PORT EN (8.95:9.86:11.26) (8.81:9.73:11.17))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (PORT SLn (15.83:17.48:20.05) (14.29:15.75:17.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.63:5.11:5.83) (4.50:4.96:5.69))
     (PORT B (15.96:17.59:20.09) (15.20:16.78:19.25))
     (PORT C (9.72:10.71:12.23) (9.36:10.33:11.85))
     (PORT D (10.56:11.64:13.29) (10.18:11.24:12.90))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_5_i_0_0_a0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.14:6.76:7.72) (6.00:6.63:7.61))
     (PORT B (7.68:8.47:9.67) (7.42:8.19:9.40))
     (IOPATH A Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.70:7.39:8.44) (6.68:7.38:8.46))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (20.52:22.61:25.83) (19.99:22.07:25.32))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (PORT SLn (14.61:16.10:18.39) (14.29:15.77:18.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.12:3.44:3.93) (3.07:3.39:3.89))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_250\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.43:9.29:10.60) (8.14:8.99:10.32))
     (PORT B (7.07:7.80:8.90) (6.76:7.46:8.56))
     (PORT C (7.57:8.34:9.53) (7.27:8.03:9.21))
     (PORT D (7.15:7.88:9.00) (6.83:7.54:8.65))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.76:5.25:5.99) (4.64:5.13:5.88))
     (PORT EN (7.80:8.59:9.81) (7.75:8.56:9.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_s_387_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_37)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_25\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.14:6.77:7.73) (6.00:6.62:7.60))
     (PORT B (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.57:4.25:4.85) (3.76:4.41:5.06))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.42:4.87:5.56) (4.16:4.59:5.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:6.54:7.47) (5.72:6.32:7.25))
     (PORT B (8.65:9.53:10.89) (8.33:9.20:10.56))
     (PORT C (11.66:12.85:14.67) (11.24:12.41:14.24))
     (PORT D (10.83:11.94:13.63) (10.44:11.53:13.23))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_RNO\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.03:6.64:7.59) (5.77:6.37:7.30))
     (PORT B (2.98:3.28:3.75) (2.97:3.28:3.76))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.25:4.68:5.35) (4.20:4.64:5.33))
     (PORT ALn (4.91:5.41:6.18) (4.96:5.48:6.28))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_25\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.66:12.85:14.68) (11.42:12.61:14.47))
     (PORT B (6.16:6.79:7.76) (5.93:6.54:7.51))
     (PORT C (8.90:9.81:11.20) (8.57:9.46:10.86))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails_RNI0D491_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.42:4.87:5.56) (4.24:4.68:5.37))
     (PORT B (6.46:7.12:8.13) (6.20:6.85:7.86))
     (PORT C (3.47:3.83:4.37) (3.37:3.72:4.27))
     (PORT D (8.56:9.43:10.77) (8.28:9.14:10.49))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_1_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.56:7.24:8.31))
     (PORT B (11.06:12.19:13.93) (10.62:11.73:13.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.51:4.97:5.68) (4.44:4.90:5.63))
     (PORT EN (11.86:13.07:14.92) (11.55:12.75:14.63))
     (PORT ALn (4.66:5.14:5.87) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_38_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.92:5.43:6.20) (4.96:5.47:6.28))
     (PORT ALn (11.12:12.26:14.00) (10.96:12.11:13.89))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.50:10.47:11.96) (9.15:10.10:11.59))
     (PORT B (8.46:9.32:10.64) (8.14:8.99:10.32))
     (PORT C (5.96:6.57:7.50) (5.77:6.37:7.31))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.84:6.44:7.35) (5.63:6.22:7.14))
     (PORT B (0.46:0.51:0.58) (0.47:0.52:0.59))
     (PORT C (12.02:13.25:15.13) (11.82:13.05:14.97))
     (PORT D (8.40:9.26:10.58) (8.27:9.13:10.48))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.26:3.60:4.11) (3.17:3.50:4.02))
     (PORT B (9.80:10.80:12.33) (9.51:10.50:12.04))
     (PORT C (6.19:6.83:7.79) (5.93:6.54:7.51))
     (PORT D (8.27:9.11:10.40) (7.93:8.76:10.05))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.68:7.36:8.40) (6.40:7.06:8.10))
     (PORT CLK (4.32:4.76:5.43) (4.27:4.72:5.41))
     (PORT ALn (6.52:7.19:8.21) (6.51:7.18:8.24))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_183\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.05:6.67:7.62) (5.77:6.37:7.31))
     (PORT B (2.07:2.28:2.61) (2.02:2.23:2.56))
     (PORT C (12.36:13.62:15.56) (11.96:13.20:15.15))
     (PORT D (6.24:6.88:7.86) (6.07:6.71:7.69))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.73:8.52:9.73) (7.44:8.22:9.43))
     (PORT B (8.63:9.51:10.86) (8.29:9.15:10.50))
     (PORT C (6.52:7.19:8.21) (6.20:6.84:7.85))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.74:0.81:0.93) (0.71:0.78:0.90))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.03:5.77))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.91:10.92:12.47) (9.54:10.53:12.09))
     (PORT B (15.17:16.72:19.09) (14.60:16.12:18.50))
     (PORT C (0.90:0.99:1.13) (0.92:1.01:1.16))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.77:14.07:16.07) (12.50:13.80:15.84))
     (PORT CLK (4.70:5.18:5.92) (4.60:5.08:5.83))
     (PORT EN (8.48:9.35:10.68) (8.43:9.31:10.68))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/status_async_cycles_cry\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.13:3.45:3.94) (3.08:3.40:3.91))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/spi\/count_s_389_CC_3\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_47_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.65:7.33:8.37) (6.63:7.32:8.40))
     (PORT ALn (6.50:7.17:8.19) (6.51:7.18:8.24))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\MISO_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.54:8.24:9.72) (8.03:8.76:10.20))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\MISO_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\MISO_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.43:2.76:3.32) (2.46:2.78:3.32))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.25:9.10:10.39) (7.94:8.76:10.05))
     (PORT CLK (4.65:5.12:5.85) (4.56:5.03:5.77))
     (PORT EN (14.88:16.40:18.73) (14.60:16.12:18.50))
     (PORT ALn (4.83:5.32:6.07) (4.73:5.22:5.99))
     (PORT SLn (12.44:13.71:15.66) (12.18:13.45:15.43))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.12:8.95:10.22) (7.84:8.66:9.94))
     (PORT CLK (4.45:4.91:5.60) (4.38:4.84:5.55))
     (PORT EN (15.17:16.72:19.09) (14.77:16.31:18.72))
     (PORT ALn (4.75:5.23:5.98) (4.67:5.16:5.92))
     (PORT SLn (5.65:6.22:7.10) (5.65:6.24:7.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_async_cycles\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.62:5.09:5.82) (4.54:5.01:5.75))
     (PORT EN (7.13:7.86:8.98) (7.12:7.86:9.01))
     (PORT ALn (4.60:5.07:5.79) (4.54:5.01:5.75))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/status_dms2_overwrittenVal_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.15:5.68:6.49) (4.97:5.48:6.29))
     (PORT B (3.03:3.34:3.82) (2.98:3.29:3.78))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/component_state_ns_i_a3_0_o2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.55:3.91:4.47) (3.50:3.86:4.43))
     (PORT B (3.62:3.99:4.56) (3.55:3.92:4.49))
     (PORT C (3.40:3.75:4.28) (3.29:3.63:4.17))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.90:0.99:1.13) (0.91:1.01:1.16))
     (PORT B (15.70:17.31:19.76) (15.31:16.91:19.40))
     (PORT C (8.21:9.05:10.33) (7.87:8.69:9.97))
     (PORT D (5.85:6.45:7.36) (5.64:6.22:7.14))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_46_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.91:8.72:9.96) (7.63:8.43:9.67))
     (PORT B (14.25:15.71:17.94) (13.66:15.08:17.30))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_29\\)
 (DELAY
  (ABSOLUTE
     (PORT B (8.00:8.82:10.07) (7.70:8.50:9.76))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.00:7.72:8.81) (6.70:7.39:8.48))
     (PORT B (2.87:3.16:3.61) (2.80:3.09:3.55))
     (PORT C (5.94:6.55:7.48) (5.72:6.31:7.25))
     (PORT D (8.81:9.71:11.09) (8.48:9.36:10.74))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_19_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.00:8.81:10.06) (7.70:8.50:9.75))
     (PORT B (12.81:14.12:16.13) (12.34:13.62:15.63))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.30:3.77) (2.93:3.23:3.71))
     (PORT B (4.05:4.46:5.10) (3.94:4.35:4.99))
     (PORT C (11.68:12.88:14.71) (11.31:12.49:14.33))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_269\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_41_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (13.25:14.60:16.67) (13.04:14.39:16.52))
     (PORT ALn (4.85:5.35:6.11) (4.91:5.43:6.23))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.54) (3.53:3.90:4.48))
     (PORT B (11.70:12.90:14.73) (11.32:12.50:14.34))
     (PORT C (6.26:6.89:7.87) (6.08:6.71:7.70))
     (PORT D (6.69:7.37:8.41) (6.40:7.06:8.10))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_16_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.13:13.37:15.26) (11.51:12.71:14.58))
     (PORT B (14.63:16.12:18.41) (14.31:15.80:18.13))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (7.80:8.60:9.82) (7.49:8.27:9.48))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.47:7.13:8.14) (6.24:6.89:7.90))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_111)
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\SCLK_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.59:17.19:19.63) (15.18:16.76:19.23))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.45:4.91:5.61) (4.24:4.68:5.37))
     (PORT B (3.01:3.31:3.79) (2.95:3.26:3.74))
     (PORT C (6.39:7.04:8.04) (6.16:6.80:7.80))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.92:3.22:3.68) (2.86:3.15:3.62))
     (PORT B (8.24:9.08:10.37) (7.95:8.78:10.08))
     (PORT C (6.26:6.89:7.87) (6.08:6.71:7.70))
     (PORT D (7.13:7.85:8.97) (6.88:7.60:8.72))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.55:3.92:4.50))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (19.04:20.98:23.96) (18.57:20.50:23.52))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.50:7.43) (5.65:6.24:7.16))
     (PORT B (6.92:7.63:8.71) (6.66:7.36:8.44))
     (PORT C (8.22:9.05:10.34) (8.01:8.84:10.14))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.28:11.33:12.94) (9.74:10.75:12.34))
     (PORT CLK (4.69:5.17:5.90) (4.60:5.08:5.83))
     (PORT EN (8.75:9.64:11.01) (8.68:9.59:11.00))
     (PORT ALn (4.66:5.13:5.86) (4.60:5.08:5.82))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.80:9.70:11.07) (8.66:9.56:10.97))
     (PORT CLK (4.60:5.07:5.79) (4.51:4.98:5.72))
     (PORT EN (14.31:15.77:18.00) (14.03:15.49:17.78))
     (PORT ALn (4.66:5.13:5.86) (4.60:5.08:5.82))
     (PORT SLn (12.69:14.01:16.08) (11.38:12.54:14.32))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.98:6.60:7.53) (5.77:6.38:7.31))
     (PORT B (2.99:3.29:3.76) (2.94:3.24:3.72))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_RNIEFPA\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.08:3.39:3.87) (3.08:3.40:3.90))
     (PORT B (2.98:3.29:3.76) (2.94:3.25:3.72))
     (PORT C (3.74:4.13:4.71) (3.67:4.05:4.65))
     (PORT D (3.11:3.43:3.92) (3.01:3.32:3.81))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\RXSM_SODS_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.54:8.24:9.72) (8.03:8.76:10.20))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\RXSM_SODS_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\RXSM_SODS_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.43:2.76:3.32) (2.46:2.78:3.32))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.54:7.21:8.23) (6.29:6.94:7.97))
     (PORT CLK (4.59:5.06:5.78) (4.50:4.97:5.70))
     (PORT EN (7.79:8.59:9.80) (7.75:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE ip_interface_inst)
 (DELAY
  (ABSOLUTE
     (PORT B (17.38:19.15:21.87) (16.70:18.44:21.15))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/status_async_cycles_s\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.12:3.44:3.93) (3.07:3.39:3.89))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:2.99:3.42) (2.62:2.90:3.32))
     (PORT B (6.38:7.03:8.03) (6.15:6.79:7.79))
     (PORT C (2.02:2.23:2.54) (2.03:2.24:2.57))
     (PORT D (10.89:12.00:13.71) (10.43:11.52:13.21))
     (IOPATH A Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH D Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT EN (12.55:13.83:15.80) (12.41:13.70:15.72))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.54:5.01:5.72) (4.47:4.93:5.66))
     (PORT EN (15.66:17.26:19.71) (15.38:16.99:19.49))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_component_state_14_i_o2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.11:6.74:7.69) (5.86:6.47:7.43))
     (PORT B (6.08:6.70:7.65) (5.92:6.54:7.50))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_45_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.14:10.08:11.51) (8.82:9.74:11.18))
     (PORT B (15.20:16.75:19.13) (14.54:16.06:18.43))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_42_rs_RNIT2TI\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:3.26:3.73) (2.97:3.28:3.76))
     (PORT B (3.10:3.41:3.90) (3.02:3.34:3.83))
     (PORT C (0.46:0.51:0.58) (0.47:0.52:0.59))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (2.58:2.85:3.25) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_61)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_227\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.70:5.18:5.92) (4.50:4.97:5.70))
     (PORT CLK (4.85:5.34:6.10) (4.74:5.23:6.00))
     (PORT EN (17.45:19.23:21.96) (17.05:18.83:21.60))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (8.09:8.92:10.18) (7.76:8.57:9.83))
     (PORT C (7.31:8.06:9.20) (7.04:7.78:8.92))
     (PORT D (10.63:11.71:13.37) (10.14:11.19:12.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.56:2.82:3.22) (2.58:2.85:3.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_12\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.81:15.22:17.39) (13.35:14.75:16.92))
     (PORT B (5.92:6.53:7.45) (5.66:6.25:7.17))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.61:5.08:5.80) (4.53:5.00:5.74))
     (PORT EN (13.87:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.68:5.16:5.89) (4.58:5.06:5.80))
     (PORT EN (9.16:10.09:11.52) (9.06:10.00:11.48))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0_0\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:3.26:3.73) (2.88:3.18:3.65))
     (PORT B (18.70:20.61:23.53) (17.90:19.76:22.67))
     (PORT C (8.59:9.47:10.81) (8.23:9.09:10.43))
     (PORT D (7.96:8.77:10.01) (7.57:8.36:9.60))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2_1_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.08:4.50:5.13) (3.92:4.33:4.97))
     (PORT B (6.53:7.20:8.22) (6.30:6.95:7.98))
     (PORT C (8.41:9.26:10.58) (8.27:9.13:10.48))
     (PORT D (10.81:11.91:13.60) (10.70:11.81:13.55))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (2.98:3.28:3.75) (3.08:3.41:3.91))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_98\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_147\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_18\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.98:8.79:10.04) (7.68:8.48:9.73))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.58:8.35:9.54) (7.30:8.06:9.25))
     (PORT B (18.36:20.24:23.11) (17.51:19.33:22.18))
     (PORT C (8.44:9.30:10.62) (8.17:9.02:10.35))
     (PORT D (8.98:9.89:11.30) (8.92:9.84:11.29))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_29_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.41:12.57:14.35) (11.21:12.38:14.20))
     (PORT ALn (6.50:7.17:8.18) (6.53:7.21:8.28))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_26_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.44:3.93) (3.07:3.39:3.88))
     (PORT B (14.78:16.29:18.60) (14.16:15.63:17.93))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.97:5.48:6.25) (4.79:5.29:6.07))
     (PORT CLK (4.34:4.78:5.46) (4.29:4.74:5.44))
     (PORT EN (6.56:7.23:8.25) (6.58:7.26:8.33))
     (PORT ALn (4.49:4.95:5.66) (4.44:4.90:5.62))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.55:5.02:5.73) (4.47:4.94:5.67))
     (PORT EN (14.15:15.59:17.81) (13.91:15.36:17.62))
     (PORT SLn (14.89:16.44:18.86) (13.47:14.85:16.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.16:4.58:5.23) (4.04:4.46:5.12))
     (PORT B (0.50:0.56:0.64) (0.51:0.56:0.64))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.57:4.25:4.85) (3.76:4.41:5.06))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.42:4.87:5.56) (4.16:4.59:5.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.55:8.32:9.50) (7.30:8.06:9.25))
     (PORT B (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT C (9.51:10.48:11.96) (9.35:10.32:11.84))
     (PORT D (11.25:12.39:14.15) (11.07:12.22:14.02))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_21\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.03:16.56:18.92) (14.71:16.25:18.64))
     (PORT B (8.76:9.65:11.02) (8.33:9.20:10.55))
     (PORT C (17.20:18.96:21.65) (16.81:18.56:21.29))
     (PORT D (16.32:17.99:20.54) (16.05:17.72:20.33))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.26:4.69:5.36) (4.13:4.56:5.23))
     (PORT B (0.47:0.52:0.59) (0.48:0.53:0.60))
     (PORT C (8.65:9.53:10.88) (8.45:9.33:10.71))
     (PORT D (7.25:7.99:9.13) (7.21:7.96:9.13))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.88:14.19:16.21) (12.21:13.49:15.47))
     (PORT CLK (4.63:5.11:5.83) (4.57:5.04:5.79))
     (PORT EN (13.43:14.80:16.90) (13.16:14.53:16.68))
     (PORT ALn (4.82:5.32:6.07) (4.73:5.22:5.99))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\ENABLE_MEMORY_LED_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\nCS1_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.50:7.43) (5.68:6.27:7.19))
     (PORT B (23.20:25.57:29.20) (22.16:24.46:28.07))
     (PORT C (6.68:7.36:8.41) (6.38:7.04:8.08))
     (PORT D (12.71:14.00:15.99) (12.24:13.52:15.51))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_13\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.96:6.57:7.50) (5.77:6.37:7.30))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_6\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.90:7.61:8.69) (6.60:7.29:8.37))
     (PORT B (10.80:11.90:13.59) (10.44:11.53:13.23))
     (PORT C (2.21:2.44:2.79) (2.15:2.38:2.73))
     (PORT D (2.22:2.44:2.79) (2.11:2.33:2.68))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_53)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.65:5.13:5.86) (4.58:5.06:5.81))
     (PORT EN (11.22:12.36:14.12) (11.07:12.23:14.03))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_128\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_12\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (7.24:7.98:9.11) (7.04:7.77:8.91))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.47:7.13:8.14) (6.24:6.89:7.90))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.46:3.95) (3.13:3.46:3.97))
     (PORT B (4.40:4.85:5.54) (4.25:4.69:5.39))
     (PORT C (12.55:13.83:15.79) (11.99:13.24:15.19))
     (PORT D (6.29:6.93:7.91) (6.02:6.65:7.63))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (2.95:3.25:3.71) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_ns_0_1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.06:9.98:11.40) (8.97:9.90:11.36))
     (PORT B (2.22:2.45:2.80) (2.16:2.39:2.74))
     (PORT C (4.21:4.64:5.30) (4.14:4.57:5.24))
     (PORT D (4.77:5.25:6.00) (4.54:5.01:5.75))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_46\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.81:3.10:3.55))
     (PORT B (2.10:2.32:2.65) (2.05:2.27:2.60))
     (PORT C (3.99:4.40:5.03) (3.84:4.24:4.86))
     (PORT D (10.40:11.46:13.09) (10.08:11.13:12.77))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:7.56:8.63) (6.52:7.20:8.26))
     (PORT B (5.66:6.23:7.12) (5.48:6.05:6.95))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_25_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.06:3.37:3.85) (3.00:3.32:3.81))
     (PORT B (14.69:16.19:18.49) (14.09:15.56:17.85))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/iPSELS_raw_1_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.52:6.09:6.95) (5.57:6.15:7.06))
     (PORT B (6.50:7.17:8.18) (6.14:6.78:7.77))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_29_RNIKHI89\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.05:6.66:7.61) (5.80:6.40:7.34))
     (PORT B (5.86:6.45:7.37) (5.63:6.21:7.13))
     (PORT C (5.72:6.30:7.19) (5.49:6.06:6.96))
     (PORT D (8.51:9.38:10.71) (8.23:9.09:10.43))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D P (3.33:4.10:4.68) (3.55:4.26:4.89))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.01:1.11:1.27) (1.01:1.11:1.28))
     (PORT B (15.77:17.38:19.85) (15.05:16.62:19.07))
     (PORT C (7.84:8.64:9.87) (7.57:8.36:9.59))
     (PORT D (9.91:10.92:12.47) (9.51:10.50:12.05))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.92) (0.70:0.77:0.89))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.03:5.77))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.96:13.18:15.06) (11.33:12.51:14.35))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT EN (12.51:13.79:15.75) (12.28:13.56:15.56))
     (PORT ALn (4.70:5.18:5.92) (4.62:5.10:5.85))
     (PORT SLn (18.34:20.25:23.24) (16.57:18.27:20.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.81:6.41:7.32) (5.63:6.22:7.14))
     (PORT B (4.06:4.48:5.11) (3.94:4.35:4.99))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.18:6.81:7.77) (5.96:6.58:7.55))
     (PORT B (9.16:10.09:11.52) (8.81:9.72:11.16))
     (PORT C (13.41:14.78:16.88) (12.92:14.27:16.37))
     (PORT D (8.83:9.73:11.11) (8.47:9.35:10.73))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.52:4.98:5.68) (4.45:4.91:5.63))
     (PORT EN (6.87:7.57:8.64) (6.87:7.59:8.71))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.69:0.80))
     (PORT CLK (4.33:4.77:5.45) (4.28:4.72:5.42))
     (PORT ALn (4.86:5.36:6.12) (4.93:5.44:6.24))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.91:5.41:6.18) (4.74:5.23:6.00))
     (PORT B (8.32:9.17:10.47) (8.01:8.84:10.14))
     (PORT C (7.03:7.75:8.85) (6.79:7.50:8.61))
     (PORT D (8.11:8.94:10.21) (7.75:8.56:9.82))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_26\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.67:5.15:5.88) (4.56:5.04:5.78))
     (PORT B (5.70:6.28:7.17) (5.54:6.12:7.02))
     (PORT C (8.82:9.72:11.10) (8.49:9.38:10.76))
     (PORT D (7.96:8.78:10.02) (7.60:8.39:9.63))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_component_state_17_i_o2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.06:6.68:7.63) (5.83:6.44:7.38))
     (PORT B (6.08:6.70:7.65) (5.92:6.54:7.50))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.35:2.68) (2.08:2.29:2.63))
     (PORT B (8.31:9.16:10.46) (8.04:8.88:10.19))
     (PORT C (0.84:0.93:1.06) (0.87:0.96:1.10))
     (PORT D (8.96:9.87:11.28) (8.61:9.51:10.91))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_9\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.02:5.53:6.32) (4.85:5.36:6.15))
     (PORT B (2.42:2.67:3.04) (2.31:2.56:2.93))
     (PORT C (8.95:9.86:11.27) (8.55:9.44:10.83))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/APBState\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.44:4.89:5.59) (4.38:4.84:5.55))
     (PORT ALn (4.62:5.09:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/prescaler_5\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.83:0.92:1.05) (0.85:0.94:1.08))
     (PORT B (2.23:2.46:2.81) (2.16:2.39:2.74))
     (PORT C (3.24:3.57:4.07) (3.13:3.46:3.97))
     (IOPATH A Y (0.67:0.98:1.11) (0.78:0.98:1.13))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (1.79:2.41:2.75) (1.84:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.87:6.47:7.39) (5.67:6.26:7.18))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.11:2.33:2.66) (2.05:2.27:2.60))
     (PORT B (2.16:2.38:2.72) (2.10:2.32:2.66))
     (PORT C (11.12:12.26:14.00) (10.65:11.76:13.49))
     (PORT D (15.62:17.22:19.66) (14.83:16.38:18.79))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.33:3.67:4.19) (3.23:3.57:4.09))
     (PORT B (0.54:0.60:0.68) (0.53:0.59:0.68))
     (PORT C (6.19:6.83:7.80) (5.93:6.54:7.51))
     (PORT D (8.26:9.11:10.40) (7.93:8.76:10.05))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE AND2_2)
 (DELAY
  (ABSOLUTE
     (PORT A (13.01:14.34:16.38) (12.39:13.68:15.69))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_56)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un10_count_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:3.65:4.16) (3.20:3.53:4.05))
     (PORT B (4.17:4.59:5.24) (4.01:4.43:5.08))
     (PORT C (3.01:3.32:3.79) (2.90:3.20:3.67))
     (PORT D (2.17:2.39:2.73) (2.09:2.31:2.65))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.94:4.34:4.95) (3.87:4.27:4.90))
     (PORT B (2.08:2.29:2.61) (2.02:2.23:2.56))
     (PORT C (3.25:3.58:4.09) (3.15:3.48:3.99))
     (PORT D (7.68:8.47:9.67) (7.40:8.17:9.38))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_257\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2_1_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.58:0.67) (0.53:0.59:0.67))
     (PORT B (4.30:4.74:5.42) (4.09:4.52:5.18))
     (PORT C (8.40:9.26:10.58) (8.27:9.13:10.48))
     (PORT D (10.81:11.91:13.60) (10.70:11.81:13.55))
     (IOPATH A Y (3.20:3.52:4.02) (3.38:3.73:4.28))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT B (13.89:15.30:17.48) (13.34:14.73:16.90))
     (PORT C (8.60:9.47:10.82) (8.22:9.08:10.42))
     (PORT D (3.07:3.38:3.86) (3.05:3.36:3.86))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.78) (0.62:0.69:0.79))
     (PORT CLK (4.38:4.83:5.52) (4.33:4.78:5.49))
     (PORT ALn (13.89:15.31:17.48) (13.62:15.04:17.26))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.47:4.92:5.62) (4.39:4.85:5.57))
     (PORT EN (10.51:11.58:13.23) (10.37:11.45:13.14))
     (PORT ALn (4.71:5.20:5.93) (4.65:5.14:5.89))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_2_sqmuxa_1_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (22.38:24.66:28.17) (22.01:24.30:27.88))
     (PORT B (3.47:3.83:4.37) (3.37:3.72:4.27))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.25:9.09:10.38) (7.97:8.80:10.09))
     (PORT B (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT C (5.99:6.60:7.53) (5.77:6.37:7.31))
     (PORT D (6.49:7.15:8.16) (6.26:6.91:7.93))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.41:4.86:5.56) (4.34:4.79:5.50))
     (PORT EN (7.18:7.92:9.04) (7.17:7.91:9.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_189\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.46:4.91:5.61) (4.39:4.84:5.56))
     (PORT EN (5.48:6.04:6.90) (5.50:6.08:6.97))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_185\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.18:11.22:12.81) (9.88:10.91:12.51))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_pwdata\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.78:16.29:18.60) (14.01:15.47:17.75))
     (PORT B (10.21:11.25:12.85) (9.84:10.86:12.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/status_async_cycles_cry\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.17:4.60:5.25) (4.04:4.46:5.12))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/ReadInterrupt_0_sqmuxa_2_i_0_a2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.53:3.88:4.44) (3.42:3.77:4.33))
     (PORT B (22.55:24.85:28.38) (22.20:24.51:28.13))
     (PORT C (6.19:6.82:7.79) (5.94:6.56:7.52))
     (PORT D (3.32:3.66:4.17) (3.22:3.55:4.08))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.30:3.77) (2.99:3.30:3.78))
     (PORT B (3.05:3.36:3.83) (3.01:3.32:3.81))
     (PORT C (4.89:5.39:6.15) (4.72:5.22:5.98))
     (PORT D (3.13:3.44:3.93) (3.04:3.35:3.85))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.69:0.78) (0.63:0.69:0.79))
     (PORT CLK (4.56:5.03:5.74) (4.49:4.96:5.69))
     (PORT EN (5.48:6.04:6.90) (5.50:6.08:6.97))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.14:6.77:7.73) (6.00:6.62:7.60))
     (PORT B (3.09:3.40:3.88) (3.03:3.35:3.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.12:4.54:5.19) (3.97:4.38:5.03))
     (PORT B (5.06:5.57:6.36) (4.90:5.41:6.21))
     (PORT C (4.52:4.98:5.68) (4.29:4.74:5.43))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/component_state\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.37:4.81:5.50) (4.30:4.74:5.44))
     (PORT ALn (4.60:5.06:5.78) (4.54:5.01:5.75))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.22:4.65:5.31) (4.16:4.59:5.27))
     (PORT ALn (4.81:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.45:15.92:18.18) (13.84:15.28:17.53))
     (PORT B (14.11:15.55:17.75) (13.60:15.02:17.23))
     (PORT C (2.20:2.43:2.77) (2.13:2.35:2.69))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.45:4.90:5.60) (4.37:4.82:5.53))
     (PORT EN (14.15:15.59:17.81) (13.91:15.36:17.62))
     (PORT SLn (14.89:16.44:18.86) (13.47:14.85:16.95))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/ss_n_buffer\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.77:0.85:0.97) (0.77:0.85:0.98))
     (PORT CLK (4.51:4.97:5.67) (4.44:4.90:5.62))
     (PORT ALn (4.59:5.06:5.77) (4.52:4.99:5.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_110\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.01:5.52:6.31) (4.86:5.36:6.15))
     (PORT B (8.32:9.16:10.47) (8.01:8.84:10.14))
     (PORT C (8.83:9.73:11.11) (8.41:9.29:10.66))
     (PORT D (11.91:13.12:14.99) (11.48:12.68:14.55))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_14\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.03:16.56:18.92) (14.71:16.25:18.64))
     (PORT B (4.44:4.89:5.59) (4.25:4.69:5.39))
     (PORT C (6.03:6.64:7.58) (5.84:6.45:7.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_RF_MUX")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_rf_mux)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
     (IOPATH RCOSC_25_50MHZ CLKOUT (5.22:5.76:6.57) (5.50:6.07:6.96))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX0")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gp_mux_0)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
     (IOPATH VCO315 CLKOUT (5.10:5.62:6.42) (5.44:6.01:6.90))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD1")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gpd_1)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (6.13:6.76:7.72) (5.67:6.26:7.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_SYNCB_GEN")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_syncb_gen)
 )
 (CELL
 (CELLTYPE "CCC_CONFIG")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_ccc_config)
 (DELAY
  (ABSOLUTE
     (PORT PCLK (1.50:1.66:1.89) (1.68:1.85:2.13))
     (PORT PRESET_N (1.44:1.59:1.82) (1.62:1.79:2.06))
     (PORT PSEL (1.55:1.71:1.95) (1.74:1.92:2.21))
     (PORT PWRITE (1.39:1.54:1.75) (1.58:1.74:2.00))
     (PORT PENABLE (1.53:1.69:1.93) (1.73:1.91:2.19))
     (PORT PWDATA[0] (1.48:1.64:1.87) (1.70:1.88:2.16))
     (PORT PWDATA[1] (1.47:1.62:1.85) (1.69:1.86:2.14))
     (PORT PWDATA[2] (1.48:1.63:1.86) (1.70:1.87:2.15))
     (PORT PWDATA[3] (1.48:1.64:1.87) (1.70:1.88:2.16))
     (PORT PWDATA[4] (1.48:1.63:1.86) (1.70:1.88:2.15))
     (PORT PWDATA[5] (1.47:1.63:1.86) (1.70:1.87:2.15))
     (PORT PWDATA[6] (1.46:1.61:1.84) (1.69:1.86:2.14))
     (PORT PWDATA[7] (1.48:1.63:1.86) (1.70:1.87:2.15))
     (PORT PADDR[2] (1.46:1.61:1.84) (1.68:1.86:2.13))
     (PORT PADDR[3] (1.46:1.61:1.83) (1.68:1.85:2.13))
     (PORT PADDR[4] (1.45:1.60:1.83) (1.67:1.85:2.12))
     (PORT PADDR[5] (1.45:1.60:1.83) (1.67:1.85:2.12))
     (PORT PADDR[6] (1.45:1.59:1.82) (1.67:1.84:2.11))
     (PORT PADDR[7] (1.45:1.60:1.83) (1.67:1.85:2.12))
     (IOPATH PCLK PRDATA[0] (23.82:26.25:29.97) (24.49:27.04:31.03))
     (IOPATH PCLK PRDATA[1] (24.00:26.45:30.21) (25.55:28.21:32.37))
     (IOPATH PCLK PRDATA[2] (24.20:26.67:30.45) (24.92:27.52:31.57))
     (IOPATH PCLK PRDATA[3] (23.61:26.02:29.71) (23.56:26.02:29.85))
     (IOPATH PCLK PRDATA[4] (23.72:26.14:29.85) (24.70:27.27:31.29))
     (IOPATH PCLK PRDATA[5] (25.27:27.84:31.80) (26.04:28.75:32.99))
     (IOPATH PCLK PRDATA[6] (24.20:26.67:30.45) (24.60:27.17:31.17))
     (IOPATH PCLK PRDATA[7] (24.01:26.46:30.22) (24.46:27.00:30.98))
  )
 )
 (TIMINGCHECK
     (SETUP (posedge PADDR[2]) (posedge PCLK) (19.57:21.57:24.63))
     (SETUP (negedge PADDR[2]) (posedge PCLK) (15.04:16.57:18.93))
     (HOLD (posedge PADDR[2]) (posedge PCLK) (4.73:5.21:5.95))
     (HOLD (negedge PADDR[2]) (posedge PCLK) (4.73:5.21:5.95))
     (SETUP (posedge PADDR[3]) (posedge PCLK) (19.58:21.58:24.64))
     (SETUP (negedge PADDR[3]) (posedge PCLK) (19.79:21.81:24.91))
     (HOLD (posedge PADDR[3]) (posedge PCLK) (4.94:5.44:6.21))
     (HOLD (negedge PADDR[3]) (posedge PCLK) (5.18:5.71:6.52))
     (SETUP (posedge PADDR[4]) (posedge PCLK) (12.80:14.11:16.12))
     (SETUP (negedge PADDR[4]) (posedge PCLK) (14.36:15.83:18.08))
     (HOLD (posedge PADDR[4]) (posedge PCLK) (5.02:5.53:6.32))
     (HOLD (negedge PADDR[4]) (posedge PCLK) (4.85:5.34:6.10))
     (SETUP (posedge PADDR[5]) (posedge PCLK) (12.19:13.43:15.34))
     (SETUP (negedge PADDR[5]) (posedge PCLK) (14.36:15.83:18.08))
     (HOLD (posedge PADDR[5]) (posedge PCLK) (5.02:5.53:6.32))
     (HOLD (negedge PADDR[5]) (posedge PCLK) (4.67:5.14:5.87))
     (SETUP (posedge PADDR[6]) (posedge PCLK) (12.68:13.98:15.96))
     (SETUP (negedge PADDR[6]) (posedge PCLK) (13.95:15.37:17.55))
     (HOLD (posedge PADDR[6]) (posedge PCLK) (4.98:5.49:6.27))
     (HOLD (negedge PADDR[6]) (posedge PCLK) (5.24:5.78:6.60))
     (SETUP (posedge PADDR[7]) (posedge PCLK) (10.36:11.42:13.04))
     (SETUP (negedge PADDR[7]) (posedge PCLK) (14.09:15.53:17.74))
     (HOLD (posedge PADDR[7]) (posedge PCLK) (5.24:5.78:6.60))
     (HOLD (negedge PADDR[7]) (posedge PCLK) (5.11:5.63:6.43))
     (WIDTH (posedge PCLK) (2.30:2.54:2.92))
     (WIDTH (negedge PCLK) (2.22:2.45:2.80))
     (SETUP (posedge PENABLE) (posedge PCLK) (15.14:16.68:19.05))
     (SETUP (negedge PENABLE) (posedge PCLK) (11.70:12.89:14.72))
     (HOLD (posedge PENABLE) (posedge PCLK) (5.24:5.78:6.60))
     (HOLD (negedge PENABLE) (posedge PCLK) (5.24:5.78:6.60))
     (RECOVERY (posedge PRESET_N) (posedge PCLK) (13.23:14.58:16.66))
     (RECOVERY (negedge PRESET_N) (posedge PCLK) (15.96:17.59:20.09))
     (HOLD (posedge PRESET_N) (posedge PCLK) (7.01:7.73:8.82))
     (HOLD (negedge PRESET_N) (posedge PCLK) (7.35:8.10:9.26))
     (SETUP (posedge PSEL) (posedge PCLK) (19.59:21.59:24.66))
     (SETUP (negedge PSEL) (posedge PCLK) (18.89:20.82:23.78))
     (HOLD (posedge PSEL) (posedge PCLK) (5.24:5.78:6.60))
     (HOLD (negedge PSEL) (posedge PCLK) (5.24:5.78:6.60))
     (SETUP (posedge PWDATA[0]) (posedge PCLK) (10.07:11.09:12.67))
     (SETUP (negedge PWDATA[0]) (posedge PCLK) (10.09:11.12:12.70))
     (HOLD (posedge PWDATA[0]) (posedge PCLK) (4.39:4.84:5.53))
     (HOLD (negedge PWDATA[0]) (posedge PCLK) (4.94:5.44:6.21))
     (SETUP (posedge PWDATA[1]) (posedge PCLK) (9.66:10.65:12.16))
     (SETUP (negedge PWDATA[1]) (posedge PCLK) (9.83:10.84:12.38))
     (HOLD (posedge PWDATA[1]) (posedge PCLK) (4.36:4.80:5.49))
     (HOLD (negedge PWDATA[1]) (posedge PCLK) (4.94:5.44:6.21))
     (SETUP (posedge PWDATA[2]) (posedge PCLK) (9.50:10.47:11.96))
     (SETUP (negedge PWDATA[2]) (posedge PCLK) (9.75:10.74:12.27))
     (HOLD (posedge PWDATA[2]) (posedge PCLK) (4.35:4.79:5.47))
     (HOLD (negedge PWDATA[2]) (posedge PCLK) (4.95:5.45:6.23))
     (SETUP (posedge PWDATA[3]) (posedge PCLK) (9.74:10.73:12.25))
     (SETUP (negedge PWDATA[3]) (posedge PCLK) (10.93:12.04:13.75))
     (HOLD (posedge PWDATA[3]) (posedge PCLK) (4.33:4.78:5.45))
     (HOLD (negedge PWDATA[3]) (posedge PCLK) (4.95:5.45:6.23))
     (SETUP (posedge PWDATA[4]) (posedge PCLK) (9.42:10.38:11.85))
     (SETUP (negedge PWDATA[4]) (posedge PCLK) (10.62:11.70:13.36))
     (HOLD (posedge PWDATA[4]) (posedge PCLK) (4.25:4.68:5.35))
     (HOLD (negedge PWDATA[4]) (posedge PCLK) (4.73:5.21:5.95))
     (SETUP (posedge PWDATA[5]) (posedge PCLK) (8.09:8.92:10.18))
     (SETUP (negedge PWDATA[5]) (posedge PCLK) (9.53:10.50:11.99))
     (HOLD (posedge PWDATA[5]) (posedge PCLK) (4.37:4.82:5.50))
     (HOLD (negedge PWDATA[5]) (posedge PCLK) (5.03:5.55:6.33))
     (SETUP (posedge PWDATA[6]) (posedge PCLK) (8.00:8.82:10.07))
     (SETUP (negedge PWDATA[6]) (posedge PCLK) (8.19:9.02:10.31))
     (HOLD (posedge PWDATA[6]) (posedge PCLK) (4.35:4.79:5.47))
     (HOLD (negedge PWDATA[6]) (posedge PCLK) (5.02:5.53:6.32))
     (SETUP (posedge PWDATA[7]) (posedge PCLK) (7.43:8.19:9.35))
     (SETUP (negedge PWDATA[7]) (posedge PCLK) (7.56:8.33:9.52))
     (HOLD (posedge PWDATA[7]) (posedge PCLK) (4.30:4.74:5.41))
     (HOLD (negedge PWDATA[7]) (posedge PCLK) (4.91:5.41:6.18))
     (SETUP (posedge PWRITE) (posedge PCLK) (19.21:21.17:24.18))
     (SETUP (negedge PWRITE) (posedge PCLK) (19.90:21.93:25.05))
     (HOLD (posedge PWRITE) (posedge PCLK) (5.24:5.78:6.60))
     (HOLD (negedge PWRITE) (posedge PCLK) (5.24:5.78:6.60))
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX3")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gl_mux_3)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD2")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gpd_2)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (4.26:4.70:5.37) (3.70:4.09:4.69))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_RF_DIV")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_rf_div)
 (DELAY
  (ABSOLUTE
     (PORT ARST_N (1.73:1.90:2.17) (1.88:2.07:2.38))
     (IOPATH CLKIN CLKOUT (9.24:10.18:11.62) (8.45:9.33:10.71))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX1")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gl_mux_1)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX2")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gp_mux_2)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX3")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gp_mux_3)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD0")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gpd_0)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (6.12:6.75:7.71) (5.82:6.42:7.37))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD3")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gpd_3)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (4.21:4.63:5.29) (3.61:3.99:4.57))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_FB_MUX")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_fb_mux)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
     (IOPATH VCO0 CLKOUT (5.04:5.56:6.35) (5.41:5.98:6.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_RF_DELAY")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_rf_delay)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (2.25:2.48:2.83) (2.36:2.61:2.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_FB_DELAY")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_fb_delay)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (2.27:2.50:2.86) (2.39:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX1")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gp_mux_1)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
     (IOPATH VCO315 CLKOUT (5.09:5.61:6.41) (5.43:6.00:6.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX2")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gl_mux_2)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
     (IOPATH GPDCLK1 GL (6.20:6.84:7.81) (6.60:7.29:8.36))
     (IOPATH GPDCLK1 Y (7.26:8.00:9.14) (7.67:8.47:9.72))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX0")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_gl_mux_0)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
     (IOPATH GPDCLK0 GL (6.19:6.82:7.79) (6.57:7.25:8.32))
     (IOPATH GPDCLK0 Y (7.24:7.98:9.12) (7.64:8.43:9.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_FB_DIV")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/INST_CCC_IP\\/u_fb_div)
 (DELAY
  (ABSOLUTE
     (PORT ARST_N (1.73:1.90:2.17) (1.88:2.07:2.38))
     (IOPATH CLKIN CLKOUT (8.80:9.70:11.07) (8.34:9.21:10.57))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (19.16:21.12:24.12) (18.85:20.81:23.88))
     (PORT CLK (4.78:5.26:6.01) (4.66:5.15:5.91))
     (PORT EN (12.83:14.14:16.15) (12.56:13.86:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.11:4.53:5.17) (3.96:4.38:5.02))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_s_30\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.13:6.75:7.71) (5.93:6.55:7.52))
     (PORT B (8.03:8.85:10.11) (7.75:8.56:9.82))
     (PORT C (7.96:8.78:10.02) (7.60:8.39:9.63))
     (PORT D (5.12:5.64:6.45) (4.97:5.49:6.30))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH D P (3.44:4.19:4.79) (3.71:4.34:4.98))
     (IOPATH D S (4.67:5.45:6.23) (5.16:5.90:6.77))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_0_a2_0_0\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:3.54:4.05) (3.13:3.45:3.96))
     (PORT B (8.05:8.87:10.13) (7.71:8.51:9.77))
     (PORT C (6.26:6.90:7.88) (6.14:6.78:7.78))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_158\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\SCLK_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\SCLK_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (4.69:5.17:5.91) (4.49:4.96:5.69))
     (PORT EIN_P (4.58:5.04:5.76) (4.35:4.81:5.51))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.69:0.80))
     (PORT CLK (4.76:5.25:5.99) (4.64:5.13:5.88))
     (PORT EN (7.79:8.59:9.81) (7.75:8.56:9.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/state_RNIDMJE\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.81:13.01:14.86) (11.35:12.53:14.38))
     (PORT B (8.63:9.51:10.86) (8.29:9.15:10.50))
     (PORT C (8.76:9.65:11.02) (8.36:9.23:10.59))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\stamp0_spi_clock_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "FCEND_BUFF_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_30_FCINST1\\)
 (DELAY
  (ABSOLUTE
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CC CO (0.62:0.68:0.78) (0.68:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.39:10.34:11.81) (9.04:9.99:11.46))
     (PORT B (6.40:7.06:8.06) (6.21:6.86:7.87))
     (PORT C (10.57:11.65:13.30) (10.13:11.19:12.84))
     (PORT D (2.10:2.31:2.64) (2.08:2.30:2.64))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.30:6.94:7.92) (6.07:6.70:7.68))
     (PORT CLK (4.45:4.91:5.60) (4.38:4.84:5.55))
     (PORT EN (15.17:16.72:19.09) (14.77:16.31:18.72))
     (PORT ALn (4.75:5.23:5.98) (4.67:5.16:5.92))
     (PORT SLn (5.64:6.22:7.10) (5.65:6.24:7.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.88:14.19:16.21) (12.21:13.48:15.47))
     (PORT CLK (4.30:4.74:5.41) (4.24:4.68:5.37))
     (PORT EN (10.25:11.29:12.90) (10.15:11.20:12.85))
     (PORT ALn (4.47:4.92:5.62) (4.42:4.88:5.60))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.54:5.00:5.72) (4.47:4.93:5.66))
     (PORT EN (8.93:9.84:11.24) (8.85:9.77:11.21))
     (PORT SLn (11.24:12.41:14.23) (10.08:11.11:12.68))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.07:6.69:7.64) (5.88:6.49:7.45))
     (PORT B (17.26:19.03:21.73) (16.59:18.32:21.02))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.59:7.27:8.30) (6.31:6.96:7.99))
     (PORT B (12.44:13.71:15.66) (12.21:13.49:15.47))
     (PORT C (0.49:0.54:0.62) (0.49:0.54:0.62))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_228\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.78:9.68:11.05) (8.42:9.29:10.66))
     (PORT B (0.59:0.65:0.74) (0.57:0.63:0.73))
     (PORT C (7.73:8.52:9.73) (7.46:8.24:9.45))
     (PORT D (3.20:3.52:4.02) (3.19:3.52:4.04))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.38:16.95:19.36) (14.91:16.46:18.89))
     (PORT CLK (4.31:4.75:5.42) (4.25:4.70:5.39))
     (PORT EN (8.92:9.83:11.23) (8.85:9.77:11.21))
     (PORT ALn (4.58:5.05:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_dms1_cs_1_sqmuxa_1_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.59:10.57:12.07) (9.20:10.15:11.65))
     (PORT B (7.56:8.33:9.52) (7.32:8.09:9.28))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.13:4.55:5.20) (3.99:4.40:5.05))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_dms1_overwrittenVal\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.43:4.88:5.58) (4.35:4.81:5.52))
     (PORT EN (15.28:16.84:19.23) (15.04:16.61:19.06))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_3\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.33:8.08:9.23) (7.10:7.84:9.00))
     (PORT B (8.28:9.12:10.42) (8.21:9.06:10.40))
     (PORT C (3.59:3.95:4.52) (3.47:3.83:4.40))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.61:0.68:0.78))
     (PORT CLK (4.58:5.05:5.77) (4.51:4.98:5.71))
     (PORT EN (5.54:6.10:6.97) (5.55:6.13:7.03))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.75:16.25:18.56) (14.03:15.49:17.77))
     (PORT CLK (4.39:4.84:5.52) (4.34:4.79:5.49))
     (PORT EN (6.94:7.65:8.74) (6.94:7.66:8.79))
     (PORT ALn (4.47:4.92:5.62) (4.42:4.88:5.60))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.67:11.76:13.43) (10.42:11.51:13.21))
     (PORT CLK (4.61:5.07:5.80) (4.53:5.00:5.74))
     (PORT EN (10.37:11.42:13.05) (10.24:11.31:12.98))
     (PORT ALn (4.47:4.93:5.63) (4.42:4.88:5.60))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_56_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.90:9.80:11.20) (8.52:9.41:10.80))
     (PORT CLK (4.30:4.74:5.41) (4.25:4.70:5.39))
     (PORT ALn (10.57:11.67:13.39) (9.46:10.42:11.90))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_3_rs_RNI74OO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.20:3.66) (2.88:3.18:3.65))
     (PORT B (2.98:3.28:3.75) (2.92:3.22:3.69))
     (PORT C (3.01:3.32:3.79) (2.94:3.24:3.72))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.01:8.83:10.08) (7.64:8.44:9.68))
     (PORT B (9.34:10.29:11.75) (9.06:10.00:11.48))
     (PORT C (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT D (6.47:7.13:8.15) (6.17:6.81:7.82))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_68\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.14:12.27:14.02) (10.80:11.93:13.68))
     (PORT B (9.33:10.28:11.75) (9.01:9.95:11.42))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_14\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.27:3.60:4.11) (3.23:3.57:4.10))
     (PORT B (3.03:3.34:3.82) (2.98:3.29:3.77))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/spi\/count_s_389_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.51:7.43) (5.77:6.37:7.30))
     (PORT B (9.06:9.99:11.40) (8.73:9.64:11.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/end_one_counter\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.78) (0.62:0.69:0.79))
     (PORT CLK (4.37:4.82:5.50) (4.33:4.78:5.49))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_57_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.54:11.62:13.27) (10.14:11.19:12.84))
     (PORT CLK (4.39:4.84:5.53) (4.34:4.79:5.50))
     (PORT ALn (10.22:11.28:12.94) (9.14:10.08:11.51))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_186\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:9.13:10.43) (7.93:8.76:10.05))
     (PORT B (3.00:3.31:3.78) (3.00:3.32:3.81))
     (PORT C (7.11:7.83:8.95) (6.72:7.42:8.51))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_5_i_0_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.35:9.20:10.50) (7.93:8.76:10.05))
     (PORT B (6.54:7.21:8.23) (6.27:6.92:7.94))
     (PORT C (7.88:8.68:9.92) (7.70:8.50:9.75))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_284\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.30:4.74:5.42) (4.25:4.69:5.38))
     (PORT EN (13.43:14.80:16.90) (13.22:14.59:16.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.25:13.49:15.41) (11.66:12.88:14.78))
     (PORT CLK (4.43:4.88:5.58) (4.36:4.81:5.52))
     (PORT EN (10.84:11.95:13.64) (10.67:11.78:13.51))
     (PORT ALn (4.50:4.96:5.66) (4.45:4.91:5.64))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.88:6.48:7.40) (5.66:6.25:7.17))
     (PORT B (0.46:0.51:0.58) (0.47:0.52:0.59))
     (PORT C (8.79:9.69:11.06) (8.57:9.46:10.86))
     (PORT D (7.25:7.99:9.13) (7.21:7.96:9.13))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0_0_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.65:0.71:0.81) (0.63:0.70:0.80))
     (PORT B (5.09:5.60:6.40) (4.94:5.46:6.26))
     (PORT C (8.44:9.30:10.62) (8.10:8.95:10.26))
     (PORT D (2.14:2.36:2.69) (2.07:2.29:2.63))
     (IOPATH A Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH D Y (2.18:2.41:2.75) (2.17:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_57_i_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.56:8.33:9.51) (7.30:8.06:9.25))
     (PORT B (15.20:16.75:19.13) (14.54:16.06:18.43))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_10_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.81:6.40:7.31) (5.69:6.28:7.21))
     (PORT B (12.03:13.26:15.15) (11.57:12.78:14.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.06:4.47:5.11) (3.89:4.30:4.93))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.92:6.53:7.46) (5.69:6.28:7.21))
     (PORT B (12.44:13.71:15.66) (12.21:13.49:15.47))
     (PORT C (0.48:0.53:0.61) (0.49:0.54:0.62))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.12:3.44:3.93) (3.07:3.39:3.89))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_RNO\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.73:10.72:12.25) (9.33:10.30:11.82))
     (PORT B (0.50:0.56:0.64) (0.51:0.56:0.64))
     (PORT C (8.95:9.86:11.26) (8.55:9.44:10.83))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_61\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.30:9.14:10.44) (7.99:8.82:10.12))
     (PORT B (15.78:17.39:19.86) (15.21:16.79:19.26))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.65:5.13:5.85) (4.57:5.05:5.79))
     (PORT EN (11.22:12.36:14.12) (11.07:12.23:14.03))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.43:3.78:4.32) (3.33:3.68:4.22))
     (PORT B (2.92:3.22:3.67) (2.83:3.12:3.58))
     (PORT C (5.82:6.41:7.33) (5.59:6.17:7.08))
     (PORT D (5.89:6.49:7.42) (5.65:6.24:7.16))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_0_sqmuxa_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.84:13.05:14.91) (11.40:12.59:14.44))
     (PORT B (8.63:9.51:10.86) (8.29:9.15:10.50))
     (PORT C (8.63:9.51:10.86) (8.25:9.11:10.45))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_s_387_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/resynceventpulldowncounter_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.43:4.89:5.58) (4.28:4.72:5.42))
     (PORT B (3.32:3.66:4.18) (3.22:3.56:4.08))
     (IOPATH A Y (1.31:1.73:1.98) (1.24:1.84:2.11))
     (IOPATH B Y (1.79:2.41:2.75) (1.84:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.78:10.78:12.31) (9.30:10.27:11.79))
     (PORT CLK (4.64:5.11:5.84) (4.55:5.03:5.77))
     (PORT EN (12.17:13.41:15.32) (11.97:13.22:15.17))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (PORT SLn (13.32:14.70:16.87) (12.06:13.29:15.17))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_RNO\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.69:7.37:8.42) (6.48:7.16:8.21))
     (PORT B (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT C (7.11:7.83:8.95) (6.72:7.42:8.51))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_i_0_i_a2_0_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.42:4.87:5.56) (4.24:4.68:5.37))
     (PORT B (8.06:8.89:10.15) (7.77:8.58:9.84))
     (PORT C (3.47:3.83:4.37) (3.37:3.72:4.27))
     (PORT D (15.78:17.39:19.86) (15.19:16.77:19.24))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (3.24:3.57:4.08) (3.44:3.80:4.36))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.91:1.00:1.14) (0.93:1.02:1.18))
     (PORT B (13.83:15.24:17.41) (13.46:14.86:17.05))
     (PORT C (17.26:19.02:21.72) (16.68:18.41:21.13))
     (PORT D (10.06:11.08:12.66) (9.65:10.66:12.23))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_21\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.58:0.64:0.73) (0.57:0.63:0.72))
     (PORT B (4.18:4.61:5.26) (4.05:4.47:5.13))
     (PORT C (3.30:3.64:4.15) (3.20:3.54:4.06))
     (PORT D (5.95:6.56:7.49) (5.72:6.32:7.25))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.08:6.70:7.65) (5.86:6.47:7.42))
     (PORT B (0.48:0.53:0.61) (0.49:0.54:0.62))
     (PORT C (8.12:8.94:10.22) (7.81:8.62:9.89))
     (PORT D (9.77:10.77:12.29) (9.39:10.37:11.90))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_0_a1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.16:2.38:2.71) (2.09:2.30:2.64))
     (PORT B (20.55:22.65:25.87) (19.57:21.61:24.80))
     (PORT C (12.19:13.44:15.34) (11.76:12.99:14.90))
     (PORT D (7.10:7.83:8.94) (6.89:7.61:8.73))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.93:7.63:8.72) (6.61:7.30:8.37))
     (PORT CLK (4.56:5.02:5.74) (4.46:4.93:5.65))
     (PORT EN (9.62:10.60:12.11) (9.46:10.44:11.98))
     (PORT ALn (4.84:5.33:6.09) (4.74:5.23:6.01))
     (PORT SLn (13.96:15.39:17.57) (13.70:15.13:17.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.16:6.78:7.75) (5.98:6.61:7.58))
     (PORT B (6.95:7.66:8.75) (6.70:7.40:8.49))
     (PORT C (8.17:9.01:10.29) (7.88:8.70:9.98))
     (PORT D (2.16:2.38:2.71) (2.09:2.30:2.64))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.48:0.53:0.60))
     (PORT B (8.97:9.88:11.29) (8.94:9.87:11.32))
     (PORT C (8.85:9.76:11.14) (8.42:9.29:10.66))
     (PORT D (8.48:9.35:10.68) (8.19:9.05:10.38))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_163\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.57:5.03:5.75) (4.47:4.94:5.66))
     (PORT EN (12.40:13.67:15.61) (12.19:13.46:15.44))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT EN (14.11:15.55:17.76) (13.83:15.27:17.52))
     (PORT ALn (4.67:5.15:5.88) (4.59:5.07:5.82))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.45:4.91:5.60) (4.37:4.83:5.54))
     (PORT EN (15.66:17.26:19.71) (15.38:16.99:19.49))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi_request_for_2_sqmuxa_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.54:8.31:9.49) (7.26:8.02:9.20))
     (PORT B (5.69:6.27:7.16) (5.47:6.04:6.92))
     (PORT C (4.48:4.93:5.63) (4.34:4.79:5.50))
     (PORT D (3.10:3.41:3.90) (2.97:3.28:3.77))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.83:5.32:6.07) (4.67:5.16:5.92))
     (PORT B (2.13:2.35:2.68) (2.08:2.30:2.63))
     (PORT C (5.91:6.51:7.44) (5.73:6.32:7.25))
     (PORT D (6.70:7.39:8.43) (6.47:7.15:8.20))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_state\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.47:4.92:5.62) (4.40:4.86:5.58))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_1_sqmuxa_1_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.00:8.81:10.07) (7.79:8.60:9.87))
     (PORT B (7.81:8.61:9.83) (7.53:8.31:9.54))
     (PORT C (25.96:28.61:32.67) (25.47:28.12:32.27))
     (PORT D (12.69:13.99:15.97) (12.22:13.49:15.48))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg_1_sqmuxa_i_0_i_a2_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.13:4.56:5.20) (3.99:4.41:5.06))
     (PORT B (16.37:18.04:20.60) (15.97:17.63:20.23))
     (PORT C (12.46:13.73:15.68) (12.24:13.51:15.50))
     (PORT D (14.25:15.71:17.94) (13.92:15.37:17.64))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/component_state_RNI0A1I\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.21:7.94:9.07) (6.94:7.66:8.79))
     (PORT B (3.38:3.73:4.26) (3.29:3.64:4.17))
     (PORT C (6.80:7.50:8.56) (6.47:7.14:8.19))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.84:8.64:9.87) (7.59:8.38:9.62))
     (PORT B (2.90:3.20:3.65) (2.81:3.10:3.56))
     (PORT C (5.92:6.53:7.45) (5.73:6.33:7.26))
     (PORT D (14.36:15.82:18.07) (13.75:15.18:17.42))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.40:2.74) (2.11:2.33:2.68))
     (PORT B (7.09:7.81:8.92) (6.80:7.51:8.61))
     (PORT C (3.26:3.60:4.11) (3.18:3.51:4.03))
     (PORT D (8.11:8.94:10.21) (7.79:8.60:9.87))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_34)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_17\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.84:6.44:7.35) (5.66:6.25:7.17))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.37:10.32:11.79) (9.05:9.99:11.46))
     (PORT CLK (4.38:4.83:5.52) (4.32:4.77:5.47))
     (PORT EN (10.09:11.11:12.69) (9.97:11.00:12.63))
     (PORT ALn (4.61:5.09:5.81) (4.54:5.02:5.76))
     (PORT SLn (19.37:21.35:24.38) (18.90:20.87:23.95))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.07:4.48:5.12) (3.94:4.35:4.99))
     (PORT B (5.86:6.46:7.38) (5.66:6.25:7.17))
     (PORT C (4.52:4.98:5.69) (4.29:4.74:5.44))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi_request_for_2_sqmuxa_0_o2_RNI8RIC1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.54:8.31:9.49) (7.26:8.02:9.20))
     (PORT B (5.69:6.27:7.16) (5.47:6.03:6.92))
     (PORT C (4.48:4.93:5.63) (4.34:4.79:5.50))
     (PORT D (3.10:3.41:3.90) (2.97:3.28:3.76))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_258\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.78:5.27:6.01) (4.67:5.16:5.92))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.55:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.77:11.86:13.55) (10.64:11.74:13.48))
     (PORT CLK (4.71:5.19:5.93) (4.61:5.09:5.84))
     (PORT EN (10.65:11.74:13.40) (10.52:11.61:13.32))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (PORT SLn (12.94:14.28:16.39) (11.64:12.83:14.66))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PREADY\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.75:0.83:0.95) (0.75:0.82:0.95))
     (PORT CLK (4.35:4.80:5.48) (4.29:4.73:5.43))
     (PORT EN (11.35:12.51:14.28) (11.21:12.38:14.20))
     (PORT ALn (4.45:4.90:5.60) (4.41:4.87:5.58))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\MMUART_0_RXD_F2M_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (5.85:6.45:7.36) (5.66:6.25:7.17))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.37:7.02:8.02) (6.11:6.75:7.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.56:2.82:3.22) (2.58:2.85:3.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.91) (0.70:0.77:0.89))
     (PORT CLK (4.41:4.86:5.56) (4.35:4.80:5.51))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.16:22.22:25.37) (19.41:21.43:24.59))
     (PORT CLK (4.66:5.14:5.87) (4.55:5.02:5.76))
     (PORT EN (12.83:14.14:16.15) (12.56:13.86:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.un151_in_enablelto30_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.88:7.58:8.66) (6.60:7.29:8.36))
     (PORT B (4.07:4.48:5.12) (3.86:4.26:4.89))
     (PORT C (3.25:3.58:4.09) (3.16:3.48:4.00))
     (PORT D (6.37:7.02:8.02) (6.10:6.74:7.73))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.25:9.09:10.39) (8.00:8.83:10.13))
     (PORT B (2.98:3.29:3.75) (2.94:3.25:3.72))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\RXSM_SOE_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.55:8.26:9.75) (8.05:8.78:10.22))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\RXSM_SOE_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\RXSM_SOE_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.11:6.73:7.69) (5.85:6.46:7.41))
     (PORT B (0.52:0.58:0.66) (0.52:0.58:0.66))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.11:6.73:7.69) (5.85:6.46:7.41))
     (PORT B (3.08:3.39:3.87) (3.08:3.40:3.90))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_18\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.55:0.63))
     (PORT B (8.78:9.68:11.05) (8.42:9.29:10.66))
     (PORT C (3.45:3.80:4.34) (3.33:3.68:4.22))
     (PORT D (6.16:6.79:7.75) (5.90:6.51:7.47))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.25:3.71) (2.93:3.24:3.72))
     (PORT B (7.94:8.74:9.99) (7.63:8.42:9.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\LED_RECORDING_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.39:9.25:10.56) (8.03:8.86:10.17))
     (PORT CLK (4.57:5.04:5.75) (4.48:4.95:5.68))
     (PORT EN (9.41:10.37:11.84) (9.27:10.24:11.75))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (PORT SLn (12.08:13.31:15.20) (11.90:13.14:15.07))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.23:4.66:5.32) (4.18:4.61:5.29))
     (PORT ALn (6.54:7.21:8.23) (6.56:7.24:8.31))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.94:8.75:9.99) (7.64:8.44:9.68))
     (PORT B (11.99:13.22:15.10) (11.56:12.76:14.64))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_cry\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.05:3.36:3.83) (3.01:3.32:3.81))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_83\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.37:13.63:15.57) (11.84:13.07:15.00))
     (PORT CLK (4.68:5.16:5.89) (4.59:5.06:5.81))
     (PORT EN (6.97:7.68:8.78) (6.99:7.72:8.86))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_96\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_32_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.53:4.03) (3.13:3.45:3.96))
     (PORT B (14.20:15.65:17.87) (13.68:15.11:17.34))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_RNI5C001\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.59:8.36:9.55) (7.40:8.17:9.37))
     (PORT B (15.78:17.39:19.86) (15.19:16.77:19.24))
     (PORT C (6.61:7.28:8.32) (6.34:7.00:8.04))
     (PORT D (6.02:6.63:7.58) (5.77:6.38:7.31))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.88:5.60))
     (PORT EN (14.11:15.55:17.76) (13.83:15.27:17.53))
     (PORT ALn (4.67:5.15:5.88) (4.59:5.07:5.82))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/apb_spi_finished\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.57:5.03:5.75) (4.49:4.96:5.69))
     (PORT EN (8.74:9.63:11.00) (8.67:9.57:10.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.07:4.49:5.12) (3.87:4.28:4.91))
     (PORT B (8.63:9.51:10.86) (8.29:9.15:10.50))
     (PORT C (6.59:7.27:8.30) (6.27:6.93:7.95))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_19)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.06:3.37:3.85) (3.01:3.32:3.81))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_60_set_RNIND1O\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (2.97:3.28:3.77))
     (PORT B (3.00:3.30:3.77) (2.97:3.28:3.76))
     (PORT C (0.49:0.54:0.62) (0.50:0.55:0.63))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_5_RNIMBEU5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.08:7.80:8.91) (6.79:7.50:8.61))
     (PORT B (5.87:6.47:7.39) (5.60:6.19:7.10))
     (PORT C (4.80:5.29:6.05) (4.61:5.09:5.84))
     (PORT D (8.47:9.33:10.66) (8.08:8.92:10.24))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNIH9PT\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.85:3.15:3.61))
     (PORT B (3.00:3.31:3.78) (2.94:3.24:3.72))
     (PORT C (2.95:3.25:3.72) (2.89:3.19:3.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.18:9.02:10.30) (7.90:8.72:10.01))
     (PORT CLK (4.56:5.03:5.74) (4.49:4.96:5.69))
     (PORT EN (15.17:16.72:19.09) (14.77:16.31:18.72))
     (PORT ALn (4.75:5.23:5.98) (4.67:5.16:5.92))
     (PORT SLn (5.64:6.22:7.10) (5.65:6.24:7.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_10_N_2L1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.94:8.75:10.00) (7.90:8.72:10.00))
     (PORT B (6.36:7.01:8.00) (6.39:7.05:8.09))
     (PORT C (7.18:7.91:9.03) (7.04:7.77:8.92))
     (PORT D (7.67:8.45:9.65) (7.64:8.44:9.68))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_280\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_17)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/request_resync_1_sqmuxa_2_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.29:6.94:7.92) (6.05:6.69:7.67))
     (PORT B (2.23:2.46:2.81) (2.23:2.46:2.82))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\stamp0_spi_dms2_cs_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.67:5.15:5.88) (4.59:5.07:5.81))
     (PORT EN (10.09:11.11:12.69) (9.90:10.93:12.55))
     (PORT ALn (4.88:5.38:6.15) (4.78:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.55:5.01:5.72) (4.47:4.94:5.66))
     (PORT EN (14.15:15.59:17.81) (13.91:15.36:17.62))
     (PORT SLn (14.89:16.44:18.86) (13.47:14.85:16.95))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG0")
 (INSTANCE CFG0_GND_INST)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_10_RNIF76L7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.48:10.45:11.93) (9.14:10.09:11.58))
     (PORT B (13.81:15.22:17.38) (13.25:14.63:16.78))
     (PORT C (5.57:6.14:7.02) (5.32:5.87:6.74))
     (PORT D (7.41:8.16:9.32) (7.10:7.83:8.99))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D P (3.33:4.10:4.68) (3.55:4.26:4.89))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/numberofpendingresyncrequest\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.69:10.68:12.20) (9.25:10.22:11.72))
     (PORT CLK (4.69:5.17:5.91) (4.59:5.07:5.81))
     (PORT EN (9.55:10.52:12.02) (9.42:10.40:11.93))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.07:6.69:7.64) (5.83:6.44:7.39))
     (PORT B (6.58:7.25:8.28) (6.35:7.01:8.04))
     (PORT C (7.30:8.04:9.19) (7.03:7.76:8.90))
     (PORT D (3.93:4.33:4.95) (3.79:4.19:4.80))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.un151_in_enablelto30_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.34:6.99:7.98) (6.06:6.69:7.68))
     (PORT B (2.92:3.22:3.67) (2.83:3.12:3.58))
     (PORT C (2.06:2.27:2.59) (2.06:2.27:2.60))
     (PORT D (2.07:2.28:2.61) (2.02:2.23:2.55))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:7.56:8.63) (6.52:7.20:8.26))
     (PORT B (4.16:4.58:5.24) (3.94:4.35:4.99))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_37_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.83:15.24:17.40) (13.30:14.68:16.85))
     (PORT CLK (4.22:4.66:5.32) (4.17:4.61:5.29))
     (PORT ALn (8.67:9.57:10.98) (7.69:8.48:9.68))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_9_i_o2_0_RNINUR01\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.80:7.50:8.56) (6.47:7.14:8.19))
     (PORT B (3.38:3.73:4.26) (3.29:3.64:4.17))
     (PORT C (5.79:6.38:7.29) (5.57:6.15:7.06))
     (PORT D (7.98:8.80:10.05) (7.68:8.48:9.73))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.53:5.00:5.70) (4.44:4.90:5.63))
     (PORT EN (10.14:11.17:12.76) (10.03:11.07:12.70))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.05:5.77) (4.49:4.95:5.68))
     (PORT EN (10.09:11.11:12.69) (9.90:10.93:12.54))
     (PORT ALn (4.88:5.38:6.15) (4.78:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_ns_0_i_0_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.10:4.52:5.16) (3.93:4.34:4.98))
     (PORT B (3.31:3.65:4.16) (3.22:3.55:4.08))
     (PORT C (3.29:3.63:4.14) (3.21:3.54:4.06))
     (PORT D (4.94:5.44:6.22) (4.78:5.27:6.05))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_40_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (9.72:10.71:12.23) (9.63:10.63:12.20))
     (PORT ALn (4.90:5.40:6.17) (4.95:5.47:6.28))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1_0_sqmuxa_1_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.11:2.33:2.66) (2.08:2.30:2.64))
     (PORT B (6.42:7.08:8.08) (6.16:6.81:7.81))
     (PORT C (7.57:8.34:9.53) (7.25:8.01:9.19))
     (PORT D (6.85:7.55:8.62) (6.59:7.27:8.34))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.54:18.23:20.82) (15.72:17.35:19.91))
     (PORT CLK (4.35:4.79:5.47) (4.27:4.71:5.41))
     (PORT EN (10.04:11.06:12.63) (9.95:10.98:12.60))
     (PORT ALn (4.60:5.06:5.78) (4.52:4.99:5.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB14\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.79:3.07:3.51) (2.94:3.25:3.72))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.14:3.59) (2.79:3.08:3.53))
     (PORT B (7.58:8.36:9.54) (7.29:8.05:9.24))
     (PORT C (5.68:6.26:7.15) (5.50:6.07:6.96))
     (PORT D (0.84:0.93:1.06) (0.87:0.96:1.10))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_69\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:9.14:10.44) (7.98:8.81:10.11))
     (PORT B (16.62:18.32:20.92) (16.02:17.69:20.30))
     (PORT C (10.19:11.23:12.83) (9.83:10.85:12.45))
     (PORT D (7.49:8.25:9.43) (7.15:7.90:9.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_24\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.05:6.67:7.62) (5.89:6.50:7.46))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_22\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.19:6.82:7.79) (5.94:6.56:7.52))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_17\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.93:5.44:6.21) (4.79:5.29:6.07))
     (PORT B (4.22:4.66:5.32) (4.05:4.47:5.13))
     (PORT C (7.72:8.51:9.72) (7.46:8.24:9.45))
     (PORT D (8.40:9.25:10.57) (8.05:8.89:10.20))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_29\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.67:5.15:5.88) (4.56:5.03:5.78))
     (PORT B (3.05:3.36:3.84) (2.94:3.25:3.73))
     (PORT C (8.03:8.85:10.11) (7.75:8.56:9.82))
     (PORT D (7.96:8.78:10.02) (7.60:8.39:9.63))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.98:6.60:7.53) (5.76:6.36:7.30))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.02:13.25:15.13) (11.57:12.78:14.66))
     (PORT CLK (4.59:5.06:5.78) (4.48:4.95:5.68))
     (PORT EN (8.87:9.77:11.16) (8.78:9.69:11.12))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (PORT SLn (9.23:10.17:11.61) (9.19:10.15:11.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.08:2.29:2.61) (2.02:2.23:2.56))
     (PORT B (1.13:1.24:1.42) (1.13:1.25:1.43))
     (PORT C (7.33:8.08:9.22) (7.11:7.85:9.01))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_152\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.98:4.39:5.01) (3.89:4.30:4.93))
     (PORT B (4.03:4.44:5.08) (3.89:4.29:4.93))
     (PORT C (3.73:4.12:4.70) (3.66:4.04:4.63))
     (PORT D (5.98:6.59:7.52) (5.77:6.37:7.30))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (2.94:3.24:3.70) (3.15:3.48:4.00))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_2_sqmuxa_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.69:13.99:15.97) (12.22:13.49:15.48))
     (PORT B (8.00:8.81:10.06) (7.79:8.60:9.87))
     (PORT C (25.31:27.89:31.85) (24.84:27.42:31.46))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/APBState_ns_1_0_\.m3_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.30:7.20) (5.56:6.14:7.04))
     (PORT B (5.63:6.20:7.08) (5.43:6.00:6.88))
     (PORT C (9.38:10.34:11.80) (8.87:9.79:11.23))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.65:5.13:5.85) (4.55:5.03:5.77))
     (PORT EN (14.07:15.51:17.71) (13.83:15.27:17.52))
     (PORT ALn (4.87:5.36:6.12) (4.75:5.25:6.02))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_14_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.78:14.08:16.08) (12.53:13.83:15.87))
     (PORT B (9.13:10.06:11.49) (9.08:10.02:11.50))
     (PORT C (8.68:9.56:10.92) (8.20:9.05:10.38))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.47:7.13:8.14) (6.16:6.81:7.81))
     (PORT B (4.13:4.55:5.20) (3.98:4.39:5.04))
     (PORT C (6.02:6.64:7.58) (5.80:6.40:7.34))
     (PORT D (4.54:5.01:5.72) (4.36:4.82:5.53))
     (IOPATH A Y (2.90:3.19:3.65) (2.98:3.29:3.77))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH D Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.76:7.45:8.51) (6.52:7.20:8.26))
     (PORT CLK (4.51:4.98:5.68) (4.43:4.89:5.61))
     (PORT EN (11.85:13.06:14.91) (11.75:12.97:14.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.91:5.41:6.17) (4.72:5.21:5.98))
     (PORT CLK (4.24:4.67:5.34) (4.19:4.62:5.31))
     (PORT ALn (4.90:5.40:6.17) (4.95:5.47:6.28))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynceventpulldowncounter\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.34:4.79:5.47) (4.29:4.74:5.44))
     (PORT ALn (4.49:4.95:5.65) (4.45:4.91:5.63))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.78:6.37:7.28) (5.59:6.17:7.08))
     (PORT B (10.98:12.10:13.82) (10.76:11.88:13.63))
     (PORT C (0.46:0.51:0.58) (0.47:0.52:0.59))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\stamp0_spi_dms1_cs_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.54:13.82:15.78) (12.17:13.44:15.42))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_169\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.18:20.03:22.87) (17.78:19.63:22.52))
     (PORT CLK (4.66:5.14:5.87) (4.55:5.02:5.76))
     (PORT EN (12.83:14.14:16.15) (12.56:13.87:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_58_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.58:9.46:10.80) (8.21:9.07:10.41))
     (PORT B (15.20:16.75:19.13) (14.54:16.06:18.43))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_165\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.00:7.71:8.81) (6.59:7.28:8.35))
     (PORT B (3.11:3.43:3.92) (3.06:3.38:3.88))
     (PORT C (3.29:3.62:4.14) (3.15:3.48:4.00))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_43_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.42:7.07:8.08) (6.42:7.08:8.13))
     (PORT ALn (8.37:9.23:10.54) (8.30:9.17:10.52))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.13:8.96:10.23) (8.06:8.89:10.20))
     (PORT CLK (4.64:5.11:5.84) (4.55:5.03:5.77))
     (PORT EN (12.17:13.42:15.32) (11.97:13.22:15.17))
     (PORT ALn (4.94:5.44:6.22) (4.86:5.36:6.15))
     (PORT SLn (13.32:14.70:16.87) (12.06:13.29:15.17))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.23:4.66:5.32) (4.08:4.51:5.17))
     (PORT B (0.86:0.94:1.08) (0.88:0.97:1.12))
     (PORT C (1.82:2.01:2.29) (1.91:2.11:2.42))
     (PORT D (4.03:4.44:5.07) (3.87:4.28:4.91))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.44:10.40:11.88) (9.18:10.14:11.63))
     (PORT B (2.12:2.34:2.67) (2.06:2.27:2.61))
     (PORT C (7.58:8.35:9.54) (7.28:8.03:9.22))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.63:13.92:15.90) (12.13:13.39:15.36))
     (PORT B (5.70:6.28:7.18) (5.53:6.11:7.01))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_197\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_55_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.35:9.20:10.51) (8.09:8.93:10.25))
     (PORT B (16.87:18.59:21.23) (16.17:17.85:20.48))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_48_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.63:10.62:12.12) (9.23:10.19:11.69))
     (PORT CLK (4.27:4.71:5.38) (4.22:4.66:5.35))
     (PORT ALn (16.07:17.74:20.36) (14.41:15.88:18.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_RNIL8S97\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.97:9.88:11.29) (8.67:9.57:10.98))
     (PORT B (3.95:4.35:4.97) (3.80:4.19:4.81))
     (PORT C (6.37:7.02:8.01) (6.19:6.83:7.84))
     (PORT D (1.87:2.07:2.36) (1.96:2.16:2.48))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/end_one_counter_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.59:0.67) (0.52:0.58:0.66))
     (PORT B (2.29:2.52:2.88) (2.24:2.48:2.84))
     (PORT C (3.07:3.38:3.86) (3.04:3.36:3.85))
     (IOPATH A Y (2.76:3.23:3.69) (2.89:3.30:3.78))
     (IOPATH B Y (1.31:1.73:1.98) (1.24:1.84:2.11))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\debug_led_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\debug_led_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (1.09:1.20:1.37) (0.92:1.01:1.16))
     (PORT EIN_P (1.03:1.13:1.30) (0.86:0.95:1.10))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/N_1981_i_set_RNIA84F\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.66) (2.86:3.16:3.62))
     (PORT B (2.89:3.18:3.63) (2.82:3.12:3.58))
     (PORT C (0.48:0.53:0.61) (0.49:0.54:0.62))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2_0_sqmuxa_i_0_0_a2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.83:15.25:17.41) (13.54:14.95:17.15))
     (PORT B (16.45:18.12:20.70) (16.10:17.78:20.40))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.61:5.08:5.80) (4.53:5.00:5.74))
     (PORT EN (13.87:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_0_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_37\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi_temp_cs_13_iv_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:3.93:4.49) (3.46:3.82:4.38))
     (PORT B (6.59:7.26:8.29) (6.35:7.01:8.05))
     (PORT C (8.02:8.84:10.09) (7.92:8.75:10.04))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.61:8.39:9.58) (7.39:8.16:9.37))
     (PORT B (2.87:3.16:3.61) (2.81:3.10:3.55))
     (PORT C (5.94:6.55:7.48) (5.72:6.32:7.25))
     (PORT D (6.60:7.27:8.30) (6.32:6.97:8.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.22:9.06:10.34) (7.90:8.73:10.01))
     (PORT CLK (4.49:4.95:5.65) (4.42:4.87:5.59))
     (PORT EN (8.98:9.90:11.31) (8.96:9.89:11.35))
     (PORT ALn (4.79:5.28:6.03) (4.71:5.20:5.96))
     (PORT SLn (13.40:14.77:16.86) (13.16:14.53:16.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.un151_in_enablelto30_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.98:4.38:5.01) (3.81:4.21:4.83))
     (PORT B (7.27:8.01:9.15) (6.99:7.72:8.86))
     (PORT C (4.23:4.67:5.33) (4.09:4.51:5.18))
     (PORT D (6.47:7.12:8.14) (6.22:6.87:7.88))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\resetn_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_72)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (5.79:6.39:7.29) (5.59:6.18:7.09))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.37:7.02:8.02) (6.11:6.75:7.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.56:2.82:3.22) (2.58:2.85:3.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.54:7.20:8.23) (6.29:6.95:7.97))
     (PORT CLK (4.26:4.69:5.36) (4.20:4.64:5.32))
     (PORT ALn (9.90:10.91:12.46) (9.82:10.84:12.44))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_new_avail_0_sqmuxa_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.15:5.68:6.49) (4.97:5.48:6.29))
     (PORT B (4.44:4.89:5.59) (4.32:4.77:5.47))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0_a2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.36:2.69) (2.12:2.34:2.69))
     (PORT B (8.14:8.97:10.24) (7.82:8.63:9.90))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.50:7.42) (5.68:6.27:7.19))
     (PORT B (9.25:10.19:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.01:7.72:8.82) (6.77:7.47:8.57))
     (PORT B (4.87:5.36:6.13) (4.73:5.22:5.99))
     (PORT C (2.09:2.30:2.63) (2.04:2.26:2.59))
     (PORT D (7.91:8.71:9.95) (7.61:8.40:9.64))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.69:0.78) (0.63:0.69:0.79))
     (PORT CLK (4.55:5.01:5.73) (4.49:4.96:5.69))
     (PORT EN (22.36:24.64:28.14) (22.25:24.57:28.19))
     (PORT ALn (4.61:5.08:5.80) (4.55:5.02:5.76))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[0\]_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1_0_sqmuxa_1_i_0_0_a1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.75:6.34:7.24) (5.55:6.13:7.03))
     (PORT B (20.55:22.65:25.87) (19.57:21.61:24.80))
     (PORT C (12.19:13.44:15.35) (11.76:12.99:14.90))
     (PORT D (8.76:9.66:11.03) (8.46:9.34:10.72))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.87:9.78:11.17) (8.72:9.63:11.05))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (12.10:13.34:15.23) (11.95:13.20:15.14))
     (PORT ALn (4.71:5.19:5.93) (4.62:5.11:5.86))
     (PORT SLn (11.66:12.87:14.77) (10.43:11.50:13.13))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT B (9.23:10.17:11.61) (8.92:9.85:11.30))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.01:8.83:10.08) (7.64:8.44:9.68))
     (PORT B (9.34:10.29:11.75) (9.06:10.01:11.48))
     (PORT C (0.50:0.56:0.63) (0.50:0.55:0.64))
     (PORT D (5.76:6.35:7.25) (5.58:6.16:7.07))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.51:8.28:9.45) (7.27:8.03:9.21))
     (PORT B (15.34:16.90:19.30) (14.57:16.08:18.45))
     (PORT C (11.64:12.83:14.65) (11.19:12.35:14.17))
     (PORT D (13.66:15.06:17.20) (13.09:14.45:16.58))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.46:4.91:5.61) (4.38:4.83:5.54))
     (PORT EN (8.93:9.84:11.23) (8.85:9.77:11.21))
     (PORT SLn (11.24:12.41:14.24) (10.08:11.11:12.68))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_66\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.81:7.51:8.57) (6.53:7.21:8.28))
     (PORT B (23.99:26.44:30.19) (22.93:25.32:29.05))
     (PORT C (9.05:9.97:11.39) (8.64:9.53:10.94))
     (PORT D (13.24:14.59:16.66) (12.71:14.03:16.10))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO_4\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.42:4.87:5.56) (4.24:4.68:5.37))
     (PORT B (8.06:8.89:10.15) (7.77:8.58:9.84))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.41:4.86:5.55) (4.32:4.77:5.47))
     (PORT B (3.12:3.44:3.93) (3.07:3.39:3.89))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PREADY\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.01:7.73:8.82) (6.70:7.40:8.49))
     (PORT CLK (4.56:5.02:5.74) (4.50:4.97:5.70))
     (PORT ALn (4.71:5.19:5.93) (4.65:5.14:5.89))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_166\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.55:0.64))
     (PORT B (6.74:7.42:8.48) (6.43:7.10:8.14))
     (PORT C (5.84:6.44:7.35) (5.70:6.29:7.22))
     (PORT D (2.07:2.28:2.61) (2.02:2.23:2.55))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/iPRDATA_0_sqmuxa_RNIJ3231\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.13:6.76:7.72) (5.93:6.54:7.51))
     (PORT B (0.47:0.52:0.59) (0.48:0.53:0.60))
     (PORT C (7.71:8.50:9.70) (7.39:8.16:9.37))
     (PORT D (5.86:6.45:7.37) (5.61:6.19:7.10))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.97:8.78:10.03) (7.64:8.44:9.68))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (11.41:12.57:14.35) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_264\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un45_async_state_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:3.26:3.72) (2.95:3.26:3.74))
     (PORT B (6.63:7.31:8.35) (6.39:7.06:8.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/component_state\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.44:4.89:5.59) (4.38:4.83:5.55))
     (PORT ALn (4.45:4.90:5.60) (4.41:4.87:5.58))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_37_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.06:3.37:3.85) (3.00:3.32:3.81))
     (PORT B (14.69:16.19:18.49) (14.09:15.56:17.85))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO_1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.15:4.58:5.23) (3.98:4.40:5.04))
     (PORT B (0.90:0.99:1.13) (0.91:1.00:1.15))
     (PORT C (5.80:6.39:7.30) (5.61:6.20:7.11))
     (PORT D (2.89:3.18:3.63) (2.82:3.11:3.57))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "FCEND_BUFF_CC")
 (INSTANCE \\STAMP_0\/un45_async_state_cry_5_FCINST1\\)
 (DELAY
  (ABSOLUTE
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CC CO (0.62:0.68:0.78) (0.68:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_s\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.41:3.76:4.29) (3.38:3.73:4.28))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.96:3.26:3.73) (2.92:3.23:3.70))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.87:8.68:9.91) (7.62:8.41:9.65))
     (PORT B (0.50:0.56:0.63) (0.50:0.55:0.64))
     (PORT C (9.81:10.81:12.35) (9.49:10.48:12.03))
     (PORT D (12.10:13.33:15.22) (11.86:13.10:15.03))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_287\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.82:8.62:9.84) (7.51:8.29:9.51))
     (PORT B (6.06:6.68:7.63) (5.80:6.40:7.34))
     (PORT C (13.21:14.56:16.63) (12.78:14.11:16.19))
     (PORT D (20.39:22.47:25.66) (20.14:22.24:25.52))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.62:5.10:5.82) (4.54:5.01:5.75))
     (PORT EN (10.17:11.21:12.80) (10.07:11.12:12.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO_2\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:6.91:7.89) (5.99:6.61:7.59))
     (PORT B (9.09:10.02:11.44) (8.76:9.67:11.10))
     (PORT C (6.26:6.89:7.87) (6.01:6.63:7.61))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "FCEND_BUFF_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_30_FCINST1\\)
 (DELAY
  (ABSOLUTE
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CC CO (0.62:0.68:0.78) (0.68:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.94:6.55:7.48) (5.73:6.33:7.26))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.86:6.69) (5.09:5.61:6.44))
     (PORT B (3.06:3.37:3.85) (3.02:3.33:3.82))
     (PORT C (6.41:7.07:8.07) (6.12:6.76:7.75))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.58:2.95) (2.25:2.49:2.86))
     (PORT B (6.80:7.49:8.56) (6.59:7.28:8.35))
     (PORT C (19.60:21.60:24.67) (19.27:21.28:24.41))
     (PORT D (18.68:20.58:23.51) (17.90:19.77:22.68))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.37:15.84:18.09) (14.01:15.47:17.75))
     (PORT CLK (4.38:4.82:5.51) (4.31:4.76:5.46))
     (PORT EN (6.84:7.54:8.61) (6.85:7.56:8.68))
     (PORT ALn (4.51:4.98:5.68) (4.45:4.91:5.64))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.62:0.68:0.78) (0.61:0.67:0.77))
     (PORT B (13.73:15.13:17.28) (13.24:14.62:16.78))
     (PORT C (10.15:11.19:12.77) (9.78:10.80:12.39))
     (PORT D (8.36:9.21:10.52) (8.06:8.90:10.21))
     (IOPATH A Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH D Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.53:11.60:13.25) (10.31:11.38:13.06))
     (PORT CLK (4.41:4.86:5.55) (4.34:4.80:5.50))
     (PORT EN (10.48:11.55:13.19) (10.34:11.42:13.10))
     (PORT ALn (4.68:5.16:5.89) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_44\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.95:7.66:8.75) (6.77:7.48:8.58))
     (PORT B (17.12:18.87:21.55) (16.45:18.16:20.84))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.69:0.76:0.87))
     (PORT CLK (4.58:5.05:5.76) (4.51:4.98:5.71))
     (PORT EN (12.01:13.24:15.12) (11.81:13.04:14.96))
     (PORT ALn (4.80:5.29:6.04) (4.70:5.19:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.39:4.84:5.53) (4.32:4.77:5.48))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.08:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/end_one_counter_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.45:3.80:4.34) (3.34:3.69:4.23))
     (PORT B (2.25:2.48:2.84) (2.20:2.43:2.79))
     (PORT C (3.07:3.38:3.86) (3.04:3.36:3.85))
     (IOPATH A Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH B Y (1.31:1.73:1.98) (1.24:1.84:2.11))
     (IOPATH C Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_RNO\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.53:10.51:12.00) (9.18:10.13:11.63))
     (PORT B (5.82:6.42:7.33) (5.60:6.18:7.10))
     (PORT C (5.77:6.36:7.26) (5.63:6.21:7.13))
     (IOPATH A Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.60:7.28:8.31) (6.28:6.93:7.96))
     (PORT B (8.07:8.89:10.16) (7.81:8.62:9.89))
     (PORT C (6.21:6.84:7.81) (6.00:6.62:7.60))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/status_async_cycles_3_sqmuxa_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.49:2.84) (2.16:2.38:2.73))
     (PORT B (6.17:6.80:7.76) (5.99:6.61:7.58))
     (PORT C (6.48:7.15:8.16) (6.22:6.87:7.88))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_30\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.14:6.76:7.72) (5.95:6.57:7.54))
     (PORT B (5.65:6.23:7.12) (5.48:6.05:6.95))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT EN (14.11:15.55:17.76) (13.83:15.27:17.52))
     (PORT ALn (4.67:5.15:5.88) (4.59:5.07:5.82))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.02:13.25:15.13) (11.62:12.83:14.72))
     (PORT B (4.10:4.51:5.15) (4.01:4.42:5.08))
     (PORT C (5.73:6.32:7.22) (5.49:6.06:6.95))
     (PORT D (9.93:10.94:12.49) (9.57:10.56:12.12))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.35:4.80:5.48) (4.30:4.75:5.45))
     (PORT ALn (13.25:14.60:16.68) (13.03:14.39:16.51))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_34\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_RNO\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:9.13:10.43) (7.93:8.76:10.05))
     (PORT B (0.54:0.60:0.68) (0.54:0.59:0.68))
     (PORT C (7.11:7.83:8.94) (6.72:7.42:8.51))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.03:6.64:7.59) (5.76:6.36:7.30))
     (PORT B (3.05:3.36:3.84) (3.04:3.35:3.85))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_38)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.69:10.68:12.20) (9.33:10.30:11.82))
     (PORT B (10.89:12.00:13.70) (10.49:11.58:13.28))
     (PORT C (2.22:2.45:2.79) (2.14:2.36:2.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.69:6.27:7.16) (5.49:6.06:6.96))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/PRDATA_RNO\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.11:2.32:2.65) (2.04:2.25:2.58))
     (PORT B (0.84:0.92:1.06) (0.86:0.95:1.09))
     (PORT C (6.60:7.28:8.31) (6.28:6.93:7.95))
     (PORT D (5.37:5.92:6.76) (5.18:5.71:6.56))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.52:3.25:3.71) (2.67:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.16:2.38:2.71) (2.10:2.32:2.66))
     (PORT B (10.72:11.81:13.49) (10.51:11.61:13.32))
     (PORT C (17.59:19.39:22.14) (16.95:18.72:21.48))
     (PORT D (7.03:7.75:8.85) (6.79:7.50:8.60))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_46\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.88:9.79:11.18) (8.58:9.47:10.87))
     (PORT B (16.18:17.83:20.36) (15.56:17.18:19.71))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_236\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_49)
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_0_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_104\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.50:4.96:5.67) (4.44:4.90:5.62))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.08:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_188\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/status_async_cycles_lm_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.73:7.42:8.48) (6.47:7.14:8.19))
     (PORT B (4.10:4.52:5.17) (3.94:4.35:4.99))
     (PORT C (5.14:5.67:6.47) (4.97:5.49:6.29))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (0.52:0.58:0.66) (0.52:0.58:0.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (3.57:3.93:4.49) (3.76:4.16:4.77))
     (IOPATH B S (4.39:5.26:6.01) (4.79:5.71:6.55))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.34:4.78:5.46) (4.29:4.74:5.43))
     (PORT ALn (4.82:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_47)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_23\\)
 (DELAY
  (ABSOLUTE
     (PORT B (9.61:10.59:12.10) (9.25:10.21:11.72))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT B (5.90:6.51:7.43) (5.69:6.28:7.21))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.31:2.54:2.91) (2.25:2.49:2.85))
     (PORT B (13.53:14.91:17.03) (13.27:14.65:16.81))
     (PORT C (10.22:11.26:12.86) (9.78:10.80:12.39))
     (PORT D (11.14:12.28:14.03) (10.79:11.92:13.67))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_PREADY_0_sqmuxa_3_0_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.06:9.98:11.40) (8.97:9.90:11.36))
     (PORT B (3.49:3.84:4.39) (3.42:3.78:4.34))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.73) (2.11:2.33:2.68))
     (PORT B (0.84:0.93:1.06) (0.87:0.96:1.10))
     (PORT C (6.05:6.66:7.61) (5.83:6.44:7.39))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.74:7.43:8.49) (6.45:7.12:8.17))
     (PORT CLK (4.45:4.91:5.60) (4.38:4.84:5.55))
     (PORT EN (15.17:16.72:19.09) (14.77:16.31:18.72))
     (PORT ALn (4.75:5.23:5.98) (4.67:5.16:5.92))
     (PORT SLn (5.64:6.22:7.10) (5.65:6.24:7.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.71:0.81) (0.63:0.70:0.80))
     (PORT CLK (4.43:4.88:5.58) (4.36:4.81:5.52))
     (PORT ALn (4.82:5.31:6.06) (4.87:5.37:6.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.55:9.42:10.76) (8.42:9.30:10.67))
     (PORT CLK (4.75:5.23:5.98) (4.64:5.13:5.88))
     (PORT EN (8.95:9.87:11.27) (8.93:9.86:11.31))
     (PORT ALn (4.94:5.44:6.22) (4.86:5.36:6.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.02:5.77))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.55:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_9\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.03:16.56:18.92) (14.72:16.25:18.64))
     (PORT B (4.37:4.81:5.50) (4.18:4.62:5.30))
     (PORT C (6.03:6.64:7.58) (5.84:6.45:7.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_232\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.56:18.25:20.85) (16.12:17.80:20.43))
     (PORT CLK (4.78:5.26:6.01) (4.66:5.15:5.91))
     (PORT EN (12.84:14.14:16.15) (12.56:13.87:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.56:7.22:8.25) (6.36:7.03:8.06))
     (PORT B (5.77:6.36:7.26) (5.57:6.15:7.06))
     (PORT C (5.77:6.36:7.26) (5.56:6.14:7.04))
     (PORT D (0.86:0.95:1.08) (0.88:0.98:1.12))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.90:0.99:1.13) (0.92:1.01:1.16))
     (PORT B (1.86:2.05:2.35) (1.95:2.15:2.47))
     (PORT C (2.14:2.36:2.69) (2.07:2.29:2.63))
     (PORT D (2.25:2.47:2.83) (2.16:2.39:2.74))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.38:3.86) (3.01:3.32:3.81))
     (PORT B (2.96:3.26:3.72) (2.91:3.21:3.68))
     (PORT C (14.46:15.93:18.19) (13.96:15.41:17.68))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.58:7.26:8.29) (6.31:6.97:8.00))
     (PORT B (2.21:2.44:2.78) (2.15:2.37:2.72))
     (PORT C (6.96:7.67:8.76) (6.70:7.40:8.49))
     (PORT D (9.71:10.70:12.21) (9.35:10.33:11.85))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.84:0.92:1.05) (0.86:0.95:1.09))
     (PORT B (5.97:6.58:7.51) (5.74:6.34:7.28))
     (PORT C (0.54:0.60:0.68) (0.53:0.59:0.68))
     (PORT D (5.73:6.32:7.22) (5.51:6.08:6.98))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.88:11.99:13.69) (10.27:11.34:13.02))
     (PORT CLK (4.59:5.05:5.77) (4.53:5.00:5.73))
     (PORT EN (9.15:10.09:11.52) (9.07:10.01:11.49))
     (PORT ALn (4.79:5.28:6.03) (4.71:5.20:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.88:6.48:7.40) (5.68:6.27:7.20))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.76:4.15:4.74) (3.91:4.31:4.95))
     (PORT CLK (4.84:5.34:6.10) (4.73:5.23:6.00))
     (PORT EN (16.22:17.87:20.41) (16.02:17.69:20.30))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_16_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.82:5.31:6.06) (4.84:5.35:6.14))
     (PORT ALn (4.90:5.40:6.16) (4.93:5.45:6.25))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_26\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.67:7.35:8.40) (6.37:7.04:8.08))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi_dms1_cs_0_sqmuxa_3_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.06:3.37:3.85) (3.02:3.34:3.83))
     (PORT B (6.02:6.63:7.57) (5.76:6.36:7.30))
     (PORT C (7.28:8.02:9.16) (7.04:7.77:8.92))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.86:10.87:12.41) (9.50:10.48:12.03))
     (PORT CLK (4.69:5.17:5.90) (4.59:5.07:5.82))
     (PORT EN (7.79:8.59:9.80) (7.75:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.92:8.73:9.97) (7.60:8.39:9.62))
     (PORT B (6.27:6.91:7.89) (6.05:6.68:7.67))
     (PORT C (6.33:6.98:7.97) (6.10:6.74:7.73))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.41:4.87:5.56) (4.34:4.79:5.50))
     (PORT EN (7.18:7.92:9.04) (7.17:7.91:9.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_260\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.60:8.38:9.57) (7.28:8.04:9.22))
     (PORT B (8.87:9.77:11.16) (8.55:9.44:10.83))
     (PORT C (4.06:4.48:5.11) (3.88:4.28:4.91))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.76:5.25:5.99) (4.66:5.15:5.90))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.86:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.17:3.62) (2.82:3.12:3.57))
     (PORT B (8.85:9.76:11.14) (8.59:9.48:10.88))
     (PORT C (6.26:6.89:7.87) (6.08:6.71:7.70))
     (PORT D (6.69:7.37:8.41) (6.40:7.06:8.10))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0_a3_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.59:13.87:15.84) (12.04:13.30:15.26))
     (PORT B (3.14:3.46:3.95) (3.13:3.46:3.97))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.07:7.79:8.89) (6.77:7.47:8.58))
     (PORT B (5.77:6.36:7.27) (5.56:6.14:7.05))
     (PORT C (9.15:10.09:11.52) (8.84:9.76:11.20))
     (PORT D (5.77:6.36:7.27) (5.64:6.23:7.14))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.55:3.92:4.50))
     (PORT CLK (4.73:5.21:5.95) (4.64:5.13:5.88))
     (PORT EN (17.45:19.23:21.96) (17.05:18.83:21.60))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/request_resync_0_sqmuxa_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.43:7.09:8.10) (6.13:6.77:7.76))
     (PORT B (4.26:4.69:5.36) (4.15:4.58:5.26))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\stamp0_ready_dms1_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.48:0.53:0.60))
     (PORT B (5.78:6.37:7.28) (5.55:6.13:7.03))
     (PORT C (6.47:7.13:8.14) (6.32:6.98:8.00))
     (PORT D (8.99:9.91:11.31) (8.60:9.50:10.90))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.86:10.87:12.41) (9.50:10.49:12.03))
     (PORT CLK (4.78:5.27:6.02) (4.68:5.16:5.93))
     (PORT EN (9.07:10.00:11.42) (8.95:9.89:11.34))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.87:7.58:8.65) (6.58:7.26:8.33))
     (PORT CLK (4.26:4.70:5.37) (4.22:4.66:5.35))
     (PORT ALn (4.98:5.49:6.27) (5.06:5.58:6.41))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.42:9.28:10.59) (8.09:8.94:10.25))
     (PORT B (2.17:2.39:2.73) (2.10:2.31:2.66))
     (PORT C (4.78:5.27:6.01) (4.66:5.15:5.91))
     (PORT D (13.08:14.41:16.46) (12.61:13.93:15.98))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.06:4.48:5.12) (3.94:4.35:4.99))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.25:4.68:5.35) (4.16:4.60:5.27))
     (PORT B (8.95:9.87:11.27) (8.63:9.53:10.93))
     (PORT C (5.92:6.52:7.44) (5.66:6.25:7.18))
     (PORT D (7.87:8.67:9.90) (7.58:8.37:9.61))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.72:0.80:0.91) (0.70:0.77:0.88))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT ALn (4.62:5.09:5.82) (4.55:5.02:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.70:16.20:18.50) (13.93:15.38:17.65))
     (PORT CLK (4.37:4.82:5.50) (4.31:4.76:5.46))
     (PORT EN (6.84:7.54:8.61) (6.85:7.56:8.68))
     (PORT ALn (4.52:4.98:5.68) (4.45:4.91:5.64))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.81) (2.97:3.28:3.76))
     (PORT B (2.92:3.22:3.68) (2.86:3.15:3.62))
     (PORT C (13.42:14.79:16.89) (12.93:14.28:16.38))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.52:4.98:5.69) (4.45:4.92:5.64))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.41:4.86:5.56) (4.34:4.79:5.50))
     (PORT EN (7.18:7.92:9.04) (7.17:7.91:9.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.71:0.81) (0.63:0.70:0.80))
     (PORT CLK (4.46:4.91:5.61) (4.39:4.84:5.56))
     (PORT EN (5.48:6.04:6.90) (5.51:6.08:6.97))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.05:3.36:3.83) (3.01:3.32:3.81))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.86:6.46:7.38) (5.65:6.24:7.16))
     (PORT B (9.25:10.19:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.49:4.95:5.65) (4.43:4.89:5.61))
     (PORT EN (10.20:11.24:12.83) (10.12:11.18:12.83))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.09:5.83))
     (PORT SLn (17.23:18.99:21.69) (16.81:18.56:21.29))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (6.18:6.81:7.77) (5.91:6.53:7.49))
     (PORT C (7.31:8.06:9.20) (7.04:7.78:8.92))
     (PORT D (10.22:11.26:12.86) (9.77:10.79:12.38))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_56_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.88:9.79:11.18) (8.49:9.38:10.76))
     (PORT B (16.85:18.57:21.20) (16.42:18.13:20.81))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:7.19:8.21) (6.27:6.92:7.94))
     (PORT B (3.52:3.87:4.42) (3.39:3.74:4.30))
     (PORT C (5.69:6.27:7.16) (5.51:6.08:6.97))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.77:8.57:9.79) (7.54:8.33:9.55))
     (PORT B (6.23:6.86:7.84) (5.93:6.54:7.51))
     (PORT C (7.52:8.29:9.46) (7.30:8.06:9.25))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_23)
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\LED_RECORDING_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_83)
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\MOSI_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_0_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_51\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.43:9.29:10.61) (8.13:8.98:10.30))
     (PORT B (4.97:5.48:6.25) (4.78:5.28:6.05))
     (PORT C (7.43:8.19:9.35) (7.19:7.94:9.11))
     (PORT D (6.62:7.29:8.33) (6.32:6.98:8.00))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\LED_RECORDING_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\LED_RECORDING_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (3.72:4.10:4.68) (3.36:3.71:4.25))
     (PORT EIN_P (3.55:3.91:4.47) (3.21:3.54:4.06))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.30:3.63:4.15) (3.27:3.61:4.14))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.01:9.93:11.34) (8.90:9.82:11.27))
     (PORT CLK (4.60:5.07:5.79) (4.51:4.98:5.72))
     (PORT EN (8.75:9.64:11.01) (8.68:9.59:11.00))
     (PORT ALn (4.66:5.13:5.86) (4.60:5.08:5.82))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.79:6.38:7.29) (5.60:6.18:7.09))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (21.49:23.68:27.05) (20.50:22.64:25.98))
     (PORT B (12.23:13.48:15.40) (11.74:12.96:14.87))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.71:7.40:8.45) (6.46:7.13:8.19))
     (PORT B (4.38:4.83:5.52) (4.21:4.64:5.33))
     (PORT C (5.82:6.42:7.33) (5.55:6.12:7.03))
     (PORT D (3.25:3.58:4.09) (3.10:3.43:3.93))
     (IOPATH A Y (2.90:3.19:3.65) (2.98:3.29:3.77))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH D Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.86:6.69) (5.07:5.60:6.43))
     (PORT B (3.09:3.40:3.88) (3.04:3.35:3.84))
     (PORT C (8.11:8.93:10.20) (7.79:8.60:9.87))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.12:8.95:10.22) (7.83:8.65:9.93))
     (PORT CLK (4.57:5.04:5.76) (4.49:4.96:5.69))
     (PORT EN (9.59:10.57:12.08) (9.52:10.51:12.06))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_14)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_40_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.81:15.22:17.38) (13.27:14.65:16.81))
     (PORT CLK (4.36:4.80:5.49) (4.29:4.74:5.44))
     (PORT ALn (6.97:7.69:8.83) (6.18:6.81:7.77))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_53\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB0\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.55:2.81:3.21) (2.60:2.87:3.29))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.76:5.25:6.00) (4.56:5.03:5.78))
     (PORT CLK (4.79:5.28:6.02) (4.67:5.16:5.92))
     (PORT EN (21.08:23.23:26.53) (20.54:22.68:26.02))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\resetn_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.56:8.34:9.52) (7.25:8.01:9.19))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\debug_led_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.75:0.86))
     (PORT CLK (4.77:5.26:6.01) (4.67:5.15:5.91))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.72:9.61:10.98) (8.61:9.50:10.91))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (10.65:11.74:13.40) (10.52:11.61:13.32))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (PORT SLn (12.94:14.28:16.39) (11.64:12.83:14.65))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_127\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.25:9.09:10.38) (7.93:8.76:10.05))
     (PORT CLK (4.60:5.07:5.78) (4.51:4.98:5.72))
     (PORT EN (11.29:12.44:14.21) (11.08:12.23:14.04))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_25\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.90:6.50:7.43) (5.69:6.28:7.21))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:7.19:8.21) (6.20:6.85:7.85))
     (PORT B (11.47:12.64:14.44) (11.02:12.17:13.96))
     (PORT C (6.45:7.11:8.12) (6.15:6.79:7.80))
     (PORT D (6.59:7.26:8.29) (6.32:6.98:8.01))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_73\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.99:7.71:8.80) (6.73:7.44:8.53))
     (PORT CLK (4.78:5.27:6.01) (4.67:5.16:5.92))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.30) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.18:5.71:6.52) (5.02:5.54:6.36))
     (PORT B (5.11:5.64:6.44) (4.93:5.45:6.25))
     (PORT C (14.07:15.51:17.71) (13.54:14.95:17.16))
     (PORT D (16.44:18.11:20.69) (16.21:17.90:20.53))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_26)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (3.03:3.34:3.83))
     (PORT B (6.18:6.82:7.78) (5.93:6.55:7.51))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:7.19:8.21) (6.20:6.85:7.85))
     (PORT B (2.75:3.03:3.46) (2.66:2.93:3.37))
     (PORT C (5.91:6.52:7.44) (5.71:6.30:7.23))
     (PORT D (8.63:9.51:10.86) (8.29:9.15:10.50))
     (IOPATH A Y (1.31:1.73:1.98) (1.24:1.84:2.11))
     (IOPATH B Y (2.99:3.30:3.77) (3.19:3.53:4.05))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH D Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/busy_RNIS7HJ\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.58:5.05:5.76) (4.40:4.86:5.57))
     (PORT B (7.28:8.03:9.17) (7.07:7.80:8.95))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.87:9.78:11.17) (8.49:9.38:10.76))
     (PORT CLK (4.46:4.91:5.61) (4.38:4.83:5.54))
     (PORT EN (5.27:5.81:6.63) (5.30:5.85:6.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_86)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.81:10.81:12.34) (9.45:10.44:11.98))
     (PORT B (16.58:18.28:20.87) (15.96:17.62:20.21))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.un151_in_enablelto30_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.79:6.38:7.29) (5.61:6.19:7.10))
     (PORT B (6.35:7.00:7.99) (6.04:6.67:7.65))
     (PORT C (5.86:6.45:7.37) (5.62:6.21:7.12))
     (PORT D (6.73:7.41:8.47) (6.48:7.16:8.21))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.20:2.43:2.77) (2.15:2.37:2.72))
     (PORT B (15.33:16.90:19.30) (14.94:16.50:18.93))
     (PORT C (6.68:7.36:8.41) (6.38:7.04:8.08))
     (PORT D (12.71:14.00:15.99) (12.24:13.51:15.51))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.81:6.41:7.32) (5.60:6.18:7.09))
     (PORT B (9.16:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_4\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.58:0.67) (0.53:0.59:0.67))
     (PORT B (9.06:9.98:11.40) (8.77:9.68:11.11))
     (PORT C (3.52:3.88:4.43) (3.39:3.74:4.30))
     (PORT D (4.36:4.80:5.49) (4.18:4.61:5.29))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.41:4.86:5.56) (4.35:4.80:5.51))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.34:4.78:5.46) (4.29:4.74:5.44))
     (PORT ALn (4.85:5.35:6.11) (4.91:5.43:6.23))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_42_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (13.54:14.92:17.04) (13.26:14.64:16.80))
     (PORT ALn (11.54:12.72:14.53) (11.36:12.55:14.40))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_36_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.42:7.07:8.07) (6.42:7.09:8.14))
     (PORT ALn (6.52:7.18:8.20) (6.51:7.19:8.24))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.55:14.93:17.05) (13.23:14.60:16.75))
     (PORT CLK (4.45:4.90:5.60) (4.39:4.85:5.56))
     (PORT EN (8.51:9.38:10.71) (8.46:9.34:10.72))
     (PORT ALn (4.58:5.04:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_34_RNO_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.26:6.90:7.88) (6.09:6.72:7.71))
     (PORT B (0.51:0.57:0.65) (0.51:0.56:0.65))
     (PORT C (6.38:7.03:8.03) (6.16:6.81:7.81))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.98:3.28:3.75) (3.08:3.41:3.91))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.20:4.63:5.28) (4.03:4.45:5.11))
     (PORT B (10.40:11.46:13.08) (9.94:10.98:12.60))
     (PORT C (2.15:2.37:2.71) (2.13:2.35:2.70))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.18:9.01:10.29) (7.85:8.67:9.94))
     (PORT CLK (4.74:5.22:5.96) (4.63:5.11:5.87))
     (PORT EN (20.52:22.61:25.83) (19.99:22.07:25.32))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (PORT SLn (14.61:16.10:18.39) (14.29:15.77:18.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_o2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.22:2.45:2.79) (2.20:2.42:2.78))
     (PORT B (6.61:7.28:8.32) (6.34:7.00:8.04))
     (PORT C (2.11:2.33:2.66) (2.05:2.27:2.60))
     (PORT D (7.20:7.94:9.06) (6.93:7.65:8.78))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNI7Q6V\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.81:6.40:7.31) (5.61:6.19:7.11))
     (PORT B (2.92:3.22:3.68) (2.91:3.21:3.69))
     (PORT C (0.45:0.50:0.57) (0.46:0.51:0.58))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (2.58:2.85:3.25) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.06:3.37:3.85) (3.02:3.33:3.82))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/apb_spi_finished_1_sqmuxa_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.00:7.72:8.81) (6.79:7.50:8.60))
     (PORT B (6.84:7.53:8.60) (6.57:7.25:8.32))
     (PORT C (7.13:7.85:8.97) (6.85:7.57:8.68))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\MMUART_0_TXD_M2F_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_27_rs_RNI7I3N\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.59:6.16:7.03) (5.40:5.97:6.85))
     (PORT B (3.04:3.35:3.82) (3.01:3.32:3.81))
     (PORT C (2.95:3.25:3.72) (2.89:3.19:3.66))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.46:4.91:5.61) (4.39:4.85:5.56))
     (PORT EN (6.85:7.54:8.62) (6.84:7.55:8.66))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (1.77:1.95:2.23) (1.81:2.00:2.29))
     (PORT CLK (4.69:5.16:5.90) (4.58:5.06:5.80))
     (PORT EN (12.41:13.67:15.62) (12.22:13.49:15.48))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.22:4.65:5.31) (4.03:4.45:5.11))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.20:13.45:15.36) (11.98:13.23:15.18))
     (PORT CLK (4.63:5.10:5.83) (4.56:5.04:5.78))
     (PORT EN (13.43:14.80:16.90) (13.16:14.53:16.67))
     (PORT ALn (4.82:5.32:6.07) (4.73:5.22:5.99))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/async_prescaler_count_5\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:2.69:3.07) (2.34:2.59:2.97))
     (PORT B (6.11:6.73:7.69) (5.85:6.45:7.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "FCEND_BUFF_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_29_FCINST1\\)
 (DELAY
  (ABSOLUTE
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CC CO (0.62:0.68:0.78) (0.68:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.43:7.09:8.09) (6.17:6.82:7.82))
     (PORT B (3.01:3.31:3.79) (2.95:3.26:3.74))
     (PORT C (7.44:8.20:9.36) (7.18:7.93:9.10))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:7.56:8.63) (6.52:7.20:8.26))
     (PORT B (4.16:4.58:5.23) (4.05:4.47:5.13))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.08:4.49:5.13) (3.94:4.35:4.99))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.37:8.12:9.27) (7.13:7.87:9.03))
     (PORT B (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT C (6.14:6.77:7.73) (6.23:6.88:7.90))
     (PORT D (6.49:7.15:8.16) (6.26:6.91:7.93))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (7.75:8.54:9.75) (7.48:8.25:9.47))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.47:7.13:8.14) (6.24:6.89:7.90))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/assert_data_5_iv_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.57:0.65) (0.52:0.58:0.66))
     (PORT B (11.66:12.85:14.68) (11.32:12.50:14.34))
     (PORT C (3.86:4.25:4.86) (3.77:4.17:4.78))
     (PORT D (9.17:10.10:11.54) (9.10:10.05:11.53))
     (IOPATH A Y (2.83:3.28:3.75) (3.00:3.41:3.91))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.20:6.83:7.80) (6.00:6.63:7.60))
     (PORT B (3.16:3.48:3.97) (3.10:3.43:3.93))
     (PORT C (2.15:2.37:2.71) (2.10:2.31:2.66))
     (PORT D (0.81:0.89:1.02) (0.82:0.90:1.03))
     (IOPATH A Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.18:4.61:5.26) (4.04:4.46:5.12))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.55:14.93:17.05) (13.22:14.60:16.75))
     (PORT CLK (4.45:4.90:5.60) (4.38:4.83:5.55))
     (PORT EN (11.72:12.92:14.76) (11.60:12.81:14.69))
     (PORT ALn (4.58:5.04:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.56:11.64:13.29) (10.18:11.25:12.90))
     (PORT B (9.64:10.63:12.14) (9.28:10.24:11.75))
     (PORT C (6.05:6.66:7.61) (5.81:6.42:7.36))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.50:4.96:5.66) (4.41:4.87:5.59))
     (PORT EN (12.01:13.24:15.12) (11.81:13.04:14.96))
     (PORT ALn (4.80:5.29:6.04) (4.70:5.19:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:9.13:10.43) (7.93:8.76:10.05))
     (PORT B (3.00:3.30:3.77) (2.99:3.30:3.78))
     (PORT C (7.11:7.83:8.95) (6.72:7.42:8.51))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.25:12.39:14.15) (10.69:11.80:13.54))
     (PORT CLK (4.80:5.29:6.04) (4.69:5.18:5.94))
     (PORT EN (17.21:18.96:21.66) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.42:6.18) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_52_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.76:6.34:7.24) (5.58:6.17:7.07))
     (PORT B (15.74:17.34:19.81) (15.33:16.92:19.42))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.80:7.49:8.56) (6.59:7.28:8.35))
     (PORT B (6.29:6.94:7.92) (5.99:6.61:7.59))
     (PORT C (18.68:20.58:23.51) (17.90:19.77:22.68))
     (PORT D (19.60:21.60:24.67) (19.27:21.28:24.41))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/request_resync\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.79:7.48:8.54) (6.58:7.27:8.34))
     (PORT CLK (4.38:4.83:5.52) (4.31:4.76:5.46))
     (PORT EN (4.89:5.39:6.15) (4.97:5.48:6.29))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_28\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.78:9.68:11.06) (8.38:9.25:10.61))
     (PORT B (2.85:3.14:3.59) (2.79:3.08:3.53))
     (PORT C (5.79:6.38:7.28) (5.55:6.13:7.03))
     (PORT D (2.10:2.32:2.64) (2.08:2.29:2.63))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_231\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.57:0.65) (0.52:0.58:0.66))
     (PORT B (8.22:9.06:10.35) (7.90:8.72:10.01))
     (PORT C (8.60:9.48:10.83) (8.42:9.30:10.67))
     (IOPATH A Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.27:3.60:4.11) (3.17:3.50:4.02))
     (PORT B (7.98:8.79:10.04) (7.67:8.47:9.72))
     (PORT C (10.27:11.32:12.93) (9.93:10.96:12.58))
     (PORT D (9.85:10.85:12.40) (9.41:10.39:11.92))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/dataReadyReset_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.51:0.57:0.65))
     (PORT B (5.08:5.60:6.40) (4.94:5.46:6.26))
     (PORT C (3.12:3.44:3.93) (3.06:3.38:3.88))
     (PORT D (3.43:3.78:4.32) (3.34:3.69:4.23))
     (IOPATH A Y (2.58:2.85:3.25) (2.71:2.99:3.43))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (1.79:2.41:2.75) (1.84:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.59:5.06:5.78) (4.52:4.99:5.72))
     (PORT EN (9.96:10.98:12.54) (9.80:10.83:12.42))
     (PORT ALn (4.76:5.24:5.99) (4.68:5.17:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.10:5.62:6.41) (4.90:5.42:6.21))
     (PORT CLK (4.61:5.09:5.81) (4.54:5.01:5.75))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.75:16.25:18.56) (13.94:15.39:17.66))
     (PORT CLK (4.41:4.86:5.55) (4.35:4.81:5.52))
     (PORT EN (5.16:5.69:6.50) (5.19:5.74:6.58))
     (PORT ALn (4.59:5.05:5.77) (4.52:4.99:5.73))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.67:7.35:8.40) (6.37:7.04:8.07))
     (PORT B (4.96:5.46:6.24) (4.81:5.31:6.10))
     (PORT C (6.85:7.55:8.62) (6.61:7.29:8.37))
     (PORT D (5.91:6.51:7.44) (5.69:6.28:7.20))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_42_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.83:15.24:17.40) (13.30:14.68:16.85))
     (PORT CLK (4.30:4.73:5.41) (4.25:4.69:5.38))
     (PORT ALn (7.08:7.82:8.97) (6.31:6.96:7.95))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.30:4.73:5.41) (4.24:4.68:5.37))
     (PORT ALn (15.64:17.24:19.69) (15.48:17.09:19.61))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_temp\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.36:4.80:5.49) (4.30:4.75:5.45))
     (PORT EN (9.60:10.58:12.08) (9.51:10.50:12.05))
     (PORT ALn (4.50:4.96:5.66) (4.45:4.92:5.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.23:3.69) (2.86:3.15:3.62))
     (PORT B (20.95:23.08:26.36) (20.24:22.35:25.64))
     (PORT C (6.27:6.91:7.89) (6.02:6.65:7.63))
     (PORT D (9.42:10.39:11.86) (9.06:10.01:11.48))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.62:7.29:8.33) (6.39:7.05:8.09))
     (PORT B (6.61:7.28:8.32) (6.34:7.00:8.03))
     (PORT C (8.20:9.04:10.32) (7.86:8.68:9.96))
     (PORT D (25.55:28.16:32.16) (25.06:27.67:31.74))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_2532_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.67:15.07:17.21) (13.17:14.54:16.68))
     (PORT CLK (4.33:4.77:5.44) (4.28:4.72:5.42))
     (PORT ALn (5.27:5.82:6.68) (4.58:5.05:5.77))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.41:4.86:5.56) (4.35:4.80:5.51))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_1979_i_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.42:18.10:20.67) (15.76:17.40:19.96))
     (PORT CLK (4.25:4.68:5.35) (4.20:4.64:5.32))
     (PORT ALn (10.99:12.14:13.93) (9.83:10.83:12.37))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.46:3.95) (3.07:3.39:3.89))
     (PORT B (0.58:0.64:0.73) (0.57:0.63:0.72))
     (PORT C (9.96:10.97:12.53) (9.62:10.62:12.19))
     (PORT D (6.63:7.30:8.34) (6.32:6.97:8.00))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_component_state_14_i_a3_0_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.43:4.88:5.58) (4.28:4.72:5.42))
     (PORT B (5.16:5.69:6.50) (5.00:5.52:6.34))
     (PORT C (4.29:4.72:5.40) (4.10:4.53:5.20))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.55:22.65:25.86) (20.17:22.27:25.55))
     (PORT CLK (4.60:5.07:5.79) (4.49:4.96:5.69))
     (PORT EN (10.84:11.94:13.64) (10.69:11.80:13.54))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.88:7.58:8.66) (6.58:7.26:8.33))
     (PORT CLK (4.90:5.40:6.17) (4.79:5.29:6.07))
     (PORT EN (9.13:10.06:11.49) (9.06:10.01:11.48))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.51:9.38:10.71) (8.16:9.01:10.33))
     (PORT CLK (4.59:5.06:5.78) (4.48:4.95:5.68))
     (PORT EN (8.87:9.77:11.16) (8.78:9.69:11.12))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (PORT SLn (9.23:10.17:11.61) (9.19:10.15:11.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/N_2533_set_RNI9RF41\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.30:3.77) (2.97:3.28:3.77))
     (PORT B (2.89:3.18:3.64) (2.81:3.11:3.56))
     (PORT C (2.95:3.25:3.72) (2.89:3.19:3.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.88:5.60))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_s_1_391\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.17:3.50:3.99) (3.08:3.40:3.90))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\ENABLE_MEMORY_LED_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (25.97:28.62:32.68) (25.57:28.23:32.39))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.38:9.24:10.55) (8.08:8.92:10.24))
     (PORT B (8.83:9.73:11.12) (8.64:9.54:10.95))
     (PORT C (3.04:3.35:3.82) (3.01:3.32:3.81))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_157\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.89:7.60:8.67) (6.58:7.26:8.33))
     (PORT CLK (4.90:5.40:6.17) (4.79:5.28:6.06))
     (PORT EN (12.17:13.41:15.31) (11.91:13.15:15.09))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_35_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.13:6.76:7.72) (5.91:6.52:7.48))
     (PORT B (12.11:13.35:15.24) (11.83:13.06:14.99))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.84:9.74:11.12) (8.49:9.37:10.75))
     (PORT B (10.40:11.46:13.08) (9.94:10.98:12.60))
     (PORT C (2.21:2.44:2.78) (2.14:2.37:2.71))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.20:6.84:7.81) (5.98:6.60:7.58))
     (PORT CLK (4.27:4.71:5.38) (4.22:4.65:5.34))
     (PORT ALn (11.54:12.72:14.53) (11.36:12.55:14.40))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_1981_i_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.94:13.16:15.03) (11.47:12.66:14.53))
     (PORT CLK (4.34:4.78:5.46) (4.29:4.74:5.44))
     (PORT ALn (5.29:5.84:6.70) (4.61:5.08:5.80))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.00:6.61:7.55) (5.76:6.36:7.30))
     (PORT B (6.51:7.18:8.20) (6.28:6.94:7.96))
     (PORT C (2.43:2.68:3.06) (2.33:2.57:2.95))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.00:8.82:10.07) (7.74:8.54:9.80))
     (PORT B (2.17:2.40:2.74) (2.11:2.33:2.68))
     (PORT C (9.55:10.52:12.01) (9.19:10.15:11.64))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.32:3.66:4.18) (3.20:3.53:4.05))
     (PORT B (6.08:6.70:7.65) (5.81:6.42:7.37))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_lm_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.35:7.00:7.99) (6.11:6.74:7.74))
     (PORT B (4.11:4.53:5.18) (3.93:4.34:4.98))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_dms2_1_sqmuxa_2_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.77:17.38:19.85) (15.30:16.89:19.38))
     (PORT B (3.38:3.73:4.25) (3.27:3.61:4.14))
     (PORT C (2.26:2.49:2.84) (2.16:2.38:2.73))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.66:5.14:5.87) (4.57:5.04:5.79))
     (PORT EN (10.16:11.19:12.78) (9.99:11.03:12.65))
     (PORT ALn (4.85:5.34:6.10) (4.74:5.24:6.01))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.91:6.52:7.44) (5.70:6.29:7.22))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_52_i_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.15:11.19:12.78) (9.77:10.78:12.37))
     (PORT B (24.21:26.67:30.46) (23.20:25.62:29.39))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_34\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.58:0.66) (0.53:0.58:0.67))
     (PORT B (4.09:4.51:5.15) (3.92:4.33:4.97))
     (PORT C (8.05:8.87:10.13) (7.71:8.51:9.77))
     (PORT D (3.19:3.52:4.01) (3.09:3.41:3.92))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.52:4.98:5.69) (4.24:4.68:5.37))
     (PORT B (4.14:4.56:5.21) (3.98:4.40:5.05))
     (PORT C (4.08:4.50:5.14) (3.97:4.38:5.02))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_33_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.25:7.99:9.13) (6.94:7.66:8.79))
     (PORT CLK (4.25:4.69:5.35) (4.19:4.63:5.31))
     (PORT ALn (5.20:5.74:6.58) (4.56:5.02:5.73))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_43_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.16:10.10:11.53) (8.86:9.78:11.22))
     (PORT B (12.61:13.90:15.88) (12.07:13.32:15.29))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.01:5.52:6.31) (4.82:5.32:6.11))
     (PORT B (6.92:7.63:8.71) (6.66:7.36:8.44))
     (PORT C (7.95:8.76:10.00) (7.70:8.50:9.76))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_267\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.20:3.66) (2.88:3.18:3.65))
     (PORT B (6.07:6.69:7.64) (5.82:6.43:7.38))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/apb_is_atomic_0_sqmuxa_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.89:9.80:11.19) (8.81:9.73:11.16))
     (PORT B (0.88:0.97:1.11) (0.90:1.00:1.14))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.53:9.39:10.73) (8.13:8.97:10.30))
     (PORT B (9.02:9.94:11.35) (8.69:9.60:11.01))
     (PORT C (0.89:0.98:1.12) (0.90:0.99:1.13))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_59)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.51:7.17:8.19) (6.19:6.83:7.84))
     (PORT B (9.78:10.77:12.30) (9.50:10.49:12.04))
     (PORT C (6.88:7.58:8.66) (6.59:7.28:8.35))
     (PORT D (13.79:15.20:17.36) (13.25:14.63:16.78))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.14:6.77:7.73) (6.00:6.62:7.60))
     (PORT B (3.10:3.41:3.90) (3.04:3.36:3.86))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/config_RNO\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.36:9.22:10.53) (8.02:8.85:10.16))
     (PORT B (4.77:5.25:6.00) (4.54:5.01:5.75))
     (PORT C (10.48:11.55:13.19) (10.12:11.17:12.82))
     (PORT D (10.21:11.25:12.85) (9.67:10.68:12.26))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_RNI20MA\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.02:3.33:3.81) (2.97:3.28:3.76))
     (PORT B (3.88:4.27:4.88) (3.77:4.16:4.78))
     (PORT C (3.01:3.31:3.78) (2.95:3.25:3.73))
     (PORT D (3.07:3.38:3.86) (3.06:3.37:3.87))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.77:8.56:9.78) (7.44:8.22:9.43))
     (PORT B (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT C (6.04:6.66:7.61) (5.81:6.41:7.36))
     (PORT D (8.81:9.71:11.09) (8.48:9.36:10.74))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.83:5.32:6.07) (4.61:5.09:5.84))
     (PORT CLK (4.66:5.14:5.87) (4.56:5.03:5.77))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.30) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.13:8.96:10.23) (7.83:8.64:9.92))
     (PORT CLK (4.74:5.22:5.97) (4.64:5.12:5.87))
     (PORT EN (20.52:22.61:25.83) (19.99:22.07:25.32))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (PORT SLn (14.61:16.10:18.39) (14.29:15.78:18.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.93:5.44:6.21) (4.79:5.29:6.07))
     (PORT B (4.22:4.66:5.32) (4.05:4.47:5.13))
     (PORT C (4.31:4.75:5.42) (4.14:4.58:5.25))
     (PORT D (0.57:0.63:0.71) (0.56:0.61:0.70))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.85:6.45:7.36) (5.58:6.16:7.07))
     (PORT B (5.08:5.60:6.39) (4.93:5.44:6.24))
     (PORT C (4.88:5.38:6.15) (4.65:5.13:5.89))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_27\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.74:6.33:7.22) (5.51:6.08:6.98))
     (PORT B (2.90:3.20:3.65) (2.81:3.10:3.56))
     (PORT C (2.12:2.34:2.67) (2.11:2.33:2.67))
     (PORT D (5.61:6.18:7.06) (5.43:6.00:6.88))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_57)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_105)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.51:4.97:5.68) (4.45:4.92:5.64))
     (PORT EN (7.18:7.92:9.04) (7.17:7.91:9.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (5.86:6.46:7.37) (5.63:6.21:7.13))
     (PORT C (7.31:8.06:9.20) (7.04:7.78:8.92))
     (PORT D (10.62:11.71:13.37) (10.14:11.19:12.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.56:2.82:3.22) (2.58:2.85:3.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_63)
 )
 (CELL
 (CELLTYPE "GB_NG")
 (INSTANCE ResetAND_RNIMHJB)
 (DELAY
  (ABSOLUTE
     (PORT An (22.81:25.19:28.90) (21.05:23.19:26.49))
     (IOPATH An YSn (2.09:2.30:2.63) (2.05:2.26:2.59))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (3.98:3.98:3.98))
     (WIDTH (negedge An) (3.12:3.12:3.12))
     (SETUP (posedge ENn) (negedge An) (1.19:1.31:1.50))
     (SETUP (negedge ENn) (negedge An) (0:0:0))
     (HOLD (posedge ENn) (negedge An) (0.57:0.63:0.73))
     (HOLD (negedge ENn) (negedge An) (0.98:1.08:1.24))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNIV1O01\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT B (2.97:3.27:3.74) (2.92:3.22:3.69))
     (PORT C (3.00:3.30:3.77) (2.97:3.28:3.77))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_114\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.43:7.09:8.09) (6.17:6.82:7.82))
     (PORT B (3.10:3.42:3.90) (3.00:3.31:3.80))
     (PORT C (3.20:3.53:4.03) (3.08:3.40:3.90))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.83:5.32:6.08) (4.67:5.16:5.92))
     (PORT B (6.51:7.17:8.19) (6.25:6.90:7.92))
     (PORT C (6.19:6.83:7.80) (5.93:6.54:7.51))
     (PORT D (8.27:9.11:10.40) (7.93:8.76:10.05))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.36:9.21:10.52) (8.06:8.90:10.21))
     (PORT CLK (4.64:5.12:5.84) (4.55:5.03:5.77))
     (PORT EN (14.88:16.40:18.73) (14.60:16.12:18.50))
     (PORT ALn (4.83:5.32:6.07) (4.73:5.22:5.99))
     (PORT SLn (12.44:13.71:15.66) (12.18:13.45:15.43))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/dataReadyReset\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.69:0.79) (0.63:0.69:0.79))
     (PORT CLK (4.56:5.03:5.74) (4.50:4.96:5.70))
     (PORT EN (22.36:24.64:28.14) (22.25:24.57:28.19))
     (PORT ALn (4.61:5.08:5.81) (4.55:5.02:5.77))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_4\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.07:4.49:5.12) (3.94:4.35:4.99))
     (PORT B (7.32:8.07:9.21) (7.08:7.82:8.97))
     (PORT C (1.02:1.13:1.29) (1.03:1.13:1.30))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.40:7.05:8.06) (6.18:6.82:7.83))
     (PORT B (9.96:10.98:12.54) (9.42:10.40:11.93))
     (PORT C (17.59:19.39:22.14) (16.95:18.72:21.48))
     (PORT D (7.03:7.75:8.85) (6.79:7.50:8.60))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.28:3.61:4.12) (3.17:3.50:4.02))
     (PORT B (0.54:0.60:0.68) (0.54:0.59:0.68))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.57:4.25:4.85) (3.76:4.41:5.06))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.42:4.87:5.56) (4.16:4.59:5.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_168\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.84:0.92:1.06) (0.86:0.95:1.09))
     (PORT B (2.18:2.40:2.74) (2.10:2.32:2.66))
     (PORT C (6.09:6.71:7.66) (5.85:6.46:7.41))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_24\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.67:5.15:5.88) (4.56:5.04:5.78))
     (PORT B (7.98:8.79:10.04) (7.72:8.52:9.78))
     (PORT C (8.03:8.85:10.11) (7.75:8.56:9.82))
     (PORT D (7.96:8.78:10.02) (7.60:8.39:9.63))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.88))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.64:6.22:7.10) (5.49:6.06:6.95))
     (PORT B (9.25:10.20:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_30)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.77:6.35:7.26) (5.59:6.18:7.09))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\RXSM_LO_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_27_RNIUTGQ8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.01:6.62:7.57) (5.84:6.45:7.40))
     (PORT B (5.72:6.30:7.19) (5.47:6.04:6.93))
     (PORT C (6.73:7.42:8.47) (6.45:7.12:8.17))
     (PORT D (6.52:7.19:8.21) (6.20:6.85:7.86))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.04:9.96:11.38) (8.64:9.54:10.95))
     (PORT CLK (4.70:5.18:5.92) (4.60:5.08:5.83))
     (PORT EN (8.87:9.77:11.16) (8.78:9.69:11.12))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (PORT SLn (9.23:10.17:11.61) (9.16:10.11:11.60))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.53:4.03) (3.11:3.43:3.94))
     (PORT B (9.81:10.81:12.35) (9.49:10.48:12.03))
     (PORT C (0.46:0.51:0.58) (0.47:0.52:0.59))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_o2_1_2_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.42:7.08:8.08) (6.14:6.78:7.78))
     (PORT B (6.26:6.90:7.88) (6.14:6.78:7.78))
     (PORT C (2.99:3.30:3.77) (2.95:3.26:3.74))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.96:9.87:11.28) (8.65:9.55:10.96))
     (PORT CLK (4.63:5.10:5.82) (4.54:5.01:5.75))
     (PORT EN (11.85:13.06:14.91) (11.75:12.97:14.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.79:7.48:8.54) (6.56:7.24:8.31))
     (PORT B (7.46:8.22:9.38) (7.17:7.92:9.09))
     (PORT C (13.63:15.02:17.16) (13.12:14.49:16.63))
     (PORT D (25.31:27.89:31.85) (24.84:27.42:31.46))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_92)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchronizerInterrupt_0_sqmuxa_1_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.48:7.14:8.16) (6.28:6.94:7.96))
     (PORT B (2.17:2.39:2.73) (2.11:2.32:2.67))
     (PORT C (9.95:10.96:12.52) (9.61:10.61:12.17))
     (PORT D (13.27:14.62:16.70) (12.70:14.02:16.09))
     (IOPATH A Y (3.15:3.47:3.96) (3.37:3.72:4.27))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/iPSELS_raw\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.63:8.41:9.60) (7.55:8.33:9.56))
     (PORT B (5.92:6.53:7.45) (5.94:6.56:7.52))
     (PORT C (3.44:3.79:4.33) (3.27:3.61:4.15))
     (PORT D (6.77:7.47:8.53) (6.79:7.49:8.60))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_66)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.84:7.53:8.61) (6.61:7.30:8.38))
     (PORT CLK (4.73:5.21:5.95) (4.63:5.11:5.87))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/APBState_RNI199M\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.76:8.56:9.77) (7.46:8.24:9.45))
     (PORT B (12.06:13.30:15.18) (11.58:12.79:14.67))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.88:10.89:12.44) (9.51:10.50:12.05))
     (PORT B (5.27:5.81:6.63) (5.09:5.62:6.45))
     (PORT C (4.04:4.46:5.09) (3.89:4.30:4.93))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_38\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.89:6.49:7.41) (5.73:6.32:7.26))
     (PORT B (12.23:13.47:15.39) (11.72:12.94:14.85))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.48:9.35:10.67) (8.18:9.04:10.37))
     (PORT B (17.10:18.84:21.52) (16.42:18.13:20.80))
     (PORT C (2.14:2.36:2.69) (2.08:2.30:2.63))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB5\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.74:3.02:3.45) (2.89:3.19:3.66))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.67:13.96:15.94) (12.62:13.93:15.99))
     (PORT CLK (4.49:4.95:5.66) (4.41:4.87:5.59))
     (PORT EN (7.05:7.77:8.88) (7.04:7.77:8.92))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_pwdata\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (21.97:24.21:27.65) (21.34:23.56:27.04))
     (PORT B (10.21:11.25:12.85) (9.84:10.86:12.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_dms1_1_sqmuxa_1_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.19:12.33:14.08) (10.91:12.04:13.82))
     (PORT B (6.10:6.72:7.67) (5.87:6.48:7.43))
     (PORT C (4.59:5.05:5.77) (4.45:4.92:5.64))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.06:3.37:3.85) (3.01:3.32:3.81))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_27\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.66:12.85:14.68) (11.42:12.61:14.47))
     (PORT B (5.90:6.51:7.43) (5.70:6.30:7.22))
     (PORT C (8.90:9.81:11.20) (8.57:9.46:10.86))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.50:9.37:10.70) (8.15:9.00:10.33))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (11.41:12.57:14.35) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.00:7.71:8.81) (6.59:7.28:8.35))
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.87))
     (PORT C (5.04:5.56:6.35) (4.84:5.35:6.14))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.85:3.15:3.61))
     (PORT B (7.81:8.61:9.83) (7.48:8.26:9.47))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_44_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (12.98:14.30:16.33) (12.74:14.07:16.14))
     (PORT ALn (14.33:15.80:18.04) (14.09:15.55:17.84))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.69:7.37:8.42) (6.49:7.16:8.22))
     (PORT B (10.49:11.56:13.21) (10.08:11.12:12.76))
     (PORT C (5.33:5.87:6.71) (5.14:5.68:6.51))
     (PORT D (6.41:7.06:8.07) (6.14:6.77:7.77))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.58:18.27:20.87) (16.16:17.84:20.47))
     (PORT CLK (4.77:5.26:6.00) (4.66:5.15:5.90))
     (PORT EN (12.83:14.14:16.15) (12.56:13.86:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.47:19.25:21.98) (17.09:18.87:21.65))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.25:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.82:6.42:7.33) (5.62:6.20:7.12))
     (PORT B (5.93:6.53:7.46) (5.74:6.34:7.27))
     (PORT C (10.31:11.36:12.97) (10.10:11.15:12.80))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_44)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (22.48:24.77:28.29) (21.74:24.00:27.54))
     (PORT B (10.38:11.44:13.07) (9.91:10.94:12.55))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_16\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.35:4.80:5.48) (4.19:4.63:5.31))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.94:8.75:9.99) (7.60:8.40:9.63))
     (PORT B (6.92:7.63:8.71) (6.66:7.36:8.44))
     (PORT C (8.22:9.05:10.34) (8.01:8.84:10.14))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_1_sqmuxa_i_1_i_a2_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.26:3.59:4.10) (3.17:3.50:4.02))
     (PORT B (18.03:19.87:22.69) (17.67:19.51:22.39))
     (PORT C (14.08:15.51:17.72) (13.27:14.65:16.81))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.54:2.79:3.19) (2.61:2.88:3.30))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.82:6.42:7.33) (5.60:6.18:7.09))
     (PORT B (6.40:7.05:8.05) (6.19:6.83:7.84))
     (PORT C (7.82:8.62:9.84) (7.60:8.39:9.63))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.80:3.09:3.55))
     (PORT B (2.07:2.28:2.61) (2.02:2.23:2.55))
     (PORT C (6.30:6.94:7.93) (6.12:6.76:7.75))
     (PORT D (10.46:11.53:13.17) (10.04:11.08:12.71))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.11:6.74:7.69) (5.85:6.46:7.41))
     (PORT B (2.97:3.27:3.74) (2.96:3.27:3.75))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.85:6.44:7.36) (5.61:6.20:7.11))
     (PORT B (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT C (3.61:3.98:4.54) (3.53:3.90:4.48))
     (PORT D (0.91:1.01:1.15) (0.93:1.03:1.18))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_a2_2_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:6.91:7.89) (5.99:6.61:7.59))
     (PORT B (4.52:4.98:5.68) (4.32:4.77:5.48))
     (PORT C (4.52:4.98:5.69) (4.37:4.82:5.53))
     (PORT D (7.17:7.90:9.03) (6.87:7.58:8.70))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_ns_0_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.51:8.28:9.46) (7.21:7.96:9.13))
     (PORT B (7.00:7.72:8.81) (6.79:7.50:8.60))
     (PORT C (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT D (7.13:7.85:8.97) (6.86:7.57:8.69))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.75:6.34:7.24) (5.61:6.19:7.11))
     (PORT B (6.66:7.34:8.38) (6.38:7.05:8.09))
     (PORT C (4.11:4.53:5.17) (3.98:4.40:5.04))
     (PORT D (2.04:2.25:2.57) (2.12:2.34:2.69))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.56:0.62:0.70) (0.55:0.61:0.69))
     (PORT B (8.63:9.51:10.86) (8.29:9.15:10.50))
     (PORT C (6.52:7.19:8.21) (6.20:6.85:7.86))
     (IOPATH A Y (2.93:3.23:3.69) (2.99:3.30:3.78))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.77:8.56:9.78) (7.44:8.22:9.43))
     (PORT B (2.07:2.28:2.61) (2.02:2.23:2.55))
     (PORT C (5.95:6.56:7.49) (5.71:6.30:7.23))
     (PORT D (8.81:9.71:11.09) (8.48:9.36:10.74))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.92) (0.70:0.77:0.89))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT ALn (4.62:5.09:5.82) (4.55:5.02:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.03:11.05:12.62) (9.73:10.74:12.33))
     (PORT B (6.08:6.70:7.65) (5.81:6.42:7.36))
     (PORT C (17.30:19.07:21.77) (16.66:18.40:21.11))
     (PORT D (20.44:22.52:25.72) (20.12:22.21:25.49))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.16:5.68:6.49) (4.97:5.49:6.30))
     (PORT B (2.31:2.55:2.91) (2.21:2.44:2.81))
     (PORT C (6.48:7.15:8.16) (6.19:6.83:7.84))
     (PORT D (0.50:0.56:0.64) (0.51:0.56:0.64))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.34:4.78:5.46) (4.26:4.71:5.40))
     (PORT ALn (11.12:12.26:14.00) (10.96:12.11:13.89))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_34_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.34:3.69:4.21) (3.25:3.59:4.12))
     (PORT B (13.01:14.34:16.37) (12.43:13.73:15.75))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_36_rs_RNI7NBL\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.29:3.76) (2.97:3.28:3.76))
     (PORT B (3.04:3.35:3.83) (2.98:3.29:3.77))
     (PORT C (0.48:0.53:0.61) (0.49:0.54:0.62))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\stamp0_ready_dms1_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.54:8.24:9.72) (8.03:8.76:10.20))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\stamp0_ready_dms1_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\stamp0_ready_dms1_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.43:2.76:3.32) (2.46:2.78:3.32))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.00:7.72:8.82) (6.77:7.47:8.57))
     (PORT CLK (4.78:5.27:6.02) (4.68:5.16:5.92))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.50:4.95:5.66) (4.43:4.89:5.61))
     (PORT EN (14.11:15.55:17.76) (13.83:15.27:17.52))
     (PORT ALn (4.67:5.15:5.88) (4.59:5.07:5.82))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_39\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_59_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (13.60:14.99:17.12) (13.38:14.77:16.95))
     (PORT ALn (4.80:5.29:6.04) (4.88:5.39:6.19))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.00:6.61:7.55) (5.81:6.42:7.37))
     (PORT B (2.17:2.39:2.73) (2.10:2.31:2.66))
     (PORT C (7.99:8.81:10.06) (7.70:8.50:9.75))
     (PORT D (2.91:3.21:3.67) (2.82:3.12:3.57))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.95:12.06:13.78) (10.29:11.36:13.04))
     (PORT CLK (4.41:4.86:5.55) (4.34:4.80:5.50))
     (PORT EN (10.48:11.55:13.19) (10.34:11.42:13.11))
     (PORT ALn (4.68:5.16:5.89) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.45:8.22:9.38) (7.20:7.95:9.13))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_75)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.62:5.09:5.82) (4.53:5.01:5.74))
     (PORT EN (10.14:11.17:12.76) (10.03:11.07:12.70))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_13_i_o2_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:7.18:8.21) (6.23:6.88:7.90))
     (PORT B (5.69:6.27:7.16) (5.47:6.03:6.92))
     (PORT C (2.17:2.39:2.73) (2.12:2.34:2.68))
     (PORT D (1.86:2.05:2.34) (1.95:2.15:2.46))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.06:14.39:16.44) (12.30:13.58:15.58))
     (PORT CLK (4.40:4.85:5.54) (4.33:4.78:5.48))
     (PORT EN (8.62:9.50:10.85) (8.55:9.44:10.83))
     (PORT ALn (4.69:5.17:5.91) (4.61:5.09:5.84))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:6.42:7.34) (5.63:6.22:7.13))
     (PORT B (12.62:13.91:15.88) (12.33:13.61:15.62))
     (PORT C (10.54:11.61:13.26) (10.07:11.12:12.76))
     (PORT D (7.55:8.32:9.50) (7.33:8.09:9.28))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/component_state\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.37:4.81:5.50) (4.30:4.74:5.44))
     (PORT ALn (4.60:5.07:5.78) (4.54:5.01:5.75))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un45_async_state_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.20:4.63:5.29) (4.13:4.56:5.23))
     (PORT B (6.51:7.18:8.20) (6.25:6.91:7.92))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.09:3.40:3.88) (3.03:3.35:3.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_60_set_RNIEJ5T\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT B (2.89:3.18:3.63) (2.82:3.12:3.58))
     (PORT C (4.06:4.48:5.12) (3.95:4.36:5.00))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.00:7.72:8.82) (6.77:7.47:8.57))
     (PORT CLK (4.69:5.16:5.90) (4.59:5.07:5.82))
     (PORT EN (7.79:8.58:9.80) (7.74:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_9_i_a3_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.45:6.00:6.86) (5.26:5.80:6.66))
     (PORT B (6.80:7.50:8.56) (6.47:7.14:8.19))
     (PORT C (5.33:5.88:6.71) (5.15:5.69:6.52))
     (PORT D (5.79:6.38:7.29) (5.57:6.15:7.06))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_18)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.86:6.45:7.37) (5.67:6.26:7.18))
     (PORT B (7.17:7.90:9.02) (6.91:7.63:8.75))
     (PORT C (5.33:5.87:6.70) (5.14:5.67:6.51))
     (PORT D (6.41:7.07:8.07) (6.14:6.78:7.77))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_i_m2_1\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.28:3.75) (2.91:3.21:3.68))
     (PORT B (0.51:0.56:0.64) (0.50:0.55:0.64))
     (PORT C (9.51:10.48:11.96) (9.35:10.32:11.84))
     (PORT D (11.25:12.39:14.15) (11.07:12.22:14.02))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\nCS1_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.32:17.99:20.54) (16.38:18.09:20.75))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1_0_sqmuxa_1_i_0_0_a1_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.57:13.85:15.82) (12.02:13.27:15.23))
     (PORT B (18.03:19.87:22.69) (17.67:19.51:22.39))
     (PORT C (15.52:17.11:19.54) (15.16:16.74:19.20))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_268\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.59:3.96:4.52) (3.34:3.69:4.24))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_27\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.22:6.85:7.82) (6.01:6.63:7.61))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.26:4.69:5.36) (4.05:4.47:5.12))
     (PORT B (6.92:7.63:8.71) (6.66:7.36:8.44))
     (PORT C (8.22:9.05:10.34) (8.01:8.84:10.14))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.68:7.36:8.41) (6.40:7.06:8.10))
     (PORT CLK (4.80:5.29:6.05) (4.69:5.18:5.94))
     (PORT EN (9.16:10.10:11.53) (9.04:9.98:11.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/status_async_cycles_1_sqmuxa_1_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT B (6.17:6.80:7.76) (5.99:6.61:7.58))
     (PORT C (2.89:3.18:3.64) (2.82:3.11:3.57))
     (PORT D (6.48:7.15:8.16) (6.22:6.87:7.88))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.55:5.02:5.73) (4.48:4.95:5.68))
     (PORT EN (15.87:17.48:19.97) (15.55:17.16:19.69))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.84:6.44:7.35) (5.64:6.22:7.14))
     (PORT B (9.25:10.20:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.01:11.03:12.60) (9.50:10.48:12.03))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT EN (10.09:11.12:12.70) (9.98:11.02:12.65))
     (PORT ALn (4.70:5.18:5.92) (4.62:5.10:5.85))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.03:5.77))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.73) (2.16:2.39:2.74))
     (PORT B (11.74:12.94:14.78) (11.18:12.34:14.16))
     (PORT C (13.63:15.02:17.16) (13.12:14.49:16.63))
     (PORT D (2.25:2.48:2.83) (2.18:2.40:2.76))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.15:13.39:15.29) (11.89:13.13:15.06))
     (PORT CLK (4.58:5.05:5.77) (4.50:4.97:5.71))
     (PORT EN (7.05:7.77:8.88) (7.04:7.77:8.92))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\adc_clk_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.56:7.22:8.25) (6.28:6.94:7.96))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/apb_spi_finished_0_sqmuxa_1_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.28:8.03:9.17) (7.07:7.80:8.95))
     (PORT B (4.58:5.05:5.76) (4.40:4.86:5.57))
     (PORT C (10.11:11.14:12.72) (9.72:10.73:12.31))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/mosi_1\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.91:13.12:14.99) (11.45:12.65:14.51))
     (PORT CLK (4.40:4.84:5.53) (4.32:4.78:5.48))
     (PORT EN (4.97:5.48:6.26) (5.07:5.60:6.42))
     (PORT ALn (4.59:5.06:5.77) (4.52:4.99:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.34:2.67) (2.07:2.28:2.62))
     (PORT B (2.19:2.41:2.75) (2.12:2.34:2.69))
     (PORT C (8.39:9.24:10.55) (8.10:8.94:10.26))
     (PORT D (6.24:6.88:7.86) (6.07:6.71:7.69))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_10\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.89:8.70:9.94) (7.60:8.39:9.63))
     (PORT B (6.90:7.60:8.68) (6.66:7.35:8.43))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_RNI8R6JA\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.23:12.38:14.14) (10.82:11.95:13.71))
     (PORT B (24.48:26.98:30.81) (24.05:26.55:30.46))
     (PORT C (5.16:5.69:6.50) (4.97:5.48:6.29))
     (PORT D (2.87:3.16:3.61) (2.80:3.09:3.55))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.57:0.65) (0.51:0.56:0.65))
     (PORT B (4.20:4.63:5.29) (4.13:4.56:5.23))
     (PORT C (12.32:13.58:15.51) (12.07:13.32:15.29))
     (IOPATH A Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_new_avail_1_sqmuxa_3_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.97:9.88:11.29) (8.67:9.57:10.98))
     (PORT B (3.51:3.87:4.42) (3.39:3.75:4.30))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_dms2_1_sqmuxa_1_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.19:6.82:7.79) (5.93:6.55:7.51))
     (PORT B (5.03:5.55:6.33) (4.89:5.40:6.20))
     (PORT C (7.99:8.81:10.06) (7.68:8.49:9.74))
     (PORT D (6.13:6.75:7.71) (5.85:6.46:7.41))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_14\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.95:1.05:1.20) (0.97:1.07:1.22))
     (PORT B (6.88:7.58:8.65) (6.58:7.26:8.33))
     (PORT C (2.26:2.49:2.85) (2.19:2.41:2.77))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.06:3.38:3.85) (3.06:3.38:3.88))
     (PORT B (3.23:3.56:4.07) (3.18:3.51:4.03))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_27_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.83:5.33:6.08) (4.86:5.37:6.16))
     (PORT ALn (4.90:5.40:6.16) (4.93:5.45:6.25))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.54:7.21:8.23) (6.30:6.95:7.98))
     (PORT CLK (4.59:5.06:5.78) (4.50:4.97:5.70))
     (PORT EN (7.79:8.59:9.80) (7.75:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.12:10.05:11.47) (8.56:9.45:10.84))
     (PORT CLK (4.37:4.81:5.50) (4.30:4.75:5.45))
     (PORT EN (20.21:22.27:25.43) (19.80:21.87:25.09))
     (PORT ALn (4.54:5.00:5.71) (4.48:4.94:5.67))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\resetn_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.72:15.12:17.26) (13.35:14.74:16.91))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.44:10.40:11.88) (9.18:10.14:11.63))
     (PORT B (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT C (6.18:6.81:7.78) (5.95:6.57:7.54))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.14:4.56:5.21) (3.96:4.37:5.01))
     (PORT B (2.87:3.17:3.62) (2.82:3.12:3.58))
     (PORT C (11.68:12.88:14.71) (11.31:12.49:14.33))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.77:10.77:12.30) (9.49:10.48:12.02))
     (PORT B (3.13:3.45:3.94) (3.07:3.39:3.89))
     (PORT C (4.40:4.84:5.53) (4.24:4.68:5.37))
     (PORT D (0.59:0.65:0.74) (0.57:0.63:0.73))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.04:6.66:7.61) (5.82:6.42:7.37))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_80\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_21_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.11:11.14:12.72) (10.02:11.06:12.69))
     (PORT ALn (9.70:10.69:12.21) (9.59:10.59:12.15))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.79:6.38:7.29) (5.58:6.16:7.07))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un68_paddr_1_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.28:8.02:9.16) (7.25:8.00:9.18))
     (PORT B (3.12:3.44:3.93) (3.02:3.33:3.82))
     (PORT C (9.54:10.52:12.01) (9.42:10.40:11.94))
     (PORT D (7.57:8.34:9.52) (7.53:8.31:9.54))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.70:11.79:13.46) (10.26:11.32:12.99))
     (PORT B (7.61:8.39:9.58) (7.39:8.16:9.37))
     (PORT C (0.53:0.58:0.66) (0.53:0.58:0.67))
     (PORT D (6.60:7.27:8.30) (6.32:6.97:8.00))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_46_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.09:11.12:12.70) (9.70:10.71:12.29))
     (PORT B (17.04:18.78:21.45) (16.58:18.31:21.01))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.74:6.32:7.22) (5.53:6.11:7.01))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.41:8.16:9.32) (7.14:7.88:9.04))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails_RNI0D491\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.38:7.03:8.03) (6.16:6.81:7.81))
     (PORT B (7.01:7.73:8.82) (6.76:7.46:8.56))
     (PORT C (6.99:7.70:8.80) (6.81:7.52:8.62))
     (PORT D (4.18:4.60:5.26) (4.04:4.46:5.12))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_3)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_170\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_38_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.25:11.29:12.89) (9.85:10.87:12.48))
     (PORT CLK (4.35:4.79:5.47) (4.30:4.75:5.45))
     (PORT ALn (10.43:11.52:13.22) (9.38:10.34:11.80))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un45_async_state_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.15:4.57:5.22) (4.07:4.49:5.16))
     (PORT B (6.48:7.14:8.16) (6.23:6.87:7.89))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\ENABLE_MEMORY_LED_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.16:8.99:10.27) (7.86:8.67:9.95))
     (PORT B (0.85:0.94:1.07) (0.87:0.96:1.11))
     (PORT C (6.78:7.48:8.54) (6.57:7.26:8.32))
     (PORT D (12.35:13.61:15.55) (11.90:13.14:15.08))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_47_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.13:11.16:12.75) (9.72:10.73:12.31))
     (PORT B (14.69:16.19:18.49) (14.09:15.56:17.85))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.32:17.98:20.54) (16.08:17.75:20.37))
     (PORT CLK (4.49:4.95:5.65) (4.39:4.85:5.56))
     (PORT EN (12.32:13.57:15.50) (12.07:13.33:15.30))
     (PORT ALn (4.74:5.22:5.96) (4.65:5.13:5.89))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\RXSM_LO_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.55:8.26:9.75) (8.05:8.78:10.22))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\RXSM_LO_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\RXSM_LO_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.03:9.95:11.36) (8.70:9.61:11.03))
     (PORT B (11.05:12.17:13.90) (10.83:11.96:13.72))
     (PORT C (6.78:7.47:8.54) (6.49:7.16:8.22))
     (PORT D (8.49:9.35:10.68) (8.17:9.02:10.35))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_26_rs_RNI1C3J\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.25:3.59:4.10) (3.17:3.50:4.02))
     (PORT B (4.08:4.49:5.13) (3.91:4.32:4.95))
     (PORT C (0.51:0.56:0.64) (0.50:0.55:0.64))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_13_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.62:5.10:5.82) (4.43:4.90:5.62))
     (PORT B (5.33:5.87:6.71) (5.18:5.72:6.56))
     (PORT C (6.24:6.88:7.86) (6.03:6.66:7.64))
     (PORT D (2.12:2.34:2.67) (2.07:2.28:2.62))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.65:5.12:5.85) (4.54:5.01:5.75))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.87:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.50:4.96:5.67) (4.44:4.90:5.62))
     (PORT EN (14.23:15.68:17.90) (13.95:15.41:17.68))
     (PORT ALn (4.68:5.16:5.89) (4.60:5.08:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (0.52:0.58:0.66) (0.52:0.58:0.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (3.57:3.93:4.49) (3.76:4.16:4.77))
     (IOPATH B S (4.39:5.26:6.01) (4.79:5.71:6.55))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_3_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.80:13.01:14.85) (11.59:12.80:14.69))
     (PORT ALn (4.82:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.24:9.08:10.37) (7.99:8.82:10.13))
     (PORT CLK (4.74:5.22:5.97) (4.64:5.12:5.87))
     (PORT EN (15.01:16.54:18.89) (14.80:16.34:18.75))
     (PORT ALn (4.64:5.12:5.84) (4.57:5.04:5.79))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.64:11.72:13.39) (10.27:11.34:13.02))
     (PORT B (4.03:4.44:5.07) (3.90:4.31:4.94))
     (PORT C (4.72:5.20:5.94) (4.60:5.08:5.83))
     (PORT D (14.36:15.82:18.07) (13.75:15.19:17.42))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_52_set_RNIVCEF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.85:3.15:3.61))
     (PORT B (4.13:4.55:5.20) (3.96:4.38:5.02))
     (PORT C (0.51:0.56:0.64) (0.50:0.55:0.64))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_58\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.24:11.29:12.89) (9.85:10.88:12.48))
     (PORT B (15.81:17.42:19.90) (15.19:16.77:19.24))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.71:0.81) (0.63:0.70:0.80))
     (PORT CLK (4.76:5.25:5.99) (4.64:5.13:5.88))
     (PORT EN (7.80:8.59:9.81) (7.75:8.56:9.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.61:8.39:9.58) (7.40:8.17:9.37))
     (PORT B (3.06:3.37:3.85) (3.02:3.33:3.82))
     (PORT C (8.06:8.88:10.14) (7.73:8.54:9.80))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_233\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.01:1.11:1.27) (1.01:1.11:1.28))
     (PORT B (14.26:15.72:17.95) (13.49:14.90:17.09))
     (PORT C (8.99:9.90:11.31) (8.62:9.52:10.92))
     (PORT D (6.73:7.42:8.47) (6.40:7.07:8.11))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.98:3.28:3.75) (3.08:3.41:3.91))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.33:9.18:10.48) (7.95:8.78:10.07))
     (PORT B (10.89:12.00:13.70) (10.49:11.58:13.28))
     (PORT C (2.24:2.47:2.82) (2.15:2.37:2.72))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNIF1AQ\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.30:3.77) (2.97:3.28:3.77))
     (PORT B (2.97:3.28:3.74) (2.92:3.22:3.70))
     (PORT C (0.48:0.53:0.60) (0.48:0.54:0.61))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.53:5.00:5.70) (4.44:4.90:5.63))
     (PORT EN (10.14:11.17:12.76) (10.03:11.07:12.70))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.29:4.73:5.40) (4.24:4.68:5.37))
     (PORT EN (11.78:12.98:14.83) (11.61:12.82:14.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.11:2.32:2.65) (2.09:2.31:2.65))
     (PORT B (15.71:17.32:19.78) (15.36:16.96:19.46))
     (PORT C (10.48:11.55:13.19) (10.02:11.06:12.69))
     (PORT D (11.59:12.78:14.59) (11.17:12.33:14.15))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH D Y (2.63:2.90:3.31) (2.83:3.12:3.58))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.30:6.95:7.93) (6.15:6.79:7.79))
     (PORT B (2.99:3.29:3.76) (2.94:3.24:3.72))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.60:8.37:9.56) (7.32:8.08:9.27))
     (PORT B (21.92:24.16:27.59) (21.09:23.28:26.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.99:6.61:7.54) (5.82:6.42:7.37))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (22.81:25.14:28.71) (22.26:24.58:28.20))
     (PORT B (10.38:11.44:13.07) (9.91:10.94:12.55))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.72:0.80:0.91) (0.70:0.77:0.88))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.03:5.77))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.87:7.57:8.64) (6.60:7.29:8.37))
     (PORT B (3.13:3.45:3.94) (3.08:3.40:3.90))
     (PORT C (6.62:7.30:8.33) (6.34:7.00:8.03))
     (PORT D (6.52:7.19:8.21) (6.31:6.97:7.99))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.47:9.33:10.66) (8.13:8.98:10.30))
     (PORT CLK (4.68:5.15:5.89) (4.58:5.06:5.81))
     (PORT EN (7.67:8.46:9.66) (7.67:8.46:9.71))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (PORT SLn (11.38:12.54:14.32) (11.18:12.35:14.17))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.99:8.80:10.05) (7.68:8.48:9.72))
     (PORT CLK (4.68:5.16:5.89) (4.60:5.08:5.83))
     (PORT EN (9.41:10.37:11.84) (9.27:10.24:11.75))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (PORT SLn (12.08:13.31:15.20) (11.90:13.14:15.07))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.56:3.92:4.48) (3.43:3.79:4.34))
     (PORT CLK (4.73:5.21:5.95) (4.64:5.13:5.88))
     (PORT EN (10.71:11.81:13.48) (10.56:11.66:13.38))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.30:6.94:7.93) (6.04:6.67:7.66))
     (PORT B (0.54:0.59:0.68) (0.54:0.59:0.68))
     (PORT C (6.55:7.22:8.25) (6.32:6.98:8.01))
     (PORT D (2.13:2.35:2.68) (2.08:2.30:2.63))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.61:0.68:0.78))
     (PORT CLK (4.58:5.05:5.77) (4.51:4.98:5.71))
     (PORT EN (5.54:6.10:6.97) (5.55:6.13:7.03))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.91) (0.70:0.77:0.89))
     (PORT CLK (4.50:4.96:5.66) (4.41:4.87:5.59))
     (PORT EN (12.01:13.24:15.12) (11.81:13.04:14.96))
     (PORT ALn (4.80:5.29:6.04) (4.70:5.19:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.89:3.18:3.64) (2.85:3.14:3.60))
     (PORT B (9.30:10.25:11.71) (8.96:9.89:11.35))
     (PORT C (5.33:5.87:6.70) (5.14:5.68:6.51))
     (PORT D (6.41:7.06:8.07) (6.14:6.77:7.77))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_0_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_new_avail_1_sqmuxa_3_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.50:7.42) (5.68:6.27:7.20))
     (PORT B (7.28:8.02:9.16) (7.04:7.77:8.92))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.09:2.30:2.63) (2.04:2.26:2.59))
     (PORT B (7.25:7.98:9.12) (7.04:7.77:8.92))
     (PORT C (2.16:2.38:2.71) (2.09:2.30:2.64))
     (PORT D (2.14:2.35:2.69) (2.11:2.33:2.68))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_0\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.13:3.45:3.94) (3.08:3.40:3.90))
     (PORT B (7.72:8.51:9.71) (7.44:8.21:9.42))
     (PORT C (0.58:0.63:0.72) (0.56:0.62:0.71))
     (PORT D (3.45:3.80:4.34) (3.33:3.68:4.22))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.10:4.52:5.16) (4.02:4.44:5.09))
     (PORT B (11.75:12.95:14.79) (11.19:12.36:14.18))
     (PORT C (11.91:13.13:14.99) (11.81:13.04:14.96))
     (PORT D (9.70:10.69:12.21) (9.31:10.27:11.79))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/status_async_cycles_s_388_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg_0_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.32:15.78:18.03) (13.80:15.24:17.48))
     (PORT B (6.53:7.19:8.21) (6.30:6.95:7.98))
     (PORT C (6.16:6.79:7.75) (5.91:6.53:7.49))
     (PORT D (6.43:7.09:8.09) (6.19:6.84:7.85))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_13_RNIBIFT7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.40:7.06:8.06) (6.15:6.79:7.79))
     (PORT B (8.55:9.43:10.77) (8.20:9.05:10.39))
     (PORT C (5.67:6.25:7.14) (5.47:6.04:6.93))
     (PORT D (5.83:6.43:7.34) (5.57:6.15:7.05))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/async_state_0_sqmuxa_1_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.46:7.12:8.14) (6.18:6.82:7.83))
     (PORT B (3.71:4.09:4.67) (3.64:4.02:4.61))
     (PORT C (4.36:4.81:5.49) (4.28:4.72:5.42))
     (PORT D (3.46:3.81:4.36) (3.34:3.69:4.23))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.21:4.64:5.30) (4.06:4.48:5.14))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\stamp0_spi_miso_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.54:8.24:9.72) (8.03:8.76:10.20))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\stamp0_spi_miso_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\stamp0_spi_miso_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.43:2.76:3.32) (2.46:2.78:3.32))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.05:4.47:5.10) (3.93:4.34:4.98))
     (PORT B (9.23:10.18:11.62) (8.89:9.82:11.27))
     (PORT C (4.73:5.21:5.95) (4.49:4.96:5.69))
     (PORT D (3.67:4.05:4.62) (3.55:3.92:4.50))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.44:7.10:8.11) (6.19:6.83:7.84))
     (PORT CLK (4.90:5.40:6.17) (4.78:5.28:6.06))
     (PORT EN (12.17:13.41:15.31) (11.91:13.15:15.09))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_dms2\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.47:4.93:5.63) (4.41:4.87:5.58))
     (PORT EN (6.62:7.29:8.33) (6.62:7.31:8.39))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (17.35:19.12:21.83) (16.93:18.70:21.45))
     (PORT ALn (4.88:5.38:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_132\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.12:18.87:21.55) (16.18:17.87:20.50))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.24:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.65:5.12:5.85) (4.54:5.01:5.75))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.86:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_14_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.18:2.40:2.74) (2.11:2.33:2.68))
     (PORT B (0.92:1.02:1.16) (0.93:1.03:1.18))
     (PORT C (7.22:7.96:9.09) (6.96:7.68:8.82))
     (PORT D (2.17:2.39:2.73) (2.10:2.32:2.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_31_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (19.39:21.37:24.41) (18.64:20.58:23.61))
     (PORT CLK (4.31:4.75:5.43) (4.26:4.71:5.40))
     (PORT ALn (5.35:5.91:6.78) (4.67:5.15:5.88))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.45:7.11:8.12) (6.15:6.79:7.79))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (17.35:19.12:21.83) (16.93:18.70:21.45))
     (PORT ALn (4.88:5.38:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.78:5.27:6.02) (4.62:5.10:5.85))
     (PORT B (4.39:4.83:5.52) (4.21:4.65:5.33))
     (PORT C (10.93:12.04:13.75) (10.48:11.58:13.28))
     (PORT D (18.44:20.32:23.21) (18.31:20.22:23.19))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (2.90:3.19:3.65) (2.98:3.29:3.77))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/request_resync_1_sqmuxa_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.17:6.80:7.76) (5.99:6.61:7.58))
     (PORT B (4.95:5.46:6.23) (4.77:5.26:6.04))
     (PORT C (6.48:7.15:8.16) (6.22:6.86:7.88))
     (PORT D (6.58:7.25:8.28) (6.28:6.94:7.96))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/sclk_buffer_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.87:4.27:4.87) (3.77:4.17:4.78))
     (PORT B (2.19:2.41:2.75) (2.12:2.34:2.69))
     (PORT C (11.66:12.85:14.68) (11.32:12.50:14.34))
     (PORT D (0.52:0.58:0.66) (0.52:0.58:0.66))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.83:3.28:3.75) (3.00:3.41:3.91))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.71))
     (PORT EN (15.35:16.92:19.32) (15.08:16.65:19.10))
     (PORT ALn (4.74:5.22:5.96) (4.65:5.13:5.89))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_58_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.86:7.56:8.63) (6.59:7.28:8.35))
     (PORT CLK (4.25:4.68:5.34) (4.20:4.63:5.32))
     (PORT ALn (5.20:5.74:6.58) (4.56:5.02:5.73))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.93:9.84:11.24) (8.52:9.41:10.79))
     (PORT B (5.63:6.20:7.08) (5.47:6.04:6.93))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.52:4.98:5.69) (4.24:4.68:5.37))
     (PORT B (4.23:4.66:5.32) (4.08:4.51:5.17))
     (PORT C (4.07:4.48:5.12) (3.92:4.33:4.97))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.55:5.02:5.73) (4.46:4.92:5.65))
     (PORT EN (10.16:11.20:12.79) (9.99:11.03:12.66))
     (PORT ALn (4.85:5.34:6.10) (4.74:5.24:6.01))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PSELSBUS_1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.63:8.41:9.60) (7.55:8.33:9.56))
     (PORT B (5.92:6.53:7.46) (5.94:6.56:7.52))
     (PORT C (3.44:3.79:4.33) (3.27:3.62:4.15))
     (PORT D (6.77:7.47:8.53) (6.79:7.49:8.60))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.58:7.25:8.28) (6.31:6.96:7.99))
     (PORT CLK (4.55:5.01:5.72) (4.47:4.94:5.66))
     (PORT EN (10.55:11.62:13.27) (10.45:11.54:13.24))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.95:6.56:7.49) (5.76:6.36:7.30))
     (PORT B (5.92:6.52:7.45) (5.69:6.28:7.21))
     (PORT C (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT D (8.36:9.21:10.52) (7.99:8.82:10.12))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.75:10.74:12.27) (9.44:10.42:11.96))
     (PORT CLK (4.74:5.23:5.97) (4.64:5.12:5.88))
     (PORT EN (20.52:22.61:25.83) (19.99:22.07:25.32))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (PORT SLn (14.61:16.10:18.39) (14.29:15.78:18.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.50:0.55:0.63))
     (PORT B (6.74:7.42:8.48) (6.43:7.10:8.14))
     (PORT C (5.84:6.44:7.35) (5.70:6.29:7.22))
     (PORT D (2.08:2.29:2.62) (2.03:2.24:2.57))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_235\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_6\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.55:0.64))
     (PORT B (15.03:16.56:18.92) (14.72:16.25:18.64))
     (PORT C (4.44:4.89:5.59) (4.25:4.69:5.39))
     (PORT D (6.03:6.64:7.58) (5.84:6.45:7.40))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_request_for_2_sqmuxa_0_o2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.80:8.60:9.82) (7.44:8.21:9.42))
     (PORT B (4.43:4.88:5.57) (4.31:4.76:5.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_140\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT B (0.84:0.93:1.06) (0.87:0.96:1.10))
     (PORT C (6.48:7.14:8.16) (6.19:6.83:7.84))
     (PORT D (7.51:8.27:9.45) (7.24:7.99:9.17))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\LED_HEARTBEAT_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.09:15.53:17.73) (13.80:15.23:17.48))
     (PORT CLK (4.58:5.04:5.76) (4.50:4.96:5.70))
     (PORT EN (7.05:7.77:8.88) (7.04:7.77:8.92))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.27:3.74) (2.89:3.19:3.66))
     (PORT B (6.19:6.82:7.79) (5.96:6.58:7.55))
     (PORT C (7.51:8.28:9.45) (7.27:8.03:9.21))
     (PORT D (8.28:9.13:10.43) (7.98:8.81:10.11))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.97:3.28:3.74) (2.93:3.23:3.71))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\stamp0_spi_dms1_cs_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_71)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_16\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.73:6.31:7.21) (5.50:6.07:6.96))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.00:7.71:8.81) (6.59:7.28:8.35))
     (PORT B (3.99:4.40:5.03) (3.83:4.23:4.86))
     (PORT C (3.26:3.59:4.10) (3.14:3.46:3.97))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT B (6.74:7.42:8.48) (6.43:7.10:8.14))
     (PORT C (5.84:6.44:7.35) (5.70:6.29:7.22))
     (PORT D (2.13:2.35:2.68) (2.08:2.29:2.63))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNI1P0Q\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:3.26:3.73) (2.91:3.21:3.68))
     (PORT B (3.05:3.36:3.83) (2.96:3.27:3.76))
     (PORT C (2.96:3.26:3.72) (2.95:3.25:3.73))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_o2_1_4_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.42:7.08:8.08) (6.14:6.78:7.77))
     (PORT B (6.26:6.90:7.88) (6.14:6.78:7.78))
     (PORT C (2.97:3.28:3.74) (2.93:3.23:3.71))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.26:4.69:5.36) (4.09:4.51:5.18))
     (PORT B (2.53:2.78:3.18) (2.43:2.68:3.07))
     (PORT C (6.51:7.18:8.20) (6.28:6.94:7.96))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/un1_prescaler_ac0_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.59:0.67) (0.52:0.58:0.66))
     (PORT B (3.49:3.85:4.39) (3.50:3.86:4.43))
     (PORT C (3.41:3.76:4.29) (3.34:3.69:4.23))
     (IOPATH A Y (2.58:2.85:3.25) (2.71:2.99:3.43))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.97:12.09:13.81) (10.54:11.64:13.36))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (17.21:18.96:21.66) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.42:6.18) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\stamp0_ready_temp_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_15_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.18:10.12:11.56) (8.85:9.77:11.21))
     (PORT B (16.98:18.71:21.37) (16.28:17.97:20.62))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_54)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.93:9.84:11.24) (8.52:9.41:10.79))
     (PORT B (4.05:4.47:5.10) (3.92:4.33:4.97))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.62:0.68:0.78))
     (PORT CLK (4.39:4.84:5.53) (4.34:4.79:5.50))
     (PORT ALn (13.17:14.51:16.58) (12.92:14.27:16.37))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.83:10.84:12.38) (9.53:10.53:12.08))
     (PORT B (3.07:3.39:3.87) (3.03:3.34:3.84))
     (PORT C (7.11:7.83:8.95) (6.72:7.42:8.51))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.38:16.95:19.36) (14.91:16.46:18.89))
     (PORT CLK (4.31:4.75:5.42) (4.25:4.70:5.39))
     (PORT EN (8.53:9.40:10.74) (8.47:9.35:10.73))
     (PORT ALn (4.58:5.05:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/N_1979_i_set_RNIOTBQ\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT B (2.98:3.28:3.75) (2.92:3.22:3.69))
     (PORT C (0.48:0.52:0.60) (0.48:0.53:0.61))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_18_0\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.17:10.11:11.55) (9.09:10.04:11.52))
     (PORT B (9.34:10.29:11.75) (9.26:10.22:11.73))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.41:4.86:5.55) (4.34:4.79:5.50))
     (PORT ALn (4.90:5.40:6.16) (4.93:5.45:6.25))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.73) (2.10:2.31:2.66))
     (PORT B (0.84:0.92:1.06) (0.86:0.95:1.09))
     (PORT C (3.19:3.52:4.01) (3.11:3.43:3.94))
     (PORT D (6.96:7.67:8.77) (6.73:7.43:8.52))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.19:22.25:25.41) (19.46:21.49:24.66))
     (PORT CLK (4.24:4.67:5.34) (4.19:4.62:5.30))
     (PORT EN (8.55:9.42:10.76) (8.48:9.36:10.74))
     (PORT ALn (4.48:4.93:5.63) (4.42:4.87:5.59))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:7.19:8.21) (6.20:6.84:7.85))
     (PORT B (2.41:2.65:3.03) (2.31:2.55:2.93))
     (PORT C (4.57:5.03:5.75) (4.38:4.84:5.55))
     (PORT D (8.63:9.51:10.86) (8.29:9.15:10.50))
     (IOPATH A Y (1.31:1.73:1.98) (1.24:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (2.58:2.85:3.25) (2.71:2.99:3.43))
     (IOPATH D Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_42\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.30:10.25:11.71) (8.98:9.91:11.37))
     (PORT B (16.92:18.64:21.29) (16.23:17.92:20.56))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.35:7.00:7.99) (6.07:6.70:7.69))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB9\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.75:3.03:3.46) (2.90:3.20:3.68))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_0_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_1_sqmuxa_3_i_0_a2_1_RNITIUG1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.08:16.62:18.98) (14.51:16.02:18.38))
     (PORT B (10.37:11.43:13.05) (10.02:11.06:12.69))
     (PORT C (6.12:6.74:7.70) (5.84:6.45:7.40))
     (PORT D (5.15:5.68:6.49) (4.98:5.49:6.30))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.24:3.57:4.08) (3.44:3.80:4.36))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.75:7.43:8.49) (6.48:7.15:8.20))
     (PORT B (6.83:7.52:8.59) (6.64:7.33:8.42))
     (PORT C (8.99:9.91:11.32) (8.64:9.54:10.95))
     (PORT D (7.60:8.38:9.57) (7.34:8.10:9.30))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.92:3.22:3.68) (2.86:3.15:3.62))
     (PORT B (4.17:4.60:5.25) (3.99:4.40:5.05))
     (PORT C (11.68:12.88:14.71) (11.31:12.49:14.33))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.41:7.06:8.06) (6.11:6.75:7.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_RNIMTFR\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.79:4.17:4.77) (3.71:4.09:4.70))
     (PORT B (3.05:3.36:3.83) (3.01:3.32:3.81))
     (PORT C (3.08:3.39:3.87) (3.08:3.40:3.90))
     (PORT D (3.01:3.31:3.78) (2.95:3.25:3.73))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.55:7.22:8.25) (6.27:6.92:7.94))
     (PORT CLK (4.73:5.21:5.95) (4.63:5.11:5.87))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_component_state_13_i_o2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.80:7.50:8.56) (6.46:7.14:8.19))
     (PORT B (13.56:14.94:17.06) (13.34:14.73:16.90))
     (PORT C (6.58:7.25:8.28) (6.30:6.95:7.98))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_187\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.16:17.80:20.33) (15.61:17.24:19.78))
     (PORT CLK (4.40:4.85:5.54) (4.33:4.78:5.48))
     (PORT EN (8.62:9.50:10.85) (8.55:9.44:10.83))
     (PORT ALn (4.69:5.17:5.91) (4.61:5.09:5.84))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.31:9.16:10.46) (8.00:8.84:10.14))
     (PORT B (2.88:3.17:3.62) (2.81:3.10:3.56))
     (PORT C (5.78:6.37:7.27) (5.62:6.21:7.12))
     (PORT D (8.17:9.00:10.28) (7.80:8.61:9.88))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT B (3.27:3.61:4.12) (3.16:3.49:4.01))
     (PORT C (6.29:6.93:7.92) (6.11:6.74:7.74))
     (PORT D (8.75:9.65:11.02) (8.38:9.25:10.61))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\nCS2_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.28:17.57:20.35) (16.51:37.19:43.38))
     (IOPATH OIN_VDD PAD_P (12.19:13.18:15.26) (14.38:15.54:18.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\nCS2_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (6.08:6.70:7.65) (6.14:6.78:7.78))
     (PORT EIN_P (6.06:6.67:7.62) (6.13:6.77:7.76))
     (IOPATH EIN_P EIN_VDD (8.21:9.20:11.16) (9.11:10.19:12.29))
     (IOPATH OIN_P OIN_VDD (6.19:6.94:8.41) (7.22:8.08:9.75))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_17\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.11:4.52:5.17) (3.95:4.36:5.00))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_48)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (19.99:22.03:25.16) (19.14:21.13:24.25))
     (PORT CLK (4.36:4.81:5.49) (4.29:4.73:5.43))
     (PORT EN (11.72:12.92:14.76) (11.60:12.81:14.69))
     (PORT ALn (4.58:5.04:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_15\\)
 (DELAY
  (ABSOLUTE
     (PORT B (9.38:10.33:11.80) (9.05:9.99:11.46))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.28:3.62:4.13) (3.17:3.50:4.01))
     (PORT B (0.54:0.59:0.68) (0.54:0.60:0.68))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.57:4.25:4.85) (3.76:4.41:5.06))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.42:4.87:5.56) (4.16:4.59:5.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_cry\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.01:3.31:3.78) (2.95:3.25:3.73))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.52:16.00:18.27) (13.74:15.17:17.40))
     (PORT CLK (4.52:4.98:5.69) (4.45:4.91:5.64))
     (PORT EN (10.84:11.95:13.64) (10.67:11.78:13.51))
     (PORT ALn (4.50:4.96:5.66) (4.45:4.91:5.64))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.43:4.88:5.58) (4.37:4.83:5.54))
     (PORT EN (12.39:13.65:15.59) (12.19:13.46:15.44))
     (PORT ALn (4.57:5.04:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNI4K901\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.88:3.17:3.62) (2.86:3.15:3.62))
     (PORT B (3.00:3.31:3.77) (2.94:3.24:3.72))
     (PORT C (2.95:3.25:3.72) (2.89:3.19:3.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_32\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_20_rs_RNI9F351\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.85:3.15:3.61))
     (PORT B (3.00:3.31:3.78) (2.94:3.24:3.72))
     (PORT C (2.95:3.25:3.72) (2.89:3.19:3.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_cry\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.12:3.44:3.93) (3.07:3.39:3.89))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.65:7.32:8.36) (6.38:7.05:8.08))
     (PORT B (12.02:13.25:15.13) (11.82:13.05:14.97))
     (PORT C (0.49:0.54:0.62) (0.49:0.54:0.62))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_55_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.92:7.62:8.71) (6.68:7.38:8.47))
     (PORT B (16.66:18.36:20.97) (15.94:17.61:20.20))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.15:10.09:11.52) (8.81:9.72:11.16))
     (PORT B (2.13:2.35:2.68) (2.08:2.30:2.63))
     (PORT C (4.01:4.42:5.04) (3.86:4.26:4.89))
     (PORT D (12.73:14.02:16.02) (12.33:13.62:15.62))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_RNO_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.61:13.90:15.88) (12.13:13.39:15.37))
     (PORT B (3.50:3.86:4.41) (3.40:3.76:4.31))
     (PORT C (6.38:7.03:8.03) (6.19:6.84:7.84))
     (PORT D (5.72:6.30:7.20) (5.51:6.08:6.98))
     (IOPATH A Y (2.98:3.28:3.75) (3.08:3.41:3.91))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.54:5.01:5.72) (4.47:4.93:5.66))
     (PORT EN (15.66:17.26:19.71) (15.38:16.99:19.49))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (7.46:8.23:9.39) (7.23:7.98:9.16))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.47:7.13:8.14) (6.24:6.89:7.90))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.32:20.19:23.06) (17.42:19.23:22.07))
     (PORT CLK (4.29:4.73:5.40) (4.22:4.66:5.35))
     (PORT EN (6.84:7.54:8.61) (6.85:7.56:8.68))
     (PORT ALn (4.51:4.98:5.68) (4.45:4.91:5.64))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB9\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.64:2.91:3.33) (2.71:2.99:3.43))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.00:7.71:8.80) (6.75:7.46:8.56))
     (PORT B (0.60:0.66:0.76) (0.59:0.65:0.74))
     (PORT C (4.18:4.60:5.26) (4.04:4.47:5.12))
     (PORT D (3.30:3.64:4.15) (3.20:3.54:4.06))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.48:20.36:23.26) (17.94:19.81:22.73))
     (PORT CLK (4.64:5.12:5.84) (4.54:5.02:5.76))
     (PORT EN (12.57:13.86:15.82) (12.40:13.69:15.70))
     (PORT ALn (4.87:5.36:6.12) (4.75:5.25:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.35:4.79:5.47) (4.30:4.75:5.45))
     (PORT ALn (8.18:9.02:10.30) (8.14:8.99:10.32))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_45_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.87:5.36:6.13) (4.90:5.41:6.20))
     (PORT ALn (6.66:7.34:8.38) (6.69:7.38:8.47))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.60:7.28:8.31) (6.28:6.93:7.95))
     (PORT B (2.10:2.31:2.64) (2.08:2.30:2.64))
     (PORT C (6.22:6.85:7.83) (6.00:6.62:7.60))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_45_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.95:12.06:13.78) (10.49:11.58:13.29))
     (PORT CLK (4.32:4.76:5.44) (4.25:4.69:5.39))
     (PORT ALn (13.25:14.63:16.79) (11.87:13.08:14.94))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:3.55:4.06) (3.18:3.51:4.03))
     (PORT B (0.53:0.58:0.66) (0.52:0.57:0.66))
     (PORT C (3.03:3.34:3.82) (2.98:3.29:3.78))
     (PORT D (5.95:6.56:7.49) (5.72:6.32:7.25))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.50:2.75:3.15) (2.40:2.65:3.04))
     (PORT B (5.07:5.59:6.38) (4.84:5.35:6.14))
     (PORT C (10.22:11.26:12.86) (9.78:10.80:12.39))
     (PORT D (18.46:20.35:23.24) (18.25:20.16:23.13))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_62_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.30:4.74:5.41) (4.19:4.62:5.30))
     (PORT B (14.93:16.46:18.79) (14.51:16.02:18.39))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_23\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.53:8.30:9.48) (7.29:8.05:9.24))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_34_RNO\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.87:6.70) (5.14:5.68:6.52))
     (PORT B (2.90:3.20:3.65) (2.81:3.10:3.56))
     (PORT C (8.35:9.20:10.50) (7.93:8.76:10.05))
     (PORT D (6.96:7.67:8.76) (6.75:7.45:8.55))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.07:12.20:13.94) (10.84:11.97:13.73))
     (PORT CLK (4.41:4.86:5.55) (4.34:4.79:5.50))
     (PORT EN (17.50:19.28:22.02) (17.14:18.93:21.72))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.90:5.40:6.17) (4.69:5.18:5.95))
     (PORT CLK (4.78:5.27:6.01) (4.67:5.16:5.92))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_component_state_8_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.18:6.81:7.78) (6.00:6.62:7.60))
     (PORT B (6.13:6.76:7.72) (5.88:6.50:7.45))
     (PORT C (6.99:7.71:8.80) (6.72:7.42:8.51))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.28:11.33:12.93) (9.89:10.92:12.53))
     (PORT CLK (4.59:5.06:5.78) (4.48:4.95:5.68))
     (PORT EN (8.87:9.77:11.16) (8.78:9.69:11.12))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (PORT SLn (9.23:10.17:11.61) (9.16:10.11:11.60))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:6.91:7.89) (6.07:6.70:7.68))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_206\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_23_RNIQ97I8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.16:6.79:7.75) (5.94:6.56:7.52))
     (PORT B (7.24:7.97:9.11) (6.97:7.69:8.83))
     (PORT C (6.43:7.08:8.09) (6.19:6.84:7.84))
     (PORT D (6.09:6.71:7.66) (5.80:6.40:7.35))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_ns_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.25:6.00) (4.54:5.01:5.75))
     (PORT B (4.49:4.94:5.65) (4.32:4.77:5.47))
     (PORT C (2.88:3.17:3.62) (2.81:3.10:3.56))
     (PORT D (0.97:1.07:1.22) (0.97:1.07:1.23))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (3.24:3.57:4.08) (3.44:3.80:4.36))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.09:2.30:2.62) (2.07:2.29:2.62))
     (PORT B (2.19:2.41:2.75) (2.12:2.34:2.69))
     (PORT C (9.39:10.35:11.82) (9.05:9.99:11.46))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.24:13.49:15.40) (11.69:12.91:14.81))
     (PORT CLK (4.60:5.07:5.80) (4.50:4.97:5.70))
     (PORT EN (12.48:13.75:15.70) (12.30:13.59:15.59))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.16:5.92))
     (PORT SLn (11.28:12.46:14.29) (10.15:11.18:12.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.75:16.25:18.56) (14.33:15.82:18.15))
     (PORT CLK (4.32:4.76:5.44) (4.26:4.71:5.40))
     (PORT EN (7.61:8.39:9.58) (7.54:8.32:9.55))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_33_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.15:11.19:12.78) (9.77:10.78:12.37))
     (PORT B (24.21:26.67:30.46) (23.20:25.62:29.39))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.66:0.76) (0.61:0.68:0.78))
     (PORT CLK (4.56:5.03:5.74) (4.50:4.96:5.70))
     (PORT EN (22.36:24.64:28.14) (22.25:24.57:28.19))
     (PORT ALn (4.61:5.08:5.80) (4.55:5.02:5.76))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_110)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_sn_m4_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.02:13.25:15.13) (11.82:13.05:14.97))
     (PORT B (8.40:9.26:10.58) (8.27:9.13:10.48))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.51:7.17:8.19) (6.20:6.84:7.85))
     (PORT CLK (4.57:5.04:5.75) (4.52:4.99:5.73))
     (PORT EN (8.99:9.90:11.31) (8.96:9.89:11.35))
     (PORT ALn (4.79:5.28:6.03) (4.71:5.20:5.96))
     (PORT SLn (13.40:14.77:16.86) (13.16:14.53:16.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.43:7.08:8.09) (6.17:6.82:7.82))
     (PORT B (9.33:10.28:11.74) (8.91:9.84:11.29))
     (PORT C (2.16:2.38:2.72) (2.11:2.33:2.67))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\nCS2_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_10)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_87\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:7.22:8.24) (6.33:6.99:8.02))
     (PORT B (6.69:7.37:8.41) (6.47:7.15:8.20))
     (PORT C (4.35:4.79:5.47) (4.19:4.62:5.31))
     (PORT D (7.84:8.64:9.87) (7.49:8.26:9.48))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.08:4.50:5.14) (3.96:4.37:5.01))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/status_async_cycles_cry\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.07:3.38:3.86) (3.01:3.33:3.82))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_81\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.16:2.38:2.71) (2.08:2.30:2.64))
     (PORT B (12.02:13.25:15.13) (11.82:13.05:14.97))
     (PORT C (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT D (8.41:9.26:10.58) (8.27:9.13:10.48))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT B (3.37:3.71:4.24) (3.27:3.62:4.15))
     (PORT C (8.05:8.87:10.13) (7.71:8.51:9.77))
     (PORT D (7.12:7.85:8.97) (6.89:7.60:8.72))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.93:6.54:7.46) (5.71:6.31:7.24))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.50:0.55:0.63))
     (PORT B (4.11:4.53:5.17) (3.97:4.38:5.02))
     (PORT C (6.47:7.13:8.14) (6.32:6.98:8.00))
     (PORT D (8.99:9.90:11.31) (8.60:9.49:10.89))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.81:3.10:3.55))
     (PORT B (10.35:11.40:13.02) (9.94:10.97:12.59))
     (PORT C (5.63:6.20:7.08) (5.48:6.05:6.94))
     (PORT D (8.06:8.89:10.15) (7.77:8.58:9.84))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.13:4.55:5.20) (3.99:4.40:5.05))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_o2\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.11:8.93:10.20) (7.80:8.61:9.88))
     (PORT B (5.73:6.31:7.21) (5.49:6.06:6.96))
     (PORT C (6.43:7.08:8.09) (6.23:6.88:7.89))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_112)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_16\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.31:4.75:5.42) (4.14:4.58:5.25))
     (PORT B (3.11:3.42:3.91) (3.07:3.39:3.89))
     (PORT C (5.86:6.45:7.37) (5.61:6.20:7.11))
     (PORT D (0.54:0.60:0.68) (0.54:0.59:0.68))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/assert_data_5_iv_0_a2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.23:4.66:5.33) (4.15:4.58:5.25))
     (PORT B (0.66:0.72:0.83) (0.64:0.70:0.81))
     (PORT C (8.14:8.97:10.25) (7.83:8.65:9.92))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.66:5.14:5.87) (4.57:5.04:5.79))
     (PORT EN (10.16:11.19:12.79) (9.99:11.03:12.66))
     (PORT ALn (4.84:5.34:6.10) (4.74:5.24:6.01))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.87:10.88:12.42) (9.53:10.52:12.07))
     (PORT CLK (4.68:5.16:5.90) (4.59:5.07:5.82))
     (PORT EN (7.67:8.46:9.66) (7.67:8.46:9.71))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (PORT SLn (11.38:12.54:14.32) (11.21:12.38:14.21))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_202\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.36:12.52:14.30) (10.94:12.07:13.85))
     (PORT B (13.12:14.46:16.52) (12.74:14.07:16.14))
     (PORT C (3.54:3.90:4.45) (3.42:3.78:4.33))
     (PORT D (6.19:6.82:7.79) (5.90:6.52:7.48))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.19:2.42:2.76) (2.12:2.34:2.68))
     (PORT B (2.91:3.21:3.66) (2.84:3.13:3.59))
     (PORT C (2.14:2.36:2.69) (2.08:2.30:2.63))
     (PORT D (0.91:1.01:1.15) (0.92:1.02:1.17))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.11:10.04:11.46) (8.81:9.73:11.17))
     (PORT B (2.17:2.39:2.73) (2.10:2.31:2.66))
     (PORT C (0.84:0.92:1.06) (0.86:0.95:1.09))
     (PORT D (11.73:12.93:14.76) (11.32:12.50:14.35))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\LED_HEARTBEAT_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_35\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_1_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.78:5.27:6.02) (4.81:5.31:6.09))
     (PORT ALn (4.89:5.39:6.16) (4.93:5.44:6.24))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.20:3.66) (2.88:3.18:3.65))
     (PORT B (0.50:0.56:0.63) (0.50:0.55:0.64))
     (PORT C (9.77:10.77:12.30) (9.39:10.37:11.90))
     (PORT D (9.88:10.89:12.44) (9.50:10.49:12.04))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_131\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.50:0.56:0.63) (0.50:0.55:0.64))
     (PORT B (4.31:4.75:5.43) (4.14:4.57:5.24))
     (PORT C (6.47:7.13:8.14) (6.32:6.98:8.00))
     (PORT D (8.99:9.90:11.31) (8.60:9.49:10.89))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.90:8.71:9.94) (7.58:8.37:9.60))
     (PORT B (3.18:3.50:4.00) (3.09:3.41:3.91))
     (PORT C (6.74:7.42:8.48) (6.54:7.23:8.29))
     (PORT D (4.06:4.47:5.10) (3.93:4.34:4.98))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_25\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.91:6.51:7.43) (5.73:6.33:7.26))
     (PORT B (7.67:8.45:9.65) (7.41:8.18:9.38))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_108)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_23\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.80:6.39:7.30) (5.61:6.19:7.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.15:8.98:10.26) (7.87:8.69:9.97))
     (PORT CLK (4.49:4.94:5.64) (4.40:4.86:5.58))
     (PORT EN (8.55:9.43:10.77) (8.51:9.39:10.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.91:6.51:7.44) (5.69:6.28:7.21))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.61:0.68:0.78))
     (PORT CLK (4.88:5.38:6.14) (4.76:5.26:6.03))
     (PORT EN (11.30:12.45:14.22) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.93:4.48) (3.40:3.75:4.30))
     (PORT B (3.14:3.46:3.95) (3.05:3.36:3.86))
     (PORT C (5.86:6.46:7.37) (5.62:6.20:7.11))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.95:10.96:12.52) (9.79:10.81:12.40))
     (PORT CLK (4.74:5.23:5.97) (4.64:5.12:5.88))
     (PORT EN (12.32:13.57:15.50) (12.15:13.41:15.39))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.96:5.46:6.24) (4.79:5.29:6.07))
     (PORT B (3.12:3.44:3.93) (3.07:3.39:3.89))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_23\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.95:18.68:21.34) (16.50:18.22:20.90))
     (PORT CLK (4.40:4.85:5.54) (4.34:4.79:5.49))
     (PORT EN (9.98:11.00:12.56) (9.91:10.94:12.55))
     (PORT ALn (4.51:4.97:5.67) (4.44:4.90:5.63))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails_0_sqmuxa_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.53:7.19:8.21) (6.30:6.95:7.98))
     (PORT B (6.43:7.09:8.09) (6.19:6.84:7.85))
     (PORT C (6.16:6.79:7.75) (5.91:6.53:7.49))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.42:22.50:25.70) (19.70:21.75:24.95))
     (PORT CLK (4.32:4.76:5.44) (4.25:4.69:5.39))
     (PORT EN (9.98:11.00:12.56) (9.91:10.94:12.55))
     (PORT ALn (4.51:4.97:5.67) (4.44:4.90:5.63))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un85_paddr_3_RNIBFJK\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.15:8.98:10.26) (7.83:8.65:9.92))
     (PORT B (10.28:11.33:12.94) (9.90:10.93:12.54))
     (PORT C (3.57:3.93:4.49) (3.46:3.82:4.38))
     (PORT D (10.07:11.10:12.67) (9.45:10.43:11.97))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_request_for\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.27:4.71:5.37) (4.22:4.66:5.35))
     (PORT EN (8.29:9.14:10.44) (8.27:9.13:10.48))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.16:5.68:6.49) (4.97:5.49:6.30))
     (PORT B (2.31:2.55:2.91) (2.21:2.44:2.80))
     (PORT C (6.36:7.01:8.00) (6.08:6.71:7.70))
     (PORT D (0.52:0.58:0.66) (0.52:0.57:0.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.51:14.89:17.00) (13.08:14.44:16.57))
     (PORT B (6.88:7.58:8.65) (6.63:7.32:8.39))
     (PORT C (0.58:0.64:0.73) (0.57:0.63:0.72))
     (PORT D (6.86:7.56:8.63) (6.60:7.29:8.36))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT B (20.39:22.47:25.66) (20.14:22.24:25.52))
     (PORT C (24.09:26.55:30.32) (23.10:25.51:29.27))
     (PORT D (13.21:14.56:16.63) (12.78:14.11:16.19))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.60:6.17:7.05) (5.45:6.02:6.90))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_i_i_a2_fast\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.76:6.34:7.24) (5.58:6.17:7.07))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_10\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (20.55:22.65:25.87) (19.57:21.61:24.80))
     (PORT B (12.19:13.44:15.34) (11.76:12.99:14.90))
     (PORT C (16.66:18.36:20.96) (16.31:18.01:20.67))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_temp_1_sqmuxa_2_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.11:12.25:13.99) (10.76:11.88:13.63))
     (PORT B (5.96:6.57:7.50) (5.76:6.36:7.30))
     (PORT C (5.61:6.18:7.06) (5.40:5.96:6.84))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_lm_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.35:7.00:7.99) (6.11:6.74:7.74))
     (PORT B (4.04:4.46:5.09) (3.86:4.26:4.89))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.96:7.67:8.76) (6.63:7.32:8.39))
     (PORT CLK (4.80:5.29:6.04) (4.68:5.17:5.93))
     (PORT EN (7.37:8.12:9.27) (7.35:8.12:9.32))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/component_state\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.37:4.81:5.50) (4.30:4.74:5.44))
     (PORT ALn (4.60:5.06:5.78) (4.54:5.01:5.75))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.23:6.87:7.85) (5.95:6.57:7.54))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.91:6.52:7.44) (5.78:6.38:7.32))
     (PORT B (3.00:3.31:3.78) (2.96:3.27:3.75))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_1\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.86:16.38:18.71) (14.08:15.54:17.83))
     (PORT CLK (4.27:4.71:5.38) (4.22:4.66:5.35))
     (PORT EN (8.85:9.75:11.14) (8.79:9.71:11.14))
     (PORT ALn (4.50:4.96:5.66) (4.44:4.91:5.63))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.34:2.67) (2.05:2.27:2.60))
     (PORT B (21.63:23.84:27.23) (20.91:23.08:26.49))
     (PORT C (11.52:12.70:14.50) (11.12:12.27:14.08))
     (PORT D (8.85:9.76:11.14) (8.43:9.31:10.68))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_95)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/state_RNI1POH1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.66:12.85:14.68) (11.32:12.50:14.34))
     (PORT B (4.72:5.20:5.94) (4.60:5.08:5.83))
     (PORT C (9.17:10.10:11.54) (9.10:10.05:11.53))
     (PORT D (10.62:11.71:13.37) (10.31:11.39:13.06))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:3.25:3.71) (2.67:3.34:3.83))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_50\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_54_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.90:10.91:12.46) (9.55:10.55:12.10))
     (PORT B (16.76:18.47:21.10) (16.32:18.02:20.67))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (2.18:2.41:2.75) (2.17:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_pwdata\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (23.84:26.27:30.00) (22.78:25.15:28.86))
     (PORT B (10.38:11.44:13.07) (9.91:10.94:12.55))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.04:19.88:22.70) (17.60:19.43:22.30))
     (PORT CLK (4.32:4.76:5.44) (4.26:4.71:5.40))
     (PORT EN (7.61:8.39:9.58) (7.54:8.32:9.55))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.16:10.10:11.53) (8.74:9.65:11.07))
     (PORT B (9.74:10.73:12.26) (9.37:10.34:11.87))
     (PORT C (6.10:6.72:7.67) (5.86:6.47:7.43))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.16:5.68:6.49) (4.97:5.49:6.30))
     (PORT B (2.31:2.55:2.91) (2.21:2.44:2.80))
     (PORT C (4.81:5.30:6.05) (4.64:5.12:5.87))
     (PORT D (6.62:7.29:8.33) (6.32:6.98:8.01))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.68:6.26:7.15) (5.50:6.07:6.96))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.79:7.49:8.55) (6.50:7.18:8.23))
     (PORT CLK (4.56:5.02:5.74) (4.46:4.93:5.65))
     (PORT EN (9.62:10.60:12.11) (9.46:10.44:11.98))
     (PORT ALn (4.84:5.33:6.09) (4.74:5.23:6.01))
     (PORT SLn (13.96:15.39:17.57) (13.70:15.13:17.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.01:3.31:3.79) (3.00:3.31:3.80))
     (PORT B (0.55:0.61:0.69) (0.54:0.60:0.69))
     (PORT C (6.03:6.65:7.59) (5.75:6.35:7.29))
     (PORT D (6.26:6.90:7.88) (5.99:6.62:7.59))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.50:4.96:5.66) (4.42:4.88:5.60))
     (PORT EN (5.54:6.10:6.97) (5.55:6.13:7.03))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.28:4.72:5.39) (4.24:4.68:5.37))
     (PORT ALn (6.69:7.37:8.42) (6.68:7.37:8.46))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/measurement_dms2_1_sqmuxa_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.11:7.83:8.95) (6.88:7.60:8.72))
     (PORT B (8.89:9.80:11.19) (8.81:9.73:11.17))
     (PORT C (7.76:8.55:9.76) (7.45:8.23:9.44))
     (PORT D (6.84:7.53:8.60) (6.57:7.25:8.32))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:7.56:8.63) (6.52:7.20:8.26))
     (PORT B (4.07:4.48:5.12) (3.92:4.33:4.97))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_70\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_async_cycles\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.59:5.06:5.78) (4.52:4.99:5.72))
     (PORT EN (7.13:7.86:8.98) (7.11:7.86:9.01))
     (PORT ALn (4.60:5.07:5.78) (4.54:5.01:5.75))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.13:10.06:11.49) (8.76:9.67:11.10))
     (PORT B (4.96:5.46:6.24) (4.78:5.28:6.05))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_10\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.52:0.58:0.66) (0.52:0.58:0.66))
     (PORT B (5.57:6.13:7.00) (5.41:5.97:6.85))
     (IOPATH A Y (3.07:3.38:3.86) (3.21:3.54:4.07))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:3.42:3.90) (3.00:3.31:3.80))
     (PORT B (12.44:13.71:15.66) (12.21:13.49:15.47))
     (PORT C (0.46:0.51:0.58) (0.47:0.52:0.59))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_21\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.21:6.84:7.82) (5.95:6.57:7.54))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_20_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (8.14:8.97:10.24) (8.10:8.95:10.26))
     (PORT ALn (6.42:7.07:8.07) (6.42:7.09:8.14))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.69:10.68:12.20) (9.31:10.28:11.79))
     (PORT CLK (4.45:4.91:5.61) (4.39:4.85:5.56))
     (PORT EN (20.21:22.27:25.43) (19.80:21.87:25.09))
     (PORT ALn (4.54:5.00:5.71) (4.48:4.94:5.67))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_1_sqmuxa_3_i_0_a2_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.03:16.56:18.92) (14.72:16.25:18.64))
     (PORT B (8.76:9.65:11.02) (8.33:9.20:10.55))
     (PORT C (16.32:17.99:20.54) (16.05:17.72:20.33))
     (PORT D (20.89:23.02:26.29) (19.96:22.03:25.28))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.01:8.83:10.08) (7.64:8.44:9.68))
     (PORT B (9.34:10.29:11.75) (9.06:10.00:11.48))
     (PORT C (0.46:0.51:0.58) (0.47:0.52:0.59))
     (PORT D (6.40:7.05:8.05) (6.12:6.75:7.75))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_29)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE ResetAND)
 (DELAY
  (ABSOLUTE
     (PORT A (10.93:12.04:13.75) (10.51:11.61:13.32))
     (PORT B (13.35:14.71:16.80) (12.78:14.11:16.19))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.88:13.09:14.95) (11.38:12.56:14.42))
     (PORT B (5.89:6.49:7.42) (5.64:6.23:7.15))
     (PORT C (1.81:1.99:2.28) (1.90:2.10:2.40))
     (PORT D (5.16:5.69:6.50) (4.97:5.48:6.29))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.93:10.94:12.49) (9.55:10.55:12.10))
     (PORT CLK (4.56:5.02:5.74) (4.46:4.93:5.65))
     (PORT EN (9.62:10.60:12.11) (9.46:10.44:11.98))
     (PORT ALn (4.84:5.33:6.09) (4.74:5.23:6.01))
     (PORT SLn (13.96:15.39:17.57) (13.70:15.13:17.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.67) (2.82:3.12:3.58))
     (PORT B (6.50:7.17:8.19) (6.31:6.97:8.00))
     (PORT C (5.73:6.31:7.21) (5.54:6.12:7.02))
     (PORT D (7.77:8.56:9.78) (7.45:8.22:9.44))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.42:7.08:8.09) (6.16:6.80:7.80))
     (PORT CLK (4.69:5.16:5.90) (4.59:5.07:5.82))
     (PORT EN (7.67:8.46:9.66) (7.67:8.46:9.71))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (PORT SLn (11.38:12.54:14.32) (11.18:12.35:14.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/busy\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.72:0.79:0.90) (0.72:0.79:0.91))
     (PORT CLK (4.50:4.96:5.67) (4.43:4.90:5.62))
     (PORT ALn (4.59:5.06:5.77) (4.52:4.99:5.73))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_89)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.89:3.18:3.64) (2.85:3.14:3.60))
     (PORT B (2.97:3.28:3.74) (2.92:3.22:3.70))
     (PORT C (11.68:12.88:14.71) (11.31:12.49:14.33))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.86))
     (PORT EN (13.87:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.72:9.61:10.97) (8.89:9.81:11.26))
     (PORT CLK (4.60:5.07:5.79) (4.51:4.98:5.72))
     (PORT EN (8.75:9.64:11.01) (8.68:9.59:11.00))
     (PORT ALn (4.66:5.13:5.86) (4.60:5.08:5.82))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_27)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (22.83:25.16:28.73) (22.32:24.65:28.28))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_enable\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.46:4.91:5.61) (4.38:4.83:5.54))
     (PORT EN (8.28:9.12:10.42) (8.24:9.10:10.44))
     (PORT ALn (4.50:4.95:5.66) (4.44:4.90:5.63))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.28:4.72:5.39) (4.24:4.68:5.37))
     (PORT ALn (9.95:10.97:12.53) (9.85:10.88:12.48))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_32\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.87:8.67:9.90) (7.60:8.39:9.63))
     (PORT B (24.19:26.65:30.44) (23.13:25.54:29.31))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT B (8.46:9.32:10.65) (8.17:9.02:10.35))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_87)
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\stamp0_ready_dms2_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.55:8.26:9.75) (8.05:8.78:10.22))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\stamp0_ready_dms2_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\stamp0_ready_dms2_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_239\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.29:6.93:7.92) (6.12:6.75:7.75))
     (PORT B (2.93:3.23:3.69) (2.87:3.17:3.63))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.40:4.85:5.54) (4.35:4.81:5.51))
     (PORT EN (13.43:14.80:16.90) (13.22:14.59:16.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.06:4.48:5.11) (3.98:4.39:5.04))
     (PORT B (6.27:6.91:7.89) (6.05:6.68:7.67))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (3.05:3.36:3.86))
     (PORT B (14.57:16.05:18.33) (13.97:15.42:17.70))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.57:7.24:8.27) (6.31:6.97:8.00))
     (PORT CLK (4.44:4.89:5.59) (4.38:4.84:5.55))
     (PORT EN (13.04:14.37:16.41) (12.81:14.15:16.23))
     (PORT ALn (4.62:5.09:5.82) (4.55:5.03:5.77))
     (PORT SLn (8.94:9.85:11.25) (8.86:9.78:11.22))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.24:9.08:10.37) (7.99:8.82:10.13))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (19.04:20.98:23.96) (18.57:20.50:23.52))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.55:5.02:5.73) (4.46:4.92:5.65))
     (PORT EN (10.16:11.19:12.78) (9.99:11.03:12.66))
     (PORT ALn (4.85:5.34:6.10) (4.74:5.24:6.01))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/new_avail\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.43:4.88:5.58) (4.35:4.81:5.52))
     (PORT EN (10.08:11.11:12.69) (10.03:11.08:12.71))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/component_state_ns_0_i_o2_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.80:7.50:8.56) (6.47:7.14:8.19))
     (PORT B (13.56:14.94:17.06) (13.34:14.73:16.90))
     (PORT C (6.58:7.25:8.28) (6.30:6.95:7.98))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.76:5.25:5.99) (4.64:5.13:5.88))
     (PORT EN (11.30:12.45:14.22) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.93:23.07:26.34) (20.23:22.34:25.63))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.25:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.41:4.86:5.56) (4.35:4.80:5.51))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_1)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_27\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.53:7.20:8.22) (6.25:6.90:7.92))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.21:10.15:11.59) (8.83:9.74:11.18))
     (PORT CLK (4.59:5.06:5.78) (4.50:4.97:5.70))
     (PORT EN (7.67:8.46:9.66) (7.67:8.46:9.71))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (PORT SLn (11.38:12.54:14.32) (11.18:12.35:14.17))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_23_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.84:5.34:6.10) (4.87:5.38:6.17))
     (PORT ALn (4.80:5.29:6.04) (4.88:5.39:6.19))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.76:5.25:5.99) (4.59:5.07:5.82))
     (PORT CLK (4.59:5.06:5.78) (4.51:4.98:5.72))
     (PORT EN (15.63:17.23:19.68) (15.33:16.92:19.42))
     (PORT ALn (4.47:4.93:5.63) (4.41:4.87:5.59))
     (PORT SLn (10.56:11.64:13.29) (10.45:11.54:13.24))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_201\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.91:1.01:1.15) (0.93:1.03:1.18))
     (PORT B (15.45:17.03:19.45) (15.01:16.57:19.01))
     (PORT C (9.78:10.78:12.31) (9.40:10.38:11.90))
     (PORT D (8.02:8.83:10.09) (7.73:8.53:9.79))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_58)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.98:6.59:7.53) (5.78:6.39:7.33))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_30\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.15:4.57:5.22) (3.99:4.41:5.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_19\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.38:7.03:8.03) (6.10:6.73:7.73))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_RNO\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.69:7.37:8.42) (6.48:7.16:8.21))
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.87))
     (PORT C (7.11:7.83:8.95) (6.72:7.42:8.51))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_30\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:6.55:7.48) (5.78:6.38:7.32))
     (PORT B (8.88:9.79:11.18) (8.39:9.26:10.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_31\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.38:10.33:11.80) (8.92:9.85:11.31))
     (PORT B (0.92:1.01:1.16) (0.93:1.02:1.17))
     (PORT C (6.53:7.19:8.21) (6.24:6.89:7.91))
     (PORT D (8.27:9.11:10.41) (7.96:8.79:10.09))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.53:5.00:5.70) (4.44:4.90:5.63))
     (PORT EN (10.14:11.17:12.76) (10.03:11.07:12.70))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.60:9.48:10.83) (8.24:9.10:10.44))
     (PORT CLK (4.75:5.23:5.97) (4.64:5.12:5.88))
     (PORT EN (20.52:22.61:25.83) (19.99:22.07:25.32))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (PORT SLn (14.61:16.10:18.39) (14.29:15.77:18.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (22.24:24.51:27.99) (21.58:23.82:27.33))
     (PORT CLK (4.34:4.78:5.46) (4.26:4.71:5.40))
     (PORT EN (11.54:12.71:14.52) (11.41:12.59:14.45))
     (PORT ALn (4.53:5.00:5.71) (4.47:4.94:5.67))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\MMUART_0_RXD_F2M_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.83:0.92:1.05) (0.97:1.07:1.23))
     (IOPATH A Y (1.03:1.13:1.29) (1.28:1.41:1.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.46:7.12:8.13) (6.22:6.87:7.88))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (11.41:12.57:14.36) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.59:5.05:5.77) (4.49:4.95:5.69))
     (PORT EN (10.09:11.12:12.69) (9.90:10.93:12.55))
     (PORT ALn (4.88:5.38:6.15) (4.78:5.28:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.36:8.11:9.26) (7.34:8.11:9.30))
     (PORT B (10.36:11.42:13.04) (9.95:10.98:12.60))
     (PORT C (7.47:8.24:9.41) (7.16:7.91:9.07))
     (PORT D (16.41:18.08:20.65) (15.77:17.41:19.98))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.04:14.37:16.41) (12.46:13.76:15.79))
     (PORT B (7.96:8.77:10.02) (7.66:8.46:9.71))
     (PORT C (5.76:6.35:7.26) (5.55:6.12:7.03))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.62:10.60:12.10) (9.30:10.27:11.79))
     (PORT B (0.48:0.53:0.61) (0.49:0.54:0.62))
     (PORT C (9.19:10.13:11.57) (8.94:9.88:11.33))
     (PORT D (11.49:12.67:14.47) (11.26:12.43:14.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.64:6.22:7.10) (5.40:5.96:6.84))
     (PORT B (7.06:7.78:8.89) (6.76:7.46:8.56))
     (PORT C (6.33:6.97:7.96) (6.02:6.64:7.62))
     (PORT D (6.82:7.51:8.58) (6.54:7.22:8.29))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_a2_1_1_RNISF2T1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.45:3.80:4.34) (3.32:3.67:4.21))
     (PORT B (2.23:2.46:2.81) (2.16:2.38:2.73))
     (PORT C (2.23:2.45:2.80) (2.13:2.36:2.70))
     (PORT D (6.41:7.06:8.06) (6.18:6.82:7.83))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.92:3.22:3.68) (2.85:3.15:3.61))
     (PORT B (13.51:14.89:17.00) (12.86:14.20:16.30))
     (PORT C (13.21:14.56:16.63) (12.78:14.11:16.19))
     (PORT D (4.35:4.80:5.48) (4.21:4.65:5.33))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/apb_is_reset\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.61:10.59:12.10) (9.38:10.36:11.88))
     (PORT CLK (4.36:4.80:5.49) (4.30:4.75:5.45))
     (PORT EN (6.83:7.53:8.60) (6.84:7.56:8.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_167\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.51:4.98:5.68) (4.44:4.91:5.63))
     (PORT EN (6.87:7.57:8.64) (6.87:7.59:8.70))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.43:4.88:5.57) (4.35:4.81:5.52))
     (PORT EN (6.87:7.57:8.64) (6.87:7.59:8.71))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.61:8.39:9.58) (7.39:8.16:9.37))
     (PORT B (7.28:8.03:9.17) (6.99:7.72:8.86))
     (PORT C (0.54:0.60:0.68) (0.53:0.59:0.68))
     (PORT D (6.60:7.27:8.30) (6.32:6.97:8.00))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.85:0.94:1.07) (0.87:0.96:1.11))
     (PORT B (4.91:5.41:6.18) (4.75:5.25:6.02))
     (PORT C (4.06:4.47:5.11) (3.92:4.33:4.96))
     (PORT D (2.19:2.41:2.75) (2.12:2.34:2.69))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.54:0.60:0.68) (0.53:0.59:0.68))
     (PORT B (0.86:0.95:1.08) (0.88:0.97:1.12))
     (PORT C (8.39:9.24:10.56) (8.02:8.85:10.16))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.63))
     (PORT EN (16.84:18.56:21.20) (16.50:18.22:20.91))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.05:7.77:8.88) (6.77:7.47:8.57))
     (PORT CLK (4.59:5.06:5.78) (4.50:4.97:5.70))
     (PORT EN (7.79:8.58:9.80) (7.74:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.29:6.93:7.92) (6.07:6.70:7.69))
     (PORT CLK (4.47:4.92:5.62) (4.39:4.85:5.57))
     (PORT EN (18.38:20.26:23.13) (17.94:19.80:22.72))
     (PORT ALn (4.71:5.20:5.93) (4.65:5.14:5.89))
     (PORT SLn (20.17:22.22:25.38) (19.67:21.72:24.92))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\stamp0_spi_mosi_obuft\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.77:7.46:8.52) (6.55:7.23:8.29))
     (PORT B (15.17:16.71:19.09) (14.60:16.12:18.50))
     (PORT C (2.18:2.40:2.74) (2.09:2.31:2.65))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_1\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.59:6.16:7.04) (5.43:5.99:6.88))
     (PORT B (2.42:2.67:3.05) (2.32:2.56:2.93))
     (PORT C (8.95:9.87:11.27) (8.55:9.44:10.83))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.57:5.03:5.75) (4.48:4.95:5.68))
     (PORT EN (6.68:7.37:8.41) (6.75:7.45:8.55))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_25\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.14:4.56:5.21) (3.98:4.40:5.05))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.97:12.09:13.81) (10.61:11.72:13.45))
     (PORT B (8.83:9.73:11.12) (8.64:9.54:10.95))
     (PORT C (0.48:0.53:0.60) (0.48:0.54:0.61))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.03:5.77))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_43\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_dms1_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.19:12.33:14.08) (10.91:12.05:13.82))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/component_state_ns_0_0_a3_1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.58:3.94:4.50) (3.56:3.93:4.51))
     (PORT B (8.44:9.30:10.62) (8.11:8.95:10.27))
     (PORT C (3.62:3.99:4.56) (3.55:3.92:4.49))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\MISO_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.13:3.45:3.94) (3.15:3.48:3.99))
     (IOPATH A Y (1.19:1.31:1.50) (1.47:1.62:1.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_40)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_20_x\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.36:8.11:9.26) (7.34:8.11:9.30))
     (PORT B (10.36:11.41:13.03) (10.00:11.04:12.67))
     (PORT C (7.47:8.24:9.41) (7.16:7.91:9.07))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.98:3.28:3.75) (3.08:3.41:3.91))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_1_a2_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.87:8.67:9.90) (7.58:8.37:9.61))
     (PORT B (3.14:3.46:3.95) (3.13:3.46:3.97))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.65:7.33:8.37) (6.69:7.39:8.48))
     (PORT CLK (4.59:5.06:5.78) (4.50:4.97:5.70))
     (PORT EN (7.67:8.46:9.66) (7.67:8.46:9.71))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (PORT SLn (11.38:12.54:14.32) (11.21:12.38:14.21))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.69:0.80))
     (PORT CLK (4.46:4.91:5.61) (4.39:4.84:5.56))
     (PORT EN (22.36:24.64:28.14) (22.25:24.57:28.19))
     (PORT ALn (4.61:5.08:5.80) (4.55:5.02:5.76))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.30:4.74:5.42) (4.17:4.60:5.28))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.30:4.74:5.41) (4.26:4.70:5.39))
     (PORT ALn (11.74:12.93:14.77) (11.58:12.79:14.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_39\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:9.13:10.43) (7.99:8.82:10.12))
     (PORT B (7.37:8.12:9.28) (7.13:7.87:9.03))
     (PORT C (0.57:0.63:0.72) (0.57:0.63:0.72))
     (PORT D (12.81:14.12:16.12) (12.34:13.63:15.64))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un45_async_state_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.05:3.36:3.84) (3.04:3.35:3.85))
     (PORT B (6.15:6.78:7.74) (5.91:6.52:7.48))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT EN (14.11:15.55:17.76) (13.83:15.27:17.52))
     (PORT ALn (4.67:5.15:5.88) (4.59:5.07:5.82))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.78:11.87:13.56) (10.22:11.28:12.94))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (8.58:9.46:10.80) (8.51:9.39:10.78))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.97:4.38:5.00) (3.86:4.26:4.88))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un52_paddr_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.44:8.20:9.36) (7.40:8.17:9.37))
     (PORT B (9.54:10.52:12.01) (9.42:10.41:11.94))
     (PORT C (2.16:2.39:2.72) (2.16:2.38:2.73))
     (PORT D (3.12:3.44:3.93) (3.02:3.33:3.82))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.51:7.43) (5.68:6.28:7.20))
     (PORT B (3.35:3.69:4.21) (3.23:3.57:4.09))
     (PORT C (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT D (4.10:4.52:5.16) (3.96:4.37:5.02))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_216\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.53:12.70:14.51) (10.85:11.98:13.74))
     (PORT CLK (4.41:4.86:5.55) (4.34:4.79:5.50))
     (PORT EN (17.50:19.28:22.02) (17.14:18.93:21.72))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.66:5.13:5.86) (4.56:5.04:5.78))
     (PORT EN (10.16:11.20:12.79) (9.99:11.03:12.66))
     (PORT ALn (4.84:5.34:6.10) (4.74:5.24:6.01))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.14:6.77:7.73) (5.88:6.49:7.45))
     (PORT B (3.08:3.39:3.87) (3.02:3.33:3.83))
     (PORT C (6.04:6.66:7.61) (5.83:6.43:7.38))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.22:4.65:5.31) (4.16:4.60:5.27))
     (PORT ALn (8.11:8.93:10.20) (8.06:8.90:10.21))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.15:10.08:11.51) (8.78:9.70:11.13))
     (PORT B (9.83:10.83:12.37) (9.42:10.40:11.93))
     (PORT C (5.84:6.44:7.36) (5.64:6.22:7.14))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.93:14.25:16.27) (12.56:13.87:15.91))
     (PORT CLK (4.68:5.15:5.88) (4.58:5.06:5.80))
     (PORT EN (6.97:7.69:8.78) (6.99:7.72:8.86))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_41_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.50:7.17:8.19) (6.30:6.96:7.99))
     (PORT B (12.85:14.17:16.18) (12.28:13.56:15.56))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_31_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.12:10.05:11.48) (8.79:9.70:11.13))
     (PORT B (13.92:15.35:17.53) (13.56:14.98:17.18))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.33:8.08:9.22) (7.08:7.82:8.97))
     (PORT B (9.19:10.13:11.57) (8.94:9.88:11.33))
     (PORT C (2.95:3.25:3.71) (2.93:3.24:3.72))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer_0_sqmuxa_1_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:3.65:4.17) (3.22:3.55:4.07))
     (PORT B (2.95:3.25:3.72) (2.89:3.19:3.65))
     (PORT C (11.30:12.46:14.23) (10.94:12.07:13.85))
     (PORT D (2.16:2.38:2.71) (2.09:2.30:2.64))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.03:6.65:7.59) (5.75:6.35:7.29))
     (PORT B (6.96:7.67:8.75) (6.74:7.44:8.53))
     (PORT C (6.09:6.71:7.66) (5.80:6.41:7.35))
     (PORT D (6.16:6.79:7.75) (5.94:6.56:7.52))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.un151_in_enablelto30_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.08:4.49:5.13) (3.92:4.33:4.97))
     (PORT B (4.25:4.69:5.35) (4.08:4.50:5.17))
     (PORT C (5.07:5.59:6.38) (4.91:5.42:6.21))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT B (0.54:0.60:0.68) (0.53:0.59:0.68))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (3.57:3.93:4.49) (3.76:4.16:4.77))
     (IOPATH B S (4.39:5.26:6.01) (4.79:5.71:6.55))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.un151_in_enablelto31\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT B (2.12:2.34:2.67) (2.06:2.27:2.61))
     (PORT C (4.93:5.44:6.21) (4.74:5.23:6.00))
     (PORT D (4.86:5.35:6.11) (4.71:5.21:5.97))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (3.15:3.47:3.96) (3.37:3.72:4.27))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.74) (2.11:2.33:2.68))
     (PORT B (3.52:3.87:4.42) (3.39:3.74:4.30))
     (PORT C (4.08:4.49:5.13) (3.96:4.37:5.01))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.52:4.98:5.68) (4.44:4.91:5.63))
     (PORT EN (11.86:13.07:14.92) (11.55:12.75:14.63))
     (PORT ALn (4.66:5.14:5.87) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.23:9.07:10.36) (7.93:8.76:10.05))
     (PORT B (6.68:7.37:8.41) (6.45:7.12:8.17))
     (PORT C (6.76:7.45:8.51) (6.50:7.17:8.23))
     (PORT D (7.73:8.52:9.73) (7.46:8.24:9.46))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.64:9.52:10.88) (8.52:9.41:10.79))
     (PORT CLK (4.80:5.29:6.04) (4.69:5.18:5.94))
     (PORT EN (17.21:18.96:21.66) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\MMUART_0_TXD_M2F_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.93:4.48) (3.40:3.75:4.30))
     (PORT B (4.14:4.56:5.21) (3.96:4.37:5.01))
     (PORT C (7.33:8.08:9.23) (7.06:7.79:8.94))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_212\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_i_0_i\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.43:3.78:4.32) (3.32:3.67:4.21))
     (PORT B (7.68:8.47:9.67) (7.42:8.19:9.40))
     (PORT C (6.76:7.44:8.50) (6.54:7.22:8.29))
     (PORT D (8.36:9.21:10.52) (8.06:8.90:10.21))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_91)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.72:16.23:18.53) (14.35:15.85:18.19))
     (PORT CLK (4.46:4.91:5.61) (4.37:4.83:5.54))
     (PORT EN (14.19:15.64:17.86) (13.84:15.28:17.53))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_30\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.45:8.21:9.37) (7.18:7.93:9.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.50:4.96:5.66) (4.43:4.89:5.61))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.08:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/APBState\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.32:4.76:5.44) (4.26:4.71:5.40))
     (PORT ALn (4.59:5.05:5.77) (4.52:4.99:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.08:4.49:5.13) (3.94:4.35:4.99))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (21.19:23.35:26.66) (20.42:22.55:25.87))
     (PORT B (10.21:11.25:12.85) (9.84:10.86:12.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.43:4.88:5.57) (4.37:4.82:5.53))
     (PORT EN (12.39:13.65:15.59) (12.19:13.46:15.44))
     (PORT ALn (4.57:5.04:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.05:18.79:21.46) (16.20:17.89:20.52))
     (PORT CLK (4.35:4.79:5.47) (4.27:4.71:5.41))
     (PORT EN (10.04:11.06:12.63) (9.95:10.98:12.60))
     (PORT ALn (4.60:5.06:5.78) (4.52:4.99:5.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.25:16.80:19.19) (14.99:16.55:18.98))
     (PORT B (14.76:16.27:18.58) (14.46:15.97:18.32))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_8\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.04:13.27:15.15) (11.71:12.93:14.84))
     (PORT B (1.02:1.12:1.28) (1.03:1.13:1.30))
     (PORT C (8.11:8.93:10.20) (7.80:8.61:9.88))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg_RNINBVC\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.21:9.05:10.33) (7.96:8.78:10.08))
     (PORT B (19.24:21.21:24.22) (18.56:20.49:23.51))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.28:3.61:4.13) (3.18:3.51:4.02))
     (PORT B (9.75:10.75:12.27) (9.40:10.38:11.91))
     (PORT C (19.50:21.49:24.54) (18.86:20.82:23.89))
     (PORT D (8.17:9.00:10.28) (7.82:8.63:9.90))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_0_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_69)
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\stamp0_spi_temp_cs_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.20:4.63:5.29) (4.16:4.59:5.26))
     (PORT ALn (4.96:5.46:6.24) (4.99:5.51:6.32))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_67)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.69:13.98:15.97) (12.38:13.67:15.69))
     (PORT CLK (4.58:5.05:5.76) (4.50:4.97:5.70))
     (PORT EN (7.05:7.77:8.88) (7.04:7.77:8.92))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.58:5.05:5.77) (4.52:5.00:5.73))
     (PORT EN (12.01:13.24:15.12) (11.81:13.04:14.96))
     (PORT ALn (4.80:5.29:6.04) (4.70:5.19:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.43:4.88:5.57) (4.35:4.81:5.52))
     (PORT EN (10.19:11.23:12.82) (10.11:11.16:12.80))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.41:4.86:5.55) (4.20:4.63:5.32))
     (PORT B (10.98:12.10:13.82) (10.76:11.88:13.63))
     (PORT C (0.50:0.56:0.63) (0.50:0.55:0.64))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_presetn_inv_4_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.44:2.78) (2.13:2.35:2.70))
     (PORT B (8.89:9.80:11.19) (8.81:9.73:11.16))
     (PORT C (6.49:7.15:8.16) (6.27:6.92:7.94))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.11:3.43:3.91) (3.06:3.37:3.87))
     (PORT B (5.04:5.56:6.35) (4.84:5.35:6.13))
     (PORT C (7.00:7.71:8.81) (6.59:7.28:8.35))
     (PORT D (1.91:2.10:2.40) (1.97:2.17:2.49))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH D Y (3.07:3.38:3.86) (3.21:3.54:4.07))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_lm_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.35:7.00:7.99) (6.11:6.74:7.74))
     (PORT B (4.14:4.56:5.21) (3.99:4.40:5.05))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_2_N_2L1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.09:4.51:5.15) (3.97:4.38:5.03))
     (PORT B (6.88:7.59:8.66) (6.59:7.27:8.35))
     (PORT C (5.86:6.45:7.37) (5.62:6.20:7.12))
     (PORT D (5.74:6.32:7.22) (5.58:6.16:7.06))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.42:3.77:4.31) (3.41:3.77:4.33))
     (PORT B (14.57:16.05:18.33) (13.97:15.42:17.70))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.66:7.34:8.38) (6.45:7.12:8.17))
     (PORT B (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT C (8.39:9.24:10.56) (8.02:8.85:10.16))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_44_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.51:13.78:15.74) (11.99:13.24:15.19))
     (PORT CLK (4.21:4.64:5.30) (4.17:4.61:5.29))
     (PORT ALn (6.98:7.71:8.84) (6.18:6.81:7.78))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.05:8.87:10.13) (7.76:8.57:9.83))
     (PORT CLK (4.65:5.12:5.85) (4.58:5.06:5.80))
     (PORT EN (9.62:10.60:12.11) (9.46:10.44:11.98))
     (PORT ALn (4.84:5.33:6.09) (4.74:5.23:6.01))
     (PORT SLn (13.96:15.39:17.57) (13.70:15.13:17.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.12:4.54:5.18) (4.01:4.43:5.08))
     (PORT B (0.52:0.58:0.66) (0.52:0.57:0.66))
     (PORT C (6.19:6.83:7.80) (5.93:6.54:7.51))
     (PORT D (8.26:9.11:10.40) (7.93:8.76:10.05))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.73:6.31:7.21) (5.60:6.18:7.09))
     (PORT B (4.00:4.41:5.04) (3.88:4.28:4.91))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.31:17.97:20.53) (15.88:17.53:20.12))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.25:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_i_m2_0\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.37:8.12:9.27) (7.15:7.90:9.06))
     (PORT B (7.59:8.36:9.55) (7.30:8.06:9.25))
     (PORT C (9.51:10.48:11.96) (9.35:10.32:11.84))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\stamp0_spi_temp_cs_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.55:5.02:5.73) (4.47:4.94:5.67))
     (PORT EN (14.15:15.59:17.81) (13.91:15.36:17.62))
     (PORT SLn (14.89:16.44:18.86) (13.47:14.85:16.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.70:6.29:7.18) (5.55:6.13:7.03))
     (PORT B (17.10:18.85:21.52) (16.42:18.13:20.80))
     (PORT C (0.92:1.01:1.16) (0.94:1.04:1.19))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.37:4.81:5.50) (4.30:4.75:5.45))
     (PORT ALn (4.90:5.40:6.16) (4.93:5.45:6.25))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_dms2_overwrittenVal\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.52:4.98:5.68) (4.44:4.91:5.63))
     (PORT EN (5.06:5.58:6.37) (5.10:5.64:6.47))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.66:9.54:10.90) (8.37:9.24:10.61))
     (PORT B (11.38:12.54:14.32) (10.81:11.94:13.70))
     (PORT C (16.82:18.54:21.17) (16.17:17.85:20.48))
     (PORT D (12.71:14.01:16.00) (12.27:13.54:15.54))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.65:5.13:5.85) (4.55:5.02:5.77))
     (PORT EN (14.08:15.51:17.71) (13.83:15.27:17.52))
     (PORT ALn (4.87:5.36:6.12) (4.75:5.25:6.02))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_21_i_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.03:5.55:6.33) (4.81:5.31:6.10))
     (PORT CLK (4.29:4.73:5.40) (4.24:4.68:5.37))
     (PORT ALn (5.31:5.86:6.72) (4.66:5.13:5.86))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_42_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.46:3.95) (3.07:3.39:3.89))
     (PORT B (12.57:13.85:15.82) (12.09:13.35:15.32))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.07:3.39:3.87) (3.03:3.34:3.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.05:14.38:16.42) (12.76:14.08:16.16))
     (PORT CLK (4.68:5.16:5.89) (4.59:5.07:5.81))
     (PORT EN (6.69:7.37:8.41) (6.68:7.38:8.46))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_20\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.27:8.01:9.15) (7.03:7.76:8.90))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_48_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (15.00:16.53:18.88) (14.74:16.28:18.68))
     (PORT ALn (15.64:17.24:19.69) (15.48:17.09:19.61))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.68:5.16:5.89) (4.58:5.06:5.81))
     (PORT EN (9.16:10.09:11.52) (9.06:10.00:11.48))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_51\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.33:12.48:14.25) (10.91:12.04:13.82))
     (PORT CLK (4.48:4.94:5.64) (4.41:4.87:5.59))
     (PORT EN (10.09:11.11:12.69) (9.97:11.00:12.63))
     (PORT ALn (4.61:5.09:5.81) (4.54:5.02:5.76))
     (PORT SLn (19.37:21.35:24.38) (18.90:20.87:23.95))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.50:0.55:0.63) (0.50:0.55:0.63))
     (PORT B (8.42:9.28:10.60) (8.12:8.96:10.28))
     (PORT C (8.63:9.52:10.87) (8.26:9.12:10.46))
     (PORT D (8.78:9.68:11.06) (8.38:9.25:10.61))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_o2_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.88:8.68:9.92) (7.70:8.50:9.75))
     (PORT B (8.14:8.97:10.24) (7.80:8.61:9.88))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.00:4.40:5.03) (3.81:4.21:4.82))
     (PORT B (4.88:5.38:6.15) (4.65:5.13:5.89))
     (PORT C (5.08:5.60:6.39) (4.93:5.44:6.24))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_58_rs_RNI8PCH\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.99:3.29:3.76) (2.97:3.28:3.76))
     (PORT B (4.11:4.53:5.18) (3.95:4.36:5.00))
     (PORT C (2.87:3.17:3.62) (2.82:3.12:3.58))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.82:5.32:6.07) (4.66:5.15:5.91))
     (PORT B (9.75:10.75:12.28) (9.42:10.40:11.93))
     (PORT C (7.03:7.75:8.85) (6.79:7.50:8.61))
     (PORT D (8.11:8.94:10.21) (7.75:8.56:9.82))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.72:9.61:10.98) (8.61:9.51:10.91))
     (PORT CLK (4.71:5.19:5.93) (4.61:5.09:5.84))
     (PORT EN (8.58:9.46:10.80) (8.51:9.39:10.78))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.49:4.95:5.65) (4.43:4.90:5.62))
     (PORT EN (14.22:15.68:17.90) (13.95:15.41:17.68))
     (PORT ALn (4.68:5.16:5.89) (4.60:5.08:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_71\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_4\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.53:10.50:11.99) (9.10:10.05:11.53))
     (PORT B (8.46:9.32:10.64) (8.15:8.99:10.32))
     (PORT C (7.81:8.61:9.83) (7.54:8.33:9.55))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.40:16.97:19.38) (15.09:16.66:19.11))
     (PORT B (12.29:13.54:15.47) (11.78:13.00:14.92))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\MMUART_0_RXD_F2M_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.54:8.24:9.72) (8.03:8.76:10.20))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\MMUART_0_RXD_F2M_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\MMUART_0_RXD_F2M_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.43:2.76:3.32) (2.46:2.78:3.32))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/status_async_cycles_s_388\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.23:3.56:4.07) (3.17:3.50:4.01))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.27:4.70:5.37) (4.21:4.65:5.34))
     (PORT EN (14.50:15.98:18.25) (14.20:15.68:17.99))
     (PORT ALn (4.47:4.92:5.62) (4.42:4.87:5.59))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_4)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchronizerInterrupt_0_sqmuxa_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.06:8.88:10.14) (7.71:8.52:9.77))
     (PORT B (7.90:8.70:9.94) (7.60:8.40:9.63))
     (PORT C (11.12:12.26:14.00) (10.65:11.76:13.49))
     (PORT D (13.27:14.62:16.70) (12.70:14.02:16.09))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.24:13.49:15.40) (11.69:12.91:14.81))
     (PORT CLK (4.72:5.20:5.94) (4.61:5.10:5.85))
     (PORT EN (14.28:15.74:17.97) (14.02:15.48:17.76))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.16:5.92))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.55:5.01:5.73) (4.35:4.80:5.51))
     (PORT B (8.92:9.83:11.23) (8.60:9.49:10.89))
     (PORT C (6.47:7.13:8.14) (6.26:6.91:7.93))
     (PORT D (0.86:0.95:1.08) (0.88:0.98:1.12))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.49:4.95:5.65) (4.42:4.88:5.60))
     (PORT EN (11.68:12.87:14.70) (11.49:12.69:14.56))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/iPRDATA_0_sqmuxa\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.89:0.98:1.12) (0.91:1.01:1.15))
     (PORT B (1.87:2.06:2.35) (1.95:2.15:2.47))
     (PORT C (2.22:2.44:2.79) (2.11:2.33:2.68))
     (PORT D (2.15:2.37:2.71) (2.09:2.31:2.65))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_133\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/status_async_cycles_1_sqmuxa\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.43:3.77:4.31) (3.30:3.65:4.18))
     (PORT B (5.95:6.56:7.49) (5.72:6.32:7.25))
     (PORT C (6.48:7.15:8.16) (6.22:6.86:7.88))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/component_state\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.46:4.92:5.61) (4.40:4.86:5.58))
     (PORT ALn (4.60:5.06:5.78) (4.54:5.01:5.75))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\RXSM_LO_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.89:4.29:4.90) (4.36:4.82:5.53))
     (IOPATH A Y (0.75:0.83:0.95) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.35:12.50:14.28) (10.80:11.93:13.68))
     (PORT CLK (4.80:5.29:6.04) (4.69:5.18:5.94))
     (PORT EN (8.95:9.86:11.26) (8.81:9.73:11.17))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (PORT SLn (15.83:17.48:20.06) (14.29:15.75:17.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (6.92:7.63:8.71) (6.92:7.64:8.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.48:0.53:0.60))
     (PORT B (6.61:7.29:8.32) (6.39:7.06:8.10))
     (PORT C (9.88:10.89:12.44) (9.50:10.49:12.04))
     (PORT D (9.77:10.77:12.29) (9.39:10.37:11.90))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_component_state_13_i_o2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:6.91:7.89) (6.04:6.66:7.65))
     (PORT B (6.08:6.70:7.65) (5.92:6.54:7.50))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.13:6.75:7.71) (5.88:6.50:7.46))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.50:4.96:5.66) (4.42:4.88:5.60))
     (PORT EN (5.54:6.10:6.97) (5.55:6.13:7.04))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/dummy_1_sqmuxa_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.21:10.15:11.59) (9.11:10.06:11.54))
     (PORT B (7.33:8.08:9.22) (7.20:7.95:9.13))
     (PORT C (3.28:3.61:4.13) (3.20:3.53:4.05))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_2_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.76:5.24:5.99) (4.79:5.28:6.06))
     (PORT ALn (9.87:10.88:12.42) (9.78:10.80:12.39))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MSS_010_IP")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/INST_MSS_010_IP\\)
 (DELAY
  (ABSOLUTE
     (PORT CAN_RXBUS_F2H_SCP (1.77:1.95:2.23) (1.92:2.13:2.44))
     (PORT CAN_TX_EBL_F2H_SCP (1.83:2.02:2.30) (2.01:2.22:2.55))
     (PORT CAN_TXBUS_F2H_SCP (1.79:1.97:2.26) (1.94:2.14:2.46))
     (PORT COLF (1.77:1.95:2.22) (1.92:2.12:2.43))
     (PORT CRSF (1.78:1.96:2.24) (1.94:2.14:2.45))
     (PORT F2_DMAREADY[1] (1.82:2.01:2.30) (2.01:2.21:2.54))
     (PORT F2_DMAREADY[0] (1.83:2.02:2.31) (2.01:2.22:2.55))
     (PORT F2H_INTERRUPT[15] (1.89:2.08:2.37) (2.02:2.23:2.56))
     (PORT F2H_INTERRUPT[14] (1.86:2.05:2.35) (2.01:2.22:2.54))
     (PORT F2H_INTERRUPT[13] (1.89:2.08:2.38) (2.07:2.28:2.62))
     (PORT F2H_INTERRUPT[12] (1.87:2.07:2.36) (2.06:2.27:2.60))
     (PORT F2H_INTERRUPT[11] (1.89:2.08:2.38) (2.07:2.29:2.62))
     (PORT F2H_INTERRUPT[10] (1.97:2.17:2.47) (2.14:2.36:2.71))
     (PORT F2H_INTERRUPT[9] (1.92:2.12:2.42) (2.10:2.32:2.66))
     (PORT F2H_INTERRUPT[8] (1.86:2.05:2.35) (2.05:2.26:2.59))
     (PORT F2H_INTERRUPT[7] (1.91:2.11:2.41) (2.09:2.31:2.65))
     (PORT F2H_INTERRUPT[6] (1.91:2.10:2.40) (2.08:2.30:2.64))
     (PORT F2H_INTERRUPT[5] (1.85:2.04:2.33) (2.03:2.25:2.58))
     (PORT F2H_INTERRUPT[4] (1.84:2.03:2.32) (1.99:2.19:2.52))
     (PORT F2H_INTERRUPT[3] (1.85:2.04:2.33) (1.99:2.20:2.53))
     (PORT F2H_INTERRUPT[2] (1.85:2.03:2.32) (1.99:2.19:2.52))
     (PORT F2H_INTERRUPT[1] (1.80:1.99:2.27) (1.95:2.16:2.47))
     (PORT F2H_INTERRUPT[0] (1.81:1.99:2.27) (1.95:2.16:2.48))
     (PORT F2HCALIB (1.73:1.91:2.18) (1.89:2.09:2.40))
     (PORT F_DMAREADY[1] (1.84:2.02:2.31) (2.02:2.23:2.56))
     (PORT F_DMAREADY[0] (1.90:2.09:2.39) (2.07:2.28:2.62))
     (PORT F_FM0_ADDR[31] (2.08:2.29:2.62) (2.23:2.46:2.83))
     (PORT F_FM0_ADDR[30] (2.10:2.32:2.64) (2.25:2.48:2.85))
     (PORT F_FM0_ADDR[29] (2.14:2.36:2.69) (2.28:2.52:2.89))
     (PORT F_FM0_ADDR[28] (2.04:2.24:2.56) (2.14:2.36:2.71))
     (PORT F_FM0_ADDR[27] (1.59:1.75:2.00) (1.76:1.94:2.23))
     (PORT F_FM0_ADDR[26] (2.09:2.30:2.63) (2.18:2.40:2.76))
     (PORT F_FM0_ADDR[25] (2.02:2.23:2.54) (2.12:2.34:2.69))
     (PORT F_FM0_ADDR[24] (2.04:2.25:2.56) (2.13:2.35:2.70))
     (PORT F_FM0_ADDR[23] (2.05:2.26:2.59) (2.15:2.37:2.72))
     (PORT F_FM0_ADDR[22] (1.65:1.82:2.07) (1.81:2.00:2.30))
     (PORT F_FM0_ADDR[21] (2.05:2.25:2.57) (2.14:2.37:2.72))
     (PORT F_FM0_ADDR[20] (1.58:1.74:1.99) (1.75:1.93:2.22))
     (PORT F_FM0_ADDR[19] (2.09:2.31:2.64) (2.18:2.41:2.76))
     (PORT F_FM0_ADDR[18] (2.37:2.61:2.98) (2.49:2.75:3.16))
     (PORT F_FM0_ADDR[17] (2.22:2.44:2.79) (2.36:2.61:2.99))
     (PORT F_FM0_ADDR[16] (2.27:2.50:2.86) (2.41:2.66:3.06))
     (PORT F_FM0_ADDR[15] (2.27:2.50:2.85) (2.41:2.66:3.05))
     (PORT F_FM0_ADDR[14] (2.14:2.35:2.69) (2.29:2.53:2.90))
     (PORT F_FM0_ADDR[13] (2.13:2.35:2.68) (2.29:2.52:2.90))
     (PORT F_FM0_ADDR[12] (2.13:2.34:2.67) (2.28:2.52:2.89))
     (PORT F_FM0_ADDR[11] (2.26:2.49:2.84) (2.40:2.65:3.04))
     (PORT F_FM0_ADDR[10] (2.16:2.38:2.72) (2.32:2.56:2.94))
     (PORT F_FM0_ADDR[9] (2.30:2.53:2.89) (2.37:2.62:3.00))
     (PORT F_FM0_ADDR[8] (2.07:2.29:2.61) (2.19:2.42:2.77))
     (PORT F_FM0_ADDR[7] (1.97:2.17:2.48) (2.10:2.32:2.66))
     (PORT F_FM0_ADDR[6] (2.05:2.26:2.58) (2.17:2.39:2.75))
     (PORT F_FM0_ADDR[5] (2.06:2.27:2.59) (2.18:2.40:2.76))
     (PORT F_FM0_ADDR[4] (2.08:2.30:2.62) (2.20:2.43:2.78))
     (PORT F_FM0_ADDR[3] (2.10:2.31:2.64) (2.21:2.44:2.80))
     (PORT F_FM0_ADDR[2] (2.60:2.87:3.27) (2.59:2.86:3.29))
     (PORT F_FM0_ADDR[1] (2.64:2.91:3.32) (2.62:2.89:3.32))
     (PORT F_FM0_ADDR[0] (2.11:2.33:2.66) (2.22:2.45:2.81))
     (PORT F_FM0_ENABLE (2.12:2.33:2.66) (2.26:2.50:2.87))
     (PORT F_FM0_MASTLOCK (2.28:2.51:2.87) (2.42:2.67:3.07))
     (PORT F_FM0_READY (2.14:2.36:2.70) (2.28:2.52:2.89))
     (PORT F_FM0_SEL (2.15:2.37:2.70) (2.29:2.52:2.90))
     (PORT F_FM0_SIZE[1] (2.26:2.49:2.85) (2.40:2.65:3.05))
     (PORT F_FM0_SIZE[0] (2.27:2.50:2.86) (2.41:2.66:3.06))
     (PORT F_FM0_TRANS1 (2.30:2.54:2.90) (2.44:2.69:3.09))
     (PORT F_FM0_WDATA[31] (2.07:2.28:2.60) (2.23:2.46:2.82))
     (PORT F_FM0_WDATA[30] (1.98:2.19:2.50) (2.10:2.32:2.66))
     (PORT F_FM0_WDATA[29] (2.01:2.21:2.52) (2.12:2.34:2.68))
     (PORT F_FM0_WDATA[28] (1.95:2.15:2.46) (2.07:2.29:2.62))
     (PORT F_FM0_WDATA[27] (2.01:2.21:2.52) (2.12:2.34:2.68))
     (PORT F_FM0_WDATA[26] (2.01:2.22:2.53) (2.12:2.34:2.69))
     (PORT F_FM0_WDATA[25] (1.95:2.15:2.46) (2.07:2.29:2.63))
     (PORT F_FM0_WDATA[24] (1.98:2.19:2.50) (2.10:2.32:2.66))
     (PORT F_FM0_WDATA[23] (1.99:2.20:2.51) (2.11:2.33:2.67))
     (PORT F_FM0_WDATA[22] (1.98:2.18:2.49) (2.10:2.31:2.66))
     (PORT F_FM0_WDATA[21] (1.98:2.18:2.49) (2.10:2.32:2.66))
     (PORT F_FM0_WDATA[20] (2.11:2.33:2.66) (2.26:2.50:2.87))
     (PORT F_FM0_WDATA[19] (2.08:2.29:2.62) (2.23:2.46:2.83))
     (PORT F_FM0_WDATA[18] (2.12:2.34:2.67) (2.27:2.50:2.87))
     (PORT F_FM0_WDATA[17] (2.12:2.33:2.67) (2.27:2.50:2.87))
     (PORT F_FM0_WDATA[16] (2.08:2.30:2.62) (2.24:2.47:2.83))
     (PORT F_FM0_WDATA[15] (2.12:2.34:2.67) (2.27:2.51:2.87))
     (PORT F_FM0_WDATA[14] (2.12:2.33:2.67) (2.27:2.50:2.87))
     (PORT F_FM0_WDATA[13] (2.14:2.36:2.69) (2.28:2.52:2.89))
     (PORT F_FM0_WDATA[12] (2.12:2.34:2.67) (2.26:2.50:2.87))
     (PORT F_FM0_WDATA[11] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (PORT F_FM0_WDATA[10] (2.07:2.28:2.61) (2.16:2.38:2.73))
     (PORT F_FM0_WDATA[9] (2.06:2.28:2.60) (2.16:2.38:2.73))
     (PORT F_FM0_WDATA[8] (2.06:2.28:2.60) (2.16:2.38:2.73))
     (PORT F_FM0_WDATA[7] (2.02:2.22:2.54) (2.12:2.34:2.68))
     (PORT F_FM0_WDATA[6] (2.04:2.25:2.57) (2.14:2.36:2.71))
     (PORT F_FM0_WDATA[5] (2.06:2.27:2.60) (2.15:2.38:2.73))
     (PORT F_FM0_WDATA[4] (2.08:2.29:2.62) (2.17:2.40:2.75))
     (PORT F_FM0_WDATA[3] (2.00:2.21:2.52) (2.11:2.33:2.67))
     (PORT F_FM0_WDATA[2] (2.08:2.29:2.62) (2.17:2.40:2.75))
     (PORT F_FM0_WDATA[1] (2.07:2.28:2.61) (2.22:2.46:2.82))
     (PORT F_FM0_WDATA[0] (2.08:2.30:2.62) (2.23:2.47:2.83))
     (PORT F_FM0_WRITE (2.15:2.37:2.70) (2.29:2.52:2.90))
     (PORT F_HM0_RDATA[31] (2.38:2.62:2.99) (2.49:2.75:3.16))
     (PORT F_HM0_RDATA[30] (2.10:2.32:2.65) (2.27:2.50:2.87))
     (PORT F_HM0_RDATA[29] (2.26:2.49:2.84) (2.40:2.65:3.04))
     (PORT F_HM0_RDATA[28] (2.27:2.50:2.85) (2.41:2.66:3.05))
     (PORT F_HM0_RDATA[27] (2.27:2.51:2.86) (2.41:2.67:3.06))
     (PORT F_HM0_RDATA[26] (2.17:2.39:2.73) (2.27:2.51:2.88))
     (PORT F_HM0_RDATA[25] (2.20:2.43:2.77) (2.30:2.53:2.91))
     (PORT F_HM0_RDATA[24] (2.19:2.41:2.76) (2.28:2.52:2.89))
     (PORT F_HM0_RDATA[23] (2.18:2.41:2.75) (2.28:2.52:2.89))
     (PORT F_HM0_RDATA[22] (2.06:2.27:2.59) (2.18:2.40:2.76))
     (PORT F_HM0_RDATA[21] (2.20:2.43:2.77) (2.30:2.53:2.91))
     (PORT F_HM0_RDATA[20] (2.19:2.42:2.76) (2.29:2.53:2.90))
     (PORT F_HM0_RDATA[19] (2.08:2.29:2.62) (2.20:2.42:2.78))
     (PORT F_HM0_RDATA[18] (2.21:2.43:2.78) (2.30:2.54:2.91))
     (PORT F_HM0_RDATA[17] (2.23:2.46:2.81) (2.32:2.56:2.94))
     (PORT F_HM0_RDATA[16] (2.26:2.49:2.84) (2.40:2.65:3.04))
     (PORT F_HM0_RDATA[15] (2.26:2.49:2.84) (2.40:2.65:3.04))
     (PORT F_HM0_RDATA[14] (2.27:2.51:2.86) (2.42:2.67:3.06))
     (PORT F_HM0_RDATA[13] (2.25:2.48:2.84) (2.40:2.65:3.04))
     (PORT F_HM0_RDATA[12] (2.31:2.55:2.91) (2.44:2.70:3.09))
     (PORT F_HM0_RDATA[11] (2.16:2.38:2.72) (2.32:2.56:2.93))
     (PORT F_HM0_RDATA[10] (2.28:2.51:2.86) (2.42:2.67:3.06))
     (PORT F_HM0_RDATA[9] (2.30:2.54:2.90) (2.43:2.69:3.08))
     (PORT F_HM0_RDATA[8] (2.14:2.36:2.70) (2.30:2.54:2.92))
     (PORT F_HM0_RDATA[7] (2.21:2.44:2.78) (2.30:2.54:2.92))
     (PORT F_HM0_RDATA[6] (2.19:2.41:2.75) (2.28:2.52:2.89))
     (PORT F_HM0_RDATA[5] (2.19:2.41:2.75) (2.28:2.52:2.89))
     (PORT F_HM0_RDATA[4] (2.19:2.42:2.76) (2.29:2.53:2.90))
     (PORT F_HM0_RDATA[3] (2.07:2.28:2.61) (2.19:2.42:2.77))
     (PORT F_HM0_RDATA[2] (2.20:2.42:2.77) (2.29:2.53:2.91))
     (PORT F_HM0_RDATA[1] (2.18:2.40:2.74) (2.27:2.50:2.87))
     (PORT F_HM0_RDATA[0] (2.14:2.36:2.70) (2.25:2.48:2.85))
     (PORT F_HM0_READY (2.44:2.69:3.08) (2.48:2.74:3.14))
     (PORT F_HM0_RESP (2.23:2.46:2.81) (2.32:2.56:2.94))
     (PORT FAB_AVALID (1.85:2.04:2.33) (1.99:2.20:2.53))
     (PORT FAB_HOSTDISCON (1.82:2.01:2.29) (1.97:2.17:2.49))
     (PORT FAB_IDDIG (1.82:2.01:2.29) (1.97:2.17:2.49))
     (PORT FAB_LINESTATE[1] (1.78:1.96:2.24) (1.97:2.18:2.50))
     (PORT FAB_LINESTATE[0] (1.92:2.12:2.42) (2.10:2.32:2.66))
     (PORT FAB_M3_RESET_N (2.02:2.22:2.54) (2.18:2.41:2.76))
     (PORT FAB_PLL_LOCK (1.95:2.15:2.45) (2.08:2.29:2.63))
     (PORT FAB_RXACTIVE (1.74:1.92:2.20) (1.90:2.10:2.41))
     (PORT FAB_RXERROR (1.79:1.97:2.25) (1.97:2.18:2.50))
     (PORT FAB_RXVALID (1.77:1.95:2.23) (1.96:2.17:2.48))
     (PORT FAB_RXVALIDH (1.63:1.80:2.05) (1.80:1.99:2.28))
     (PORT FAB_SESSEND (1.84:2.03:2.31) (1.98:2.19:2.51))
     (PORT FAB_TXREADY (1.73:1.91:2.18) (1.92:2.12:2.43))
     (PORT FAB_VBUSVALID (1.83:2.02:2.30) (1.98:2.18:2.50))
     (PORT FAB_VSTATUS[7] (1.76:1.94:2.21) (1.95:2.15:2.46))
     (PORT FAB_VSTATUS[6] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT FAB_VSTATUS[5] (1.79:1.97:2.26) (1.98:2.19:2.51))
     (PORT FAB_VSTATUS[4] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT FAB_VSTATUS[3] (1.81:1.99:2.28) (2.00:2.20:2.53))
     (PORT FAB_VSTATUS[2] (1.83:2.01:2.30) (2.01:2.22:2.55))
     (PORT FAB_VSTATUS[1] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT FAB_VSTATUS[0] (1.81:1.99:2.28) (2.00:2.20:2.53))
     (PORT FAB_XDATAIN[7] (1.77:1.95:2.23) (1.92:2.12:2.44))
     (PORT FAB_XDATAIN[6] (1.76:1.94:2.21) (1.91:2.11:2.42))
     (PORT FAB_XDATAIN[5] (1.72:1.90:2.17) (1.88:2.07:2.38))
     (PORT FAB_XDATAIN[4] (1.74:1.92:2.19) (1.90:2.10:2.40))
     (PORT FAB_XDATAIN[3] (1.76:1.94:2.21) (1.91:2.11:2.42))
     (PORT FAB_XDATAIN[2] (1.77:1.95:2.22) (1.92:2.12:2.43))
     (PORT FAB_XDATAIN[1] (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT FAB_XDATAIN[0] (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT GTX_CLKPF (1.77:1.95:2.23) (1.93:2.13:2.44))
     (PORT I2C0_BCLK (1.69:1.86:2.12) (1.85:2.05:2.35))
     (PORT I2C0_SCL_F2H_SCP (1.87:2.06:2.35) (2.05:2.27:2.60))
     (PORT I2C0_SDA_F2H_SCP (1.81:2.00:2.28) (1.96:2.17:2.49))
     (PORT I2C1_BCLK (1.63:1.80:2.06) (1.80:1.99:2.28))
     (PORT I2C1_SCL_F2H_SCP (1.75:1.93:2.20) (1.91:2.10:2.41))
     (PORT I2C1_SDA_F2H_SCP (1.79:1.97:2.25) (1.94:2.14:2.46))
     (PORT MDIF (1.68:1.85:2.11) (1.84:2.04:2.34))
     (PORT MGPIO0A_F2H_GPIN (1.83:2.02:2.30) (1.98:2.18:2.50))
     (PORT MGPIO10A_F2H_GPIN (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT MGPIO11A_F2H_GPIN (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT MGPIO11B_F2H_GPIN (1.80:1.98:2.26) (1.98:2.19:2.51))
     (PORT MGPIO12A_F2H_GPIN (1.75:1.93:2.21) (1.91:2.11:2.42))
     (PORT MGPIO13A_F2H_GPIN (1.76:1.94:2.21) (1.91:2.11:2.43))
     (PORT MGPIO14A_F2H_GPIN (1.82:2.00:2.29) (2.01:2.21:2.54))
     (PORT MGPIO15A_F2H_GPIN (1.86:2.05:2.34) (2.04:2.25:2.59))
     (PORT MGPIO16A_F2H_GPIN (1.87:2.06:2.35) (2.05:2.27:2.60))
     (PORT MGPIO17B_F2H_GPIN (1.81:2.00:2.28) (2.00:2.21:2.53))
     (PORT MGPIO18B_F2H_GPIN (1.81:2.00:2.28) (2.00:2.21:2.53))
     (PORT MGPIO19B_F2H_GPIN (1.80:1.99:2.27) (1.99:2.20:2.52))
     (PORT MGPIO1A_F2H_GPIN (1.78:1.96:2.24) (1.93:2.13:2.45))
     (PORT MGPIO20B_F2H_GPIN (1.81:1.99:2.28) (2.00:2.20:2.53))
     (PORT MGPIO21B_F2H_GPIN (1.80:1.99:2.27) (1.99:2.20:2.52))
     (PORT MGPIO22B_F2H_GPIN (1.79:1.97:2.25) (1.94:2.15:2.46))
     (PORT MGPIO24B_F2H_GPIN (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT MGPIO25B_F2H_GPIN (1.75:1.92:2.20) (1.90:2.10:2.41))
     (PORT MGPIO26B_F2H_GPIN (1.73:1.90:2.17) (1.89:2.08:2.39))
     (PORT MGPIO27B_F2H_GPIN (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT MGPIO28B_F2H_GPIN (1.77:1.95:2.22) (1.92:2.12:2.43))
     (PORT MGPIO29B_F2H_GPIN (1.80:1.99:2.27) (1.96:2.16:2.48))
     (PORT MGPIO2A_F2H_GPIN (1.79:1.97:2.25) (1.94:2.14:2.45))
     (PORT MGPIO30B_F2H_GPIN (1.85:2.04:2.33) (2.00:2.20:2.53))
     (PORT MGPIO31B_F2H_GPIN (1.84:2.03:2.32) (2.03:2.24:2.57))
     (PORT MGPIO3A_F2H_GPIN (1.81:2.00:2.28) (1.96:2.17:2.48))
     (PORT MGPIO4A_F2H_GPIN (1.96:2.16:2.47) (2.14:2.36:2.71))
     (PORT MGPIO5A_F2H_GPIN (1.85:2.04:2.33) (2.04:2.25:2.58))
     (PORT MGPIO6A_F2H_GPIN (1.97:2.17:2.48) (2.14:2.36:2.71))
     (PORT MGPIO7A_F2H_GPIN (1.84:2.03:2.32) (2.02:2.24:2.56))
     (PORT MGPIO8A_F2H_GPIN (1.83:2.02:2.30) (2.02:2.23:2.55))
     (PORT MGPIO9A_F2H_GPIN (1.70:1.88:2.14) (1.87:2.06:2.37))
     (PORT MMUART0_CTS_F2H_SCP (1.80:1.98:2.27) (1.99:2.20:2.52))
     (PORT MMUART0_DCD_F2H_SCP (1.77:1.95:2.23) (1.92:2.12:2.44))
     (PORT MMUART0_DSR_F2H_SCP (1.74:1.92:2.19) (1.93:2.13:2.45))
     (PORT MMUART0_DTR_F2H_SCP (1.82:2.01:2.29) (2.01:2.22:2.55))
     (PORT MMUART0_RI_F2H_SCP (1.83:2.01:2.30) (2.01:2.22:2.55))
     (PORT MMUART0_RTS_F2H_SCP (1.83:2.02:2.30) (2.02:2.23:2.55))
     (PORT MMUART0_RXD_F2H_SCP (1.77:1.95:2.23) (1.93:2.13:2.44))
     (PORT MMUART0_SCK_F2H_SCP (1.84:2.03:2.31) (1.99:2.19:2.52))
     (PORT MMUART0_TXD_F2H_SCP (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT MMUART1_CTS_F2H_SCP (1.80:1.98:2.26) (1.95:2.15:2.47))
     (PORT MMUART1_DCD_F2H_SCP (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT MMUART1_DSR_F2H_SCP (1.77:1.95:2.23) (1.92:2.12:2.44))
     (PORT MMUART1_RI_F2H_SCP (1.78:1.96:2.24) (1.93:2.14:2.45))
     (PORT MMUART1_RTS_F2H_SCP (1.80:1.98:2.26) (1.99:2.19:2.52))
     (PORT MMUART1_RXD_F2H_SCP (1.75:1.93:2.20) (1.91:2.10:2.41))
     (PORT MMUART1_SCK_F2H_SCP (1.77:1.95:2.23) (1.92:2.13:2.44))
     (PORT MMUART1_TXD_F2H_SCP (1.76:1.94:2.22) (1.92:2.12:2.43))
     (PORT PER2_FABRIC_PRDATA[31] (1.68:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[30] (1.69:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[29] (1.66:1.83:2.09) (1.82:2.01:2.31))
     (PORT PER2_FABRIC_PRDATA[28] (1.68:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[27] (1.68:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[26] (1.69:1.86:2.12) (1.85:2.04:2.34))
     (PORT PER2_FABRIC_PRDATA[25] (1.69:1.86:2.13) (1.86:2.05:2.35))
     (PORT PER2_FABRIC_PRDATA[24] (1.76:1.94:2.21) (1.95:2.15:2.47))
     (PORT PER2_FABRIC_PRDATA[23] (1.79:1.97:2.25) (1.98:2.18:2.50))
     (PORT PER2_FABRIC_PRDATA[22] (1.80:1.99:2.27) (1.99:2.20:2.52))
     (PORT PER2_FABRIC_PRDATA[21] (1.81:2.00:2.28) (2.00:2.21:2.53))
     (PORT PER2_FABRIC_PRDATA[20] (1.73:1.91:2.18) (1.92:2.12:2.44))
     (PORT PER2_FABRIC_PRDATA[19] (2.00:2.20:2.51) (2.16:2.39:2.74))
     (PORT PER2_FABRIC_PRDATA[18] (2.01:2.21:2.53) (2.18:2.40:2.76))
     (PORT PER2_FABRIC_PRDATA[17] (1.79:1.97:2.25) (1.98:2.18:2.51))
     (PORT PER2_FABRIC_PRDATA[16] (1.78:1.96:2.24) (1.97:2.17:2.49))
     (PORT PER2_FABRIC_PRDATA[15] (1.96:2.16:2.47) (2.08:2.30:2.64))
     (PORT PER2_FABRIC_PRDATA[14] (1.89:2.09:2.38) (2.03:2.24:2.57))
     (PORT PER2_FABRIC_PRDATA[13] (1.95:2.15:2.46) (2.08:2.29:2.63))
     (PORT PER2_FABRIC_PRDATA[12] (1.92:2.12:2.42) (2.05:2.26:2.60))
     (PORT PER2_FABRIC_PRDATA[11] (1.91:2.10:2.40) (2.04:2.25:2.58))
     (PORT PER2_FABRIC_PRDATA[10] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT PER2_FABRIC_PRDATA[9] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT PER2_FABRIC_PRDATA[8] (1.90:2.10:2.40) (2.04:2.25:2.58))
     (PORT PER2_FABRIC_PRDATA[7] (1.86:2.04:2.34) (1.99:2.20:2.53))
     (PORT PER2_FABRIC_PRDATA[6] (1.97:2.17:2.48) (2.09:2.31:2.65))
     (PORT PER2_FABRIC_PRDATA[5] (1.84:2.02:2.31) (2.02:2.23:2.56))
     (PORT PER2_FABRIC_PRDATA[4] (1.76:1.94:2.22) (1.95:2.15:2.47))
     (PORT PER2_FABRIC_PRDATA[3] (1.84:2.03:2.32) (2.03:2.24:2.57))
     (PORT PER2_FABRIC_PRDATA[2] (1.81:2.00:2.28) (2.00:2.21:2.53))
     (PORT PER2_FABRIC_PRDATA[1] (1.86:2.05:2.34) (2.04:2.26:2.59))
     (PORT PER2_FABRIC_PRDATA[0] (1.84:2.03:2.32) (2.02:2.24:2.56))
     (PORT PER2_FABRIC_PREADY (1.83:2.02:2.30) (2.01:2.22:2.55))
     (PORT PER2_FABRIC_PSLVERR (1.85:2.04:2.33) (2.04:2.25:2.58))
     (PORT RCGF[9] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT RCGF[8] (1.82:2.00:2.29) (2.00:2.21:2.54))
     (PORT RCGF[7] (1.79:1.97:2.25) (1.97:2.18:2.50))
     (PORT RCGF[6] (1.77:1.95:2.23) (1.96:2.16:2.48))
     (PORT RCGF[5] (1.73:1.91:2.18) (1.89:2.09:2.40))
     (PORT RCGF[4] (1.73:1.90:2.17) (1.89:2.08:2.39))
     (PORT RCGF[3] (1.70:1.87:2.13) (1.86:2.05:2.35))
     (PORT RCGF[2] (1.74:1.92:2.19) (1.90:2.10:2.40))
     (PORT RCGF[1] (1.75:1.93:2.20) (1.91:2.10:2.41))
     (PORT RCGF[0] (1.70:1.87:2.13) (1.86:2.05:2.35))
     (PORT RX_CLKPF (1.69:1.86:2.13) (1.85:2.04:2.34))
     (PORT RX_DVF (1.79:1.97:2.25) (1.94:2.14:2.45))
     (PORT RX_ERRF (1.84:2.03:2.32) (2.03:2.24:2.57))
     (PORT RX_EV (1.87:2.06:2.36) (2.01:2.22:2.55))
     (PORT RXDF[7] (1.88:2.07:2.37) (2.06:2.27:2.61))
     (PORT RXDF[6] (1.91:2.10:2.40) (2.08:2.30:2.64))
     (PORT RXDF[5] (1.89:2.08:2.38) (2.07:2.28:2.62))
     (PORT RXDF[4] (1.85:2.04:2.33) (2.03:2.24:2.57))
     (PORT RXDF[3] (1.86:2.05:2.34) (2.04:2.26:2.59))
     (PORT RXDF[2] (1.89:2.08:2.37) (2.07:2.28:2.62))
     (PORT RXDF[1] (1.88:2.07:2.37) (2.06:2.28:2.61))
     (PORT RXDF[0] (1.83:2.02:2.31) (2.02:2.23:2.55))
     (PORT SLEEPHOLDREQ (1.83:2.02:2.30) (1.98:2.18:2.50))
     (PORT SMBALERT_NI0 (1.69:1.86:2.13) (1.85:2.04:2.35))
     (PORT SMBALERT_NI1 (1.95:2.15:2.46) (2.07:2.29:2.63))
     (PORT SMBSUS_NI0 (1.69:1.86:2.12) (1.85:2.04:2.34))
     (PORT SMBSUS_NI1 (1.85:2.04:2.33) (1.99:2.20:2.52))
     (PORT SPI0_CLK_IN (1.78:1.96:2.24) (1.96:2.16:2.48))
     (PORT SPI0_SDI_F2H_SCP (1.74:1.92:2.19) (1.93:2.13:2.45))
     (PORT SPI0_SDO_F2H_SCP (1.85:2.04:2.33) (2.04:2.25:2.58))
     (PORT SPI0_SS0_F2H_SCP (1.69:1.86:2.12) (1.88:2.07:2.38))
     (PORT SPI0_SS1_F2H_SCP (2.21:2.44:2.78) (2.35:2.59:2.98))
     (PORT SPI0_SS2_F2H_SCP (1.74:1.92:2.19) (1.90:2.10:2.40))
     (PORT SPI0_SS3_F2H_SCP (1.72:1.89:2.16) (1.88:2.07:2.38))
     (PORT SPI1_CLK_IN (1.82:2.00:2.29) (2.00:2.21:2.53))
     (PORT SPI1_SDI_F2H_SCP (1.77:1.95:2.23) (1.93:2.13:2.44))
     (PORT SPI1_SDO_F2H_SCP (1.72:1.89:2.16) (1.88:2.07:2.38))
     (PORT SPI1_SS0_F2H_SCP (1.77:1.95:2.22) (1.92:2.12:2.43))
     (PORT SPI1_SS1_F2H_SCP (1.87:2.07:2.36) (2.06:2.27:2.61))
     (PORT SPI1_SS2_F2H_SCP (1.83:2.01:2.30) (2.01:2.22:2.55))
     (PORT SPI1_SS3_F2H_SCP (1.86:2.05:2.34) (2.04:2.26:2.59))
     (PORT TX_CLKPF (1.67:1.84:2.10) (1.83:2.02:2.31))
     (PORT USER_MSS_GPIO_RESET_N (2.01:2.22:2.53) (2.18:2.41:2.76))
     (PORT USER_MSS_RESET_N (2.06:2.27:2.60) (2.22:2.45:2.81))
     (PORT XCLK_FAB (1.93:2.13:2.43) (2.11:2.33:2.67))
     (PORT CLK_BASE (2.02:2.23:2.54) (2.18:2.41:2.77))
     (PORT CLK_MDDR_APB (1.88:2.07:2.36) (2.05:2.27:2.60))
     (PORT F_ARADDR_HADDR1[31] (1.97:2.17:2.48) (2.08:2.30:2.64))
     (PORT F_ARADDR_HADDR1[30] (1.97:2.17:2.48) (2.09:2.30:2.64))
     (PORT F_ARADDR_HADDR1[29] (1.99:2.19:2.50) (2.09:2.31:2.64))
     (PORT F_ARADDR_HADDR1[28] (2.08:2.30:2.62) (2.17:2.39:2.75))
     (PORT F_ARADDR_HADDR1[27] (1.57:1.73:1.97) (1.74:1.92:2.20))
     (PORT F_ARADDR_HADDR1[26] (1.88:2.07:2.37) (2.01:2.22:2.55))
     (PORT F_ARADDR_HADDR1[25] (1.84:2.03:2.32) (1.97:2.18:2.50))
     (PORT F_ARADDR_HADDR1[24] (1.83:2.01:2.30) (1.96:2.16:2.48))
     (PORT F_ARADDR_HADDR1[23] (2.07:2.28:2.60) (2.22:2.46:2.82))
     (PORT F_ARADDR_HADDR1[22] (1.94:2.13:2.44) (2.11:2.33:2.67))
     (PORT F_ARADDR_HADDR1[21] (1.97:2.17:2.48) (2.14:2.36:2.71))
     (PORT F_ARADDR_HADDR1[20] (2.01:2.22:2.53) (2.18:2.40:2.76))
     (PORT F_ARADDR_HADDR1[19] (1.59:1.75:2.00) (1.79:1.97:2.26))
     (PORT F_ARADDR_HADDR1[18] (1.99:2.19:2.50) (2.16:2.38:2.73))
     (PORT F_ARADDR_HADDR1[17] (1.99:2.20:2.51) (2.16:2.38:2.73))
     (PORT F_ARADDR_HADDR1[16] (2.06:2.27:2.59) (2.21:2.45:2.81))
     (PORT F_ARADDR_HADDR1[15] (2.01:2.21:2.53) (2.17:2.40:2.75))
     (PORT F_ARADDR_HADDR1[14] (2.04:2.25:2.57) (2.20:2.43:2.79))
     (PORT F_ARADDR_HADDR1[13] (1.90:2.09:2.39) (2.06:2.28:2.61))
     (PORT F_ARADDR_HADDR1[12] (1.70:1.88:2.15) (1.88:2.07:2.38))
     (PORT F_ARADDR_HADDR1[11] (1.95:2.15:2.46) (2.08:2.29:2.63))
     (PORT F_ARADDR_HADDR1[10] (1.93:2.12:2.42) (2.05:2.27:2.60))
     (PORT F_ARADDR_HADDR1[9] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT F_ARADDR_HADDR1[8] (1.84:2.03:2.32) (1.97:2.18:2.50))
     (PORT F_ARADDR_HADDR1[7] (1.75:1.93:2.20) (1.90:2.10:2.41))
     (PORT F_ARADDR_HADDR1[6] (1.92:2.11:2.41) (2.04:2.26:2.59))
     (PORT F_ARADDR_HADDR1[5] (1.95:2.15:2.45) (2.07:2.28:2.62))
     (PORT F_ARADDR_HADDR1[4] (1.88:2.07:2.36) (2.01:2.22:2.55))
     (PORT F_ARADDR_HADDR1[3] (2.15:2.37:2.71) (2.22:2.45:2.81))
     (PORT F_ARADDR_HADDR1[2] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT F_ARADDR_HADDR1[1] (1.90:2.10:2.39) (2.03:2.24:2.57))
     (PORT F_ARADDR_HADDR1[0] (1.82:2.01:2.29) (1.97:2.17:2.49))
     (PORT F_ARBURST_HTRANS1[1] (1.64:1.81:2.07) (1.83:2.02:2.32))
     (PORT F_ARBURST_HTRANS1[0] (2.00:2.21:2.52) (2.17:2.39:2.75))
     (PORT F_ARID_HSEL1[3] (2.19:2.41:2.75) (2.32:2.56:2.93))
     (PORT F_ARID_HSEL1[2] (1.67:1.84:2.10) (1.86:2.05:2.36))
     (PORT F_ARID_HSEL1[1] (2.14:2.36:2.69) (2.28:2.52:2.89))
     (PORT F_ARID_HSEL1[0] (2.11:2.32:2.65) (2.25:2.48:2.85))
     (PORT F_ARLEN_HBURST1[3] (1.90:2.09:2.39) (2.03:2.24:2.57))
     (PORT F_ARLEN_HBURST1[2] (1.89:2.08:2.38) (2.02:2.23:2.56))
     (PORT F_ARLEN_HBURST1[1] (1.91:2.10:2.40) (2.03:2.24:2.57))
     (PORT F_ARLEN_HBURST1[0] (1.89:2.08:2.38) (2.02:2.23:2.56))
     (PORT F_ARLOCK_HMASTLOCK1[1] (1.62:1.79:2.04) (1.81:2.00:2.30))
     (PORT F_ARLOCK_HMASTLOCK1[0] (2.09:2.31:2.64) (2.24:2.47:2.84))
     (PORT F_ARSIZE_HSIZE1[1] (2.15:2.37:2.71) (2.29:2.53:2.91))
     (PORT F_ARSIZE_HSIZE1[0] (2.12:2.34:2.67) (2.27:2.51:2.88))
     (PORT F_ARVALID_HWRITE1 (2.11:2.33:2.66) (2.26:2.49:2.86))
     (PORT F_AWADDR_HADDR0[31] (1.60:1.76:2.01) (1.77:1.95:2.24))
     (PORT F_AWADDR_HADDR0[30] (1.61:1.78:2.03) (1.78:1.96:2.25))
     (PORT F_AWADDR_HADDR0[29] (1.78:1.96:2.24) (1.93:2.13:2.44))
     (PORT F_AWADDR_HADDR0[28] (1.90:2.09:2.39) (2.02:2.22:2.55))
     (PORT F_AWADDR_HADDR0[27] (1.60:1.76:2.01) (1.77:1.96:2.24))
     (PORT F_AWADDR_HADDR0[26] (1.83:2.02:2.31) (1.96:2.17:2.49))
     (PORT F_AWADDR_HADDR0[25] (1.82:2.01:2.29) (1.95:2.16:2.47))
     (PORT F_AWADDR_HADDR0[24] (1.94:2.14:2.45) (2.06:2.27:2.60))
     (PORT F_AWADDR_HADDR0[23] (1.84:2.03:2.31) (1.98:2.19:2.51))
     (PORT F_AWADDR_HADDR0[22] (1.86:2.05:2.34) (1.99:2.20:2.52))
     (PORT F_AWADDR_HADDR0[21] (1.97:2.17:2.48) (2.13:2.36:2.70))
     (PORT F_AWADDR_HADDR0[20] (1.99:2.19:2.50) (2.15:2.38:2.73))
     (PORT F_AWADDR_HADDR0[19] (1.95:2.15:2.46) (2.11:2.33:2.68))
     (PORT F_AWADDR_HADDR0[18] (2.10:2.31:2.64) (2.24:2.47:2.83))
     (PORT F_AWADDR_HADDR0[17] (1.67:1.84:2.10) (1.86:2.05:2.35))
     (PORT F_AWADDR_HADDR0[16] (1.87:2.06:2.35) (2.05:2.26:2.60))
     (PORT F_AWADDR_HADDR0[15] (2.04:2.25:2.57) (2.19:2.42:2.78))
     (PORT F_AWADDR_HADDR0[14] (1.87:2.06:2.35) (2.05:2.26:2.59))
     (PORT F_AWADDR_HADDR0[13] (1.97:2.17:2.48) (2.13:2.35:2.69))
     (PORT F_AWADDR_HADDR0[12] (1.95:2.15:2.46) (2.11:2.33:2.67))
     (PORT F_AWADDR_HADDR0[11] (1.95:2.15:2.46) (2.11:2.33:2.68))
     (PORT F_AWADDR_HADDR0[10] (1.91:2.11:2.41) (2.08:2.29:2.63))
     (PORT F_AWADDR_HADDR0[9] (1.86:2.04:2.33) (2.02:2.23:2.56))
     (PORT F_AWADDR_HADDR0[8] (1.79:1.97:2.25) (1.98:2.18:2.50))
     (PORT F_AWADDR_HADDR0[7] (1.82:2.00:2.28) (1.95:2.15:2.47))
     (PORT F_AWADDR_HADDR0[6] (1.84:2.03:2.31) (1.97:2.17:2.49))
     (PORT F_AWADDR_HADDR0[5] (1.99:2.19:2.50) (2.09:2.31:2.65))
     (PORT F_AWADDR_HADDR0[4] (1.67:1.84:2.10) (1.82:2.01:2.31))
     (PORT F_AWADDR_HADDR0[3] (2.16:2.38:2.72) (2.22:2.45:2.82))
     (PORT F_AWADDR_HADDR0[2] (2.10:2.31:2.64) (2.17:2.40:2.75))
     (PORT F_AWADDR_HADDR0[1] (1.79:1.98:2.26) (1.93:2.13:2.44))
     (PORT F_AWADDR_HADDR0[0] (1.69:1.86:2.12) (1.83:2.02:2.32))
     (PORT F_AWBURST_HTRANS0[1] (1.66:1.83:2.09) (1.85:2.05:2.35))
     (PORT F_AWBURST_HTRANS0[0] (1.68:1.85:2.12) (1.87:2.07:2.37))
     (PORT F_AWID_HSEL0[3] (1.78:1.96:2.24) (1.93:2.13:2.45))
     (PORT F_AWID_HSEL0[2] (1.67:1.84:2.10) (1.83:2.02:2.32))
     (PORT F_AWID_HSEL0[1] (2.00:2.21:2.52) (2.11:2.33:2.67))
     (PORT F_AWID_HSEL0[0] (2.04:2.25:2.57) (2.15:2.37:2.72))
     (PORT F_AWLEN_HBURST0[3] (1.71:1.88:2.15) (1.90:2.10:2.41))
     (PORT F_AWLEN_HBURST0[2] (1.62:1.79:2.04) (1.82:2.01:2.30))
     (PORT F_AWLEN_HBURST0[1] (2.07:2.28:2.60) (2.22:2.46:2.82))
     (PORT F_AWLEN_HBURST0[0] (1.63:1.80:2.05) (1.83:2.02:2.31))
     (PORT F_AWLOCK_HMASTLOCK0[1] (1.65:1.82:2.07) (1.84:2.03:2.33))
     (PORT F_AWLOCK_HMASTLOCK0[0] (2.18:2.41:2.75) (2.31:2.56:2.93))
     (PORT F_AWSIZE_HSIZE0[1] (2.11:2.32:2.65) (2.18:2.40:2.76))
     (PORT F_AWSIZE_HSIZE0[0] (1.59:1.75:2.00) (1.76:1.94:2.23))
     (PORT F_AWVALID_HWRITE0 (1.76:1.94:2.22) (1.95:2.15:2.47))
     (PORT F_BREADY (1.65:1.82:2.08) (1.87:2.06:2.36))
     (PORT F_RMW_AXI (1.94:2.14:2.44) (2.11:2.33:2.68))
     (PORT F_RREADY (1.63:1.79:2.05) (1.82:2.01:2.31))
     (PORT F_WDATA_HWDATA01[63] (1.58:1.74:1.99) (1.75:1.94:2.22))
     (PORT F_WDATA_HWDATA01[62] (2.11:2.32:2.65) (2.19:2.42:2.77))
     (PORT F_WDATA_HWDATA01[61] (2.16:2.38:2.71) (2.23:2.46:2.83))
     (PORT F_WDATA_HWDATA01[60] (1.60:1.77:2.02) (1.77:1.96:2.24))
     (PORT F_WDATA_HWDATA01[59] (2.02:2.23:2.54) (2.12:2.34:2.68))
     (PORT F_WDATA_HWDATA01[58] (2.07:2.28:2.61) (2.15:2.37:2.72))
     (PORT F_WDATA_HWDATA01[57] (2.04:2.25:2.57) (2.13:2.35:2.70))
     (PORT F_WDATA_HWDATA01[56] (1.93:2.13:2.43) (2.05:2.26:2.60))
     (PORT F_WDATA_HWDATA01[55] (1.62:1.79:2.04) (1.79:1.97:2.27))
     (PORT F_WDATA_HWDATA01[54] (1.78:1.96:2.24) (1.93:2.13:2.44))
     (PORT F_WDATA_HWDATA01[53] (1.64:1.80:2.06) (1.80:1.99:2.29))
     (PORT F_WDATA_HWDATA01[52] (1.83:2.02:2.30) (1.96:2.16:2.48))
     (PORT F_WDATA_HWDATA01[51] (1.90:2.10:2.40) (2.09:2.31:2.65))
     (PORT F_WDATA_HWDATA01[50] (1.90:2.09:2.39) (2.09:2.31:2.65))
     (PORT F_WDATA_HWDATA01[49] (1.83:2.01:2.30) (2.01:2.22:2.55))
     (PORT F_WDATA_HWDATA01[48] (1.64:1.81:2.07) (1.84:2.03:2.33))
     (PORT F_WDATA_HWDATA01[47] (2.11:2.32:2.65) (2.25:2.48:2.85))
     (PORT F_WDATA_HWDATA01[46] (2.20:2.42:2.77) (2.33:2.57:2.95))
     (PORT F_WDATA_HWDATA01[45] (2.03:2.24:2.56) (2.19:2.42:2.78))
     (PORT F_WDATA_HWDATA01[44] (1.65:1.82:2.08) (1.85:2.04:2.34))
     (PORT F_WDATA_HWDATA01[43] (2.10:2.31:2.64) (2.25:2.48:2.85))
     (PORT F_WDATA_HWDATA01[42] (2.13:2.35:2.69) (2.27:2.51:2.88))
     (PORT F_WDATA_HWDATA01[41] (1.66:1.83:2.09) (1.86:2.05:2.35))
     (PORT F_WDATA_HWDATA01[40] (2.04:2.25:2.57) (2.20:2.43:2.79))
     (PORT F_WDATA_HWDATA01[39] (1.67:1.84:2.10) (1.86:2.05:2.35))
     (PORT F_WDATA_HWDATA01[38] (2.13:2.35:2.69) (2.27:2.51:2.88))
     (PORT F_WDATA_HWDATA01[37] (1.79:1.98:2.26) (1.94:2.14:2.46))
     (PORT F_WDATA_HWDATA01[36] (1.59:1.76:2.01) (1.76:1.95:2.23))
     (PORT F_WDATA_HWDATA01[35] (2.07:2.28:2.60) (2.16:2.38:2.73))
     (PORT F_WDATA_HWDATA01[34] (1.59:1.75:2.00) (1.76:1.95:2.23))
     (PORT F_WDATA_HWDATA01[33] (2.12:2.34:2.67) (2.19:2.42:2.78))
     (PORT F_WDATA_HWDATA01[32] (1.97:2.17:2.48) (2.08:2.30:2.64))
     (PORT F_WDATA_HWDATA01[31] (1.99:2.20:2.51) (2.10:2.32:2.66))
     (PORT F_WDATA_HWDATA01[30] (1.60:1.76:2.01) (1.77:1.95:2.24))
     (PORT F_WDATA_HWDATA01[29] (2.08:2.29:2.61) (2.17:2.40:2.75))
     (PORT F_WDATA_HWDATA01[28] (2.01:2.22:2.53) (2.11:2.33:2.68))
     (PORT F_WDATA_HWDATA01[27] (2.04:2.25:2.57) (2.13:2.36:2.70))
     (PORT F_WDATA_HWDATA01[26] (2.04:2.24:2.56) (2.13:2.35:2.70))
     (PORT F_WDATA_HWDATA01[25] (2.15:2.37:2.71) (2.29:2.53:2.91))
     (PORT F_WDATA_HWDATA01[24] (1.67:1.84:2.10) (1.88:2.07:2.38))
     (PORT F_WDATA_HWDATA01[23] (2.18:2.41:2.75) (2.32:2.56:2.94))
     (PORT F_WDATA_HWDATA01[22] (2.07:2.28:2.60) (2.22:2.45:2.81))
     (PORT F_WDATA_HWDATA01[21] (2.06:2.27:2.59) (2.22:2.45:2.81))
     (PORT F_WDATA_HWDATA01[20] (2.08:2.29:2.62) (2.23:2.46:2.83))
     (PORT F_WDATA_HWDATA01[19] (2.14:2.36:2.69) (2.28:2.52:2.89))
     (PORT F_WDATA_HWDATA01[18] (2.11:2.32:2.65) (2.25:2.49:2.85))
     (PORT F_WDATA_HWDATA01[17] (2.08:2.29:2.62) (2.23:2.46:2.83))
     (PORT F_WDATA_HWDATA01[16] (2.14:2.35:2.69) (2.27:2.51:2.88))
     (PORT F_WDATA_HWDATA01[15] (1.66:1.83:2.09) (1.85:2.04:2.34))
     (PORT F_WDATA_HWDATA01[14] (2.13:2.35:2.68) (2.28:2.51:2.88))
     (PORT F_WDATA_HWDATA01[13] (2.11:2.33:2.66) (2.26:2.49:2.86))
     (PORT F_WDATA_HWDATA01[12] (2.10:2.32:2.65) (2.25:2.49:2.85))
     (PORT F_WDATA_HWDATA01[11] (2.04:2.25:2.57) (2.13:2.36:2.70))
     (PORT F_WDATA_HWDATA01[10] (2.05:2.26:2.58) (2.15:2.38:2.73))
     (PORT F_WDATA_HWDATA01[9] (2.08:2.30:2.62) (2.17:2.40:2.76))
     (PORT F_WDATA_HWDATA01[8] (2.02:2.23:2.54) (2.12:2.34:2.68))
     (PORT F_WDATA_HWDATA01[7] (1.61:1.77:2.02) (1.78:1.96:2.25))
     (PORT F_WDATA_HWDATA01[6] (1.59:1.76:2.01) (1.76:1.95:2.24))
     (PORT F_WDATA_HWDATA01[5] (2.07:2.28:2.60) (2.15:2.37:2.72))
     (PORT F_WDATA_HWDATA01[4] (1.58:1.74:1.99) (1.75:1.93:2.22))
     (PORT F_WDATA_HWDATA01[3] (2.04:2.24:2.56) (2.13:2.35:2.70))
     (PORT F_WDATA_HWDATA01[2] (2.07:2.28:2.60) (2.15:2.37:2.72))
     (PORT F_WDATA_HWDATA01[1] (2.05:2.26:2.58) (2.14:2.36:2.71))
     (PORT F_WDATA_HWDATA01[0] (2.08:2.29:2.61) (2.16:2.38:2.74))
     (PORT F_WID_HREADY01[3] (1.78:1.97:2.24) (1.97:2.18:2.50))
     (PORT F_WID_HREADY01[2] (1.72:1.90:2.17) (1.91:2.11:2.42))
     (PORT F_WID_HREADY01[1] (2.06:2.27:2.59) (2.22:2.45:2.81))
     (PORT F_WID_HREADY01[0] (1.89:2.08:2.38) (2.05:2.27:2.60))
     (PORT F_WLAST (1.75:1.93:2.21) (1.94:2.14:2.46))
     (PORT F_WSTRB[7] (1.67:1.84:2.10) (1.86:2.06:2.36))
     (PORT F_WSTRB[6] (2.07:2.28:2.61) (2.23:2.46:2.82))
     (PORT F_WSTRB[5] (2.10:2.31:2.64) (2.24:2.48:2.84))
     (PORT F_WSTRB[4] (1.67:1.84:2.10) (1.86:2.06:2.36))
     (PORT F_WSTRB[3] (1.66:1.83:2.09) (1.86:2.05:2.35))
     (PORT F_WSTRB[2] (1.64:1.80:2.06) (1.83:2.02:2.32))
     (PORT F_WSTRB[1] (1.68:1.85:2.12) (1.87:2.07:2.37))
     (PORT F_WSTRB[0] (1.62:1.79:2.04) (1.82:2.01:2.31))
     (PORT F_WVALID (2.15:2.37:2.71) (2.29:2.53:2.90))
     (PORT FPGA_MDDR_ARESET_N (2.02:2.22:2.54) (2.18:2.41:2.77))
     (PORT MDDR_FABRIC_PADDR[10] (1.71:1.88:2.15) (1.87:2.06:2.37))
     (PORT MDDR_FABRIC_PADDR[9] (1.68:1.85:2.11) (1.84:2.03:2.33))
     (PORT MDDR_FABRIC_PADDR[8] (1.71:1.89:2.16) (1.87:2.07:2.37))
     (PORT MDDR_FABRIC_PADDR[7] (1.71:1.89:2.15) (1.87:2.07:2.37))
     (PORT MDDR_FABRIC_PADDR[6] (1.72:1.90:2.17) (1.88:2.08:2.38))
     (PORT MDDR_FABRIC_PADDR[5] (1.72:1.89:2.16) (1.87:2.07:2.38))
     (PORT MDDR_FABRIC_PADDR[4] (1.75:1.93:2.20) (1.90:2.10:2.41))
     (PORT MDDR_FABRIC_PADDR[3] (1.74:1.92:2.19) (1.90:2.09:2.40))
     (PORT MDDR_FABRIC_PADDR[2] (1.74:1.92:2.19) (1.90:2.10:2.41))
     (PORT MDDR_FABRIC_PENABLE (1.96:2.16:2.47) (2.14:2.36:2.71))
     (PORT MDDR_FABRIC_PSEL (1.89:2.08:2.37) (2.06:2.28:2.61))
     (PORT MDDR_FABRIC_PWDATA[15] (1.92:2.12:2.42) (2.11:2.33:2.67))
     (PORT MDDR_FABRIC_PWDATA[14] (1.78:1.96:2.24) (1.97:2.17:2.49))
     (PORT MDDR_FABRIC_PWDATA[13] (1.79:1.97:2.25) (1.98:2.18:2.50))
     (PORT MDDR_FABRIC_PWDATA[12] (1.75:1.93:2.21) (1.94:2.15:2.46))
     (PORT MDDR_FABRIC_PWDATA[11] (1.77:1.95:2.23) (1.96:2.16:2.48))
     (PORT MDDR_FABRIC_PWDATA[10] (1.80:1.98:2.26) (1.99:2.19:2.52))
     (PORT MDDR_FABRIC_PWDATA[9] (1.79:1.97:2.25) (1.98:2.18:2.50))
     (PORT MDDR_FABRIC_PWDATA[8] (1.78:1.96:2.24) (1.97:2.17:2.49))
     (PORT MDDR_FABRIC_PWDATA[7] (1.78:1.96:2.24) (1.97:2.17:2.49))
     (PORT MDDR_FABRIC_PWDATA[6] (1.81:1.99:2.28) (1.99:2.20:2.53))
     (PORT MDDR_FABRIC_PWDATA[5] (1.78:1.96:2.24) (1.97:2.17:2.50))
     (PORT MDDR_FABRIC_PWDATA[4] (1.85:2.04:2.33) (2.03:2.24:2.58))
     (PORT MDDR_FABRIC_PWDATA[3] (1.84:2.03:2.31) (2.02:2.23:2.56))
     (PORT MDDR_FABRIC_PWDATA[2] (1.76:1.94:2.21) (1.91:2.11:2.42))
     (PORT MDDR_FABRIC_PWDATA[1] (1.78:1.96:2.23) (1.93:2.13:2.44))
     (PORT MDDR_FABRIC_PWDATA[0] (1.76:1.93:2.21) (1.91:2.11:2.42))
     (PORT MDDR_FABRIC_PWRITE (1.95:2.15:2.45) (2.13:2.35:2.70))
     (PORT PRESET_N (1.87:2.06:2.35) (2.04:2.25:2.58))
     (IOPATH CLK_BASE CAN_RXBUS_MGPIO3A_H2F_B (8.84:9.75:11.13) (8.98:9.91:11.38))
     (IOPATH CLK_BASE CAN_TX_EBL_MGPIO4A_H2F_B (9.24:10.18:11.63) (9.58:10.58:12.14))
     (IOPATH CLK_BASE F_HM0_ADDR[0] (12.68:13.98:15.96) (12.48:13.78:15.81))
     (IOPATH CLK_BASE F_HM0_ADDR[10] (14.85:16.36:18.69) (14.88:16.43:18.85))
     (IOPATH CLK_BASE F_HM0_ADDR[11] (12.17:13.42:15.32) (11.99:13.24:15.19))
     (IOPATH CLK_BASE F_HM0_ADDR[12] (12.82:14.12:16.13) (12.52:13.82:15.85))
     (IOPATH CLK_BASE F_HM0_ADDR[13] (12.58:13.86:15.83) (12.33:13.61:15.62))
     (IOPATH CLK_BASE F_HM0_ADDR[14] (12.62:13.90:15.88) (12.52:13.83:15.87))
     (IOPATH CLK_BASE F_HM0_ADDR[15] (12.04:13.27:15.16) (11.88:13.11:15.04))
     (IOPATH CLK_BASE F_HM0_ADDR[1] (12.18:13.42:15.33) (12.07:13.33:15.29))
     (IOPATH CLK_BASE F_HM0_ADDR[2] (12.02:13.24:15.12) (11.85:13.08:15.01))
     (IOPATH CLK_BASE F_HM0_ADDR[3] (12.01:13.24:15.12) (11.88:13.12:15.05))
     (IOPATH CLK_BASE F_HM0_ADDR[4] (11.88:13.10:14.96) (11.74:12.96:14.87))
     (IOPATH CLK_BASE F_HM0_ADDR[5] (12.43:13.70:15.64) (12.58:13.89:15.93))
     (IOPATH CLK_BASE F_HM0_ADDR[6] (13.37:14.73:16.82) (13.08:14.44:16.57))
     (IOPATH CLK_BASE F_HM0_ADDR[7] (12.15:13.39:15.29) (11.96:13.21:15.15))
     (IOPATH CLK_BASE F_HM0_ADDR[8] (14.95:16.47:18.81) (14.48:15.99:18.34))
     (IOPATH CLK_BASE F_HM0_ADDR[9] (13.28:14.63:16.71) (12.90:14.24:16.34))
     (IOPATH CLK_BASE F_HM0_ENABLE (13.28:14.64:16.72) (12.06:13.32:15.28))
     (IOPATH CLK_BASE F_HM0_SEL (11.03:12.15:13.88) (11.24:12.41:14.24))
     (IOPATH CLK_BASE F_HM0_WDATA[0] (12.47:13.74:15.69) (12.51:13.81:15.84))
     (IOPATH CLK_BASE F_HM0_WDATA[10] (11.26:12.41:14.17) (11.37:12.55:14.40))
     (IOPATH CLK_BASE F_HM0_WDATA[11] (13.09:14.42:16.47) (13.12:14.48:16.62))
     (IOPATH CLK_BASE F_HM0_WDATA[12] (13.11:14.45:16.50) (13.11:14.48:16.61))
     (IOPATH CLK_BASE F_HM0_WDATA[13] (13.28:14.64:16.71) (13.56:14.98:17.18))
     (IOPATH CLK_BASE F_HM0_WDATA[14] (12.63:13.92:15.89) (13.09:14.45:16.58))
     (IOPATH CLK_BASE F_HM0_WDATA[15] (13.42:14.79:16.89) (13.60:15.01:17.23))
     (IOPATH CLK_BASE F_HM0_WDATA[16] (12.19:13.44:15.35) (12.31:13.60:15.60))
     (IOPATH CLK_BASE F_HM0_WDATA[17] (13.99:15.41:17.60) (14.32:15.81:18.14))
     (IOPATH CLK_BASE F_HM0_WDATA[18] (12.52:13.80:15.76) (12.54:13.85:15.89))
     (IOPATH CLK_BASE F_HM0_WDATA[19] (13.55:14.93:17.05) (13.79:15.23:17.47))
     (IOPATH CLK_BASE F_HM0_WDATA[1] (13.27:14.62:16.70) (13.26:14.64:16.79))
     (IOPATH CLK_BASE F_HM0_WDATA[20] (12.72:14.02:16.01) (12.70:14.02:16.08))
     (IOPATH CLK_BASE F_HM0_WDATA[21] (12.36:13.62:15.55) (12.32:13.61:15.61))
     (IOPATH CLK_BASE F_HM0_WDATA[22] (12.36:13.62:15.55) (12.43:13.73:15.75))
     (IOPATH CLK_BASE F_HM0_WDATA[23] (12.42:13.69:15.63) (12.34:13.63:15.64))
     (IOPATH CLK_BASE F_HM0_WDATA[24] (13.14:14.48:16.54) (13.58:14.99:17.20))
     (IOPATH CLK_BASE F_HM0_WDATA[25] (10.02:11.04:12.61) (10.24:11.30:12.97))
     (IOPATH CLK_BASE F_HM0_WDATA[26] (12.59:13.88:15.85) (12.91:14.25:16.35))
     (IOPATH CLK_BASE F_HM0_WDATA[27] (10.17:11.21:12.80) (10.40:11.49:13.18))
     (IOPATH CLK_BASE F_HM0_WDATA[28] (13.09:14.42:16.47) (13.33:14.72:16.89))
     (IOPATH CLK_BASE F_HM0_WDATA[29] (10.60:11.68:13.34) (10.72:11.84:13.59))
     (IOPATH CLK_BASE F_HM0_WDATA[2] (13.37:14.73:16.83) (13.46:14.86:17.05))
     (IOPATH CLK_BASE F_HM0_WDATA[30] (13.28:14.63:16.71) (13.18:14.55:16.70))
     (IOPATH CLK_BASE F_HM0_WDATA[31] (10.06:11.09:12.66) (10.26:11.33:13.00))
     (IOPATH CLK_BASE F_HM0_WDATA[3] (13.70:15.09:17.24) (14.00:15.46:17.74))
     (IOPATH CLK_BASE F_HM0_WDATA[4] (11.94:13.15:15.02) (11.83:13.07:14.99))
     (IOPATH CLK_BASE F_HM0_WDATA[5] (12.65:13.94:15.92) (12.54:13.85:15.89))
     (IOPATH CLK_BASE F_HM0_WDATA[6] (12.35:13.61:15.54) (12.66:13.97:16.03))
     (IOPATH CLK_BASE F_HM0_WDATA[7] (14.44:15.91:18.17) (14.17:15.64:17.95))
     (IOPATH CLK_BASE F_HM0_WDATA[8] (11.82:13.03:14.88) (12.22:13.49:15.48))
     (IOPATH CLK_BASE F_HM0_WDATA[9] (12.59:13.87:15.84) (11.75:12.97:14.88))
     (IOPATH CLK_BASE F_HM0_WRITE (12.60:13.89:15.86) (12.21:14.11:16.18))
     (IOPATH CLK_BASE I2C0_SCL_MGPIO31B_H2F_B (8.74:9.63:11.00) (8.87:9.79:11.24))
     (IOPATH CLK_BASE I2C0_SDA_MGPIO30B_H2F_B (8.81:9.70:11.08) (8.91:9.83:11.28))
     (IOPATH CLK_BASE MMUART0_DCD_MGPIO22B_H2F_B (8.84:9.74:11.13) (9.12:10.06:11.55))
     (IOPATH CLK_BASE MMUART0_DSR_MGPIO20B_H2F_B (9.33:10.28:11.74) (9.52:10.51:12.06))
     (IOPATH CLK_BASE MMUART0_RI_MGPIO21B_H2F_B (9.20:10.14:11.58) (9.40:10.38:11.91))
     (IOPATH CLK_BASE MMUART0_TXD_MGPIO27B_H2F_A (13.07:15.88:18.14) (12.65:14.58:16.73))
  )
 )
 (TIMINGCHECK
     (SETUP (posedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (8.19:9.03:10.31))
     (SETUP (negedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (7.88:8.69:9.92))
     (HOLD (posedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge CAN_RXBUS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (PERIOD (posedge CLK_BASE) (41.74:45.99:52.53))
     (SETUP (posedge F2HCALIB) (posedge CLK_BASE) (1.75:1.93:2.20))
     (SETUP (negedge F2HCALIB) (posedge CLK_BASE) (2.92:3.22:3.68))
     (HOLD (posedge F2HCALIB) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F2HCALIB) (posedge CLK_BASE) (0:0:0))
     (HOLD (posedge F2H_INTERRUPT[0]) (posedge CLK_BASE) (0.97:1.07:1.22))
     (HOLD (negedge F2H_INTERRUPT[0]) (posedge CLK_BASE) (1.76:1.94:2.22))
     (SETUP (posedge F2H_INTERRUPT[0]) (posedge CLK_BASE) (105.20:105.73:106.55))
     (SETUP (negedge F2H_INTERRUPT[0]) (posedge CLK_BASE) (106.64:107.32:108.36))
     (HOLD (posedge F2H_INTERRUPT[10]) (posedge CLK_BASE) (0.76:0.84:0.96))
     (HOLD (negedge F2H_INTERRUPT[10]) (posedge CLK_BASE) (1.44:1.58:1.81))
     (SETUP (posedge F2H_INTERRUPT[10]) (posedge CLK_BASE) (105.75:106.34:107.24))
     (SETUP (negedge F2H_INTERRUPT[10]) (posedge CLK_BASE) (108.09:108.91:110.18))
     (HOLD (posedge F2H_INTERRUPT[11]) (posedge CLK_BASE) (1.16:1.28:1.46))
     (HOLD (negedge F2H_INTERRUPT[11]) (posedge CLK_BASE) (1.35:1.49:1.70))
     (SETUP (posedge F2H_INTERRUPT[11]) (posedge CLK_BASE) (105.56:106.12:106.99))
     (SETUP (negedge F2H_INTERRUPT[11]) (posedge CLK_BASE) (107.92:108.73:109.97))
     (HOLD (posedge F2H_INTERRUPT[12]) (posedge CLK_BASE) (1.24:1.37:1.57))
     (HOLD (negedge F2H_INTERRUPT[12]) (posedge CLK_BASE) (1.96:2.16:2.47))
     (SETUP (posedge F2H_INTERRUPT[12]) (posedge CLK_BASE) (105.40:105.95:106.79))
     (SETUP (negedge F2H_INTERRUPT[12]) (posedge CLK_BASE) (107.27:108.01:109.15))
     (HOLD (posedge F2H_INTERRUPT[13]) (posedge CLK_BASE) (0.71:0.79:0.90))
     (HOLD (negedge F2H_INTERRUPT[13]) (posedge CLK_BASE) (1.61:1.77:2.03))
     (SETUP (posedge F2H_INTERRUPT[13]) (posedge CLK_BASE) (106.01:106.62:107.56))
     (SETUP (negedge F2H_INTERRUPT[13]) (posedge CLK_BASE) (107.72:108.51:109.72))
     (HOLD (posedge F2H_INTERRUPT[14]) (posedge CLK_BASE) (0.57:0.62:0.71))
     (HOLD (negedge F2H_INTERRUPT[14]) (posedge CLK_BASE) (1.21:1.33:1.52))
     (SETUP (posedge F2H_INTERRUPT[14]) (posedge CLK_BASE) (105.85:106.45:107.37))
     (SETUP (negedge F2H_INTERRUPT[14]) (posedge CLK_BASE) (108.38:109.24:110.55))
     (HOLD (posedge F2H_INTERRUPT[15]) (posedge CLK_BASE) (1.15:1.27:1.45))
     (HOLD (negedge F2H_INTERRUPT[15]) (posedge CLK_BASE) (2.00:2.20:2.51))
     (SETUP (posedge F2H_INTERRUPT[15]) (posedge CLK_BASE) (105.45:106.00:106.85))
     (SETUP (negedge F2H_INTERRUPT[15]) (posedge CLK_BASE) (107.68:108.47:109.67))
     (HOLD (posedge F2H_INTERRUPT[1]) (posedge CLK_BASE) (1.03:1.14:1.30))
     (HOLD (negedge F2H_INTERRUPT[1]) (posedge CLK_BASE) (1.82:2.00:2.29))
     (SETUP (posedge F2H_INTERRUPT[1]) (posedge CLK_BASE) (104.94:105.44:106.22))
     (SETUP (negedge F2H_INTERRUPT[1]) (posedge CLK_BASE) (106.37:107.02:108.02))
     (HOLD (posedge F2H_INTERRUPT[2]) (posedge CLK_BASE) (0.58:0.64:0.73))
     (HOLD (negedge F2H_INTERRUPT[2]) (posedge CLK_BASE) (1.03:1.13:1.29))
     (SETUP (posedge F2H_INTERRUPT[2]) (posedge CLK_BASE) (104.43:104.88:105.57))
     (SETUP (negedge F2H_INTERRUPT[2]) (posedge CLK_BASE) (106.11:106.73:107.69))
     (HOLD (posedge F2H_INTERRUPT[3]) (posedge CLK_BASE) (1.02:1.12:1.28))
     (HOLD (negedge F2H_INTERRUPT[3]) (posedge CLK_BASE) (1.69:1.87:2.13))
     (SETUP (posedge F2H_INTERRUPT[3]) (posedge CLK_BASE) (105.20:105.73:106.55))
     (SETUP (negedge F2H_INTERRUPT[3]) (posedge CLK_BASE) (107.03:107.75:108.85))
     (HOLD (posedge F2H_INTERRUPT[4]) (posedge CLK_BASE) (1.19:1.32:1.50))
     (HOLD (negedge F2H_INTERRUPT[4]) (posedge CLK_BASE) (1.94:2.14:2.44))
     (SETUP (posedge F2H_INTERRUPT[4]) (posedge CLK_BASE) (104.60:105.07:105.79))
     (SETUP (negedge F2H_INTERRUPT[4]) (posedge CLK_BASE) (106.20:106.84:107.81))
     (HOLD (posedge F2H_INTERRUPT[5]) (posedge CLK_BASE) (1.13:1.24:1.42))
     (HOLD (negedge F2H_INTERRUPT[5]) (posedge CLK_BASE) (1.76:1.94:2.21))
     (SETUP (posedge F2H_INTERRUPT[5]) (posedge CLK_BASE) (104.94:105.45:106.22))
     (SETUP (negedge F2H_INTERRUPT[5]) (posedge CLK_BASE) (106.82:107.52:108.59))
     (HOLD (posedge F2H_INTERRUPT[6]) (posedge CLK_BASE) (0.84:0.92:1.05))
     (HOLD (negedge F2H_INTERRUPT[6]) (posedge CLK_BASE) (1.72:1.90:2.17))
     (SETUP (posedge F2H_INTERRUPT[6]) (posedge CLK_BASE) (104.82:105.31:106.06))
     (SETUP (negedge F2H_INTERRUPT[6]) (posedge CLK_BASE) (106.45:107.11:108.12))
     (HOLD (posedge F2H_INTERRUPT[7]) (posedge CLK_BASE) (0.98:1.08:1.23))
     (HOLD (negedge F2H_INTERRUPT[7]) (posedge CLK_BASE) (1.77:1.95:2.23))
     (SETUP (posedge F2H_INTERRUPT[7]) (posedge CLK_BASE) (105.11:105.63:106.43))
     (SETUP (negedge F2H_INTERRUPT[7]) (posedge CLK_BASE) (106.76:107.45:108.50))
     (HOLD (posedge F2H_INTERRUPT[8]) (posedge CLK_BASE) (1.02:1.12:1.28))
     (HOLD (negedge F2H_INTERRUPT[8]) (posedge CLK_BASE) (1.79:1.97:2.25))
     (SETUP (posedge F2H_INTERRUPT[8]) (posedge CLK_BASE) (105.04:105.55:106.34))
     (SETUP (negedge F2H_INTERRUPT[8]) (posedge CLK_BASE) (106.59:107.26:108.30))
     (HOLD (posedge F2H_INTERRUPT[9]) (posedge CLK_BASE) (1.20:1.32:1.51))
     (HOLD (negedge F2H_INTERRUPT[9]) (posedge CLK_BASE) (1.68:1.86:2.12))
     (SETUP (posedge F2H_INTERRUPT[9]) (posedge CLK_BASE) (104.60:105.07:105.79))
     (SETUP (negedge F2H_INTERRUPT[9]) (posedge CLK_BASE) (106.14:106.76:107.73))
     (RECOVERY (posedge FPGA_MDDR_ARESET_N) (posedge CLK_BASE) (16.49:18.18:20.76))
     (HOLD (posedge FPGA_MDDR_ARESET_N) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[0]) (posedge CLK_BASE) (7.14:7.87:8.99))
     (SETUP (negedge F_FM0_ADDR[0]) (posedge CLK_BASE) (6.80:7.49:8.56))
     (HOLD (posedge F_FM0_ADDR[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[0]) (posedge CLK_BASE) (0.25:0.27:0.31))
     (SETUP (posedge F_FM0_ADDR[10]) (posedge CLK_BASE) (6.46:7.12:8.14))
     (SETUP (negedge F_FM0_ADDR[10]) (posedge CLK_BASE) (5.79:6.38:7.29))
     (HOLD (posedge F_FM0_ADDR[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[10]) (posedge CLK_BASE) (0.70:0.77:0.88))
     (SETUP (posedge F_FM0_ADDR[11]) (posedge CLK_BASE) (7.34:8.08:9.23))
     (SETUP (negedge F_FM0_ADDR[11]) (posedge CLK_BASE) (6.70:7.38:8.43))
     (HOLD (posedge F_FM0_ADDR[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[11]) (posedge CLK_BASE) (0.01:0.01:0.01))
     (SETUP (posedge F_FM0_ADDR[12]) (posedge CLK_BASE) (7.41:8.17:9.33))
     (SETUP (negedge F_FM0_ADDR[12]) (posedge CLK_BASE) (6.94:7.65:8.74))
     (HOLD (posedge F_FM0_ADDR[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[13]) (posedge CLK_BASE) (9.22:10.16:11.60))
     (SETUP (negedge F_FM0_ADDR[13]) (posedge CLK_BASE) (8.39:9.25:10.56))
     (HOLD (posedge F_FM0_ADDR[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[13]) (posedge CLK_BASE) (0.50:0.55:0.63))
     (SETUP (posedge F_FM0_ADDR[14]) (posedge CLK_BASE) (8.51:9.38:10.71))
     (SETUP (negedge F_FM0_ADDR[14]) (posedge CLK_BASE) (7.69:8.47:9.68))
     (HOLD (posedge F_FM0_ADDR[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[15]) (posedge CLK_BASE) (8.41:9.27:10.59))
     (SETUP (negedge F_FM0_ADDR[15]) (posedge CLK_BASE) (7.59:8.36:9.55))
     (HOLD (posedge F_FM0_ADDR[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[15]) (posedge CLK_BASE) (0.61:0.67:0.77))
     (SETUP (posedge F_FM0_ADDR[16]) (posedge CLK_BASE) (8.24:9.08:10.37))
     (SETUP (negedge F_FM0_ADDR[16]) (posedge CLK_BASE) (7.42:8.17:9.34))
     (HOLD (posedge F_FM0_ADDR[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[17]) (posedge CLK_BASE) (7.68:8.47:9.67))
     (SETUP (negedge F_FM0_ADDR[17]) (posedge CLK_BASE) (7.19:7.93:9.05))
     (HOLD (posedge F_FM0_ADDR[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[18]) (posedge CLK_BASE) (8.22:9.06:10.34))
     (SETUP (negedge F_FM0_ADDR[18]) (posedge CLK_BASE) (7.40:8.15:9.31))
     (HOLD (posedge F_FM0_ADDR[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[18]) (posedge CLK_BASE) (0.24:0.27:0.30))
     (SETUP (posedge F_FM0_ADDR[19]) (posedge CLK_BASE) (4.41:4.86:5.55))
     (SETUP (negedge F_FM0_ADDR[19]) (posedge CLK_BASE) (3.58:3.95:4.51))
     (HOLD (posedge F_FM0_ADDR[19]) (posedge CLK_BASE) (0.04:0.04:0.04))
     (HOLD (negedge F_FM0_ADDR[19]) (posedge CLK_BASE) (0.73:0.81:0.92))
     (SETUP (posedge F_FM0_ADDR[1]) (posedge CLK_BASE) (6.24:6.88:7.85))
     (SETUP (negedge F_FM0_ADDR[1]) (posedge CLK_BASE) (5.42:5.97:6.82))
     (HOLD (posedge F_FM0_ADDR[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[1]) (posedge CLK_BASE) (0.17:0.19:0.22))
     (SETUP (posedge F_FM0_ADDR[20]) (posedge CLK_BASE) (6.86:7.56:8.63))
     (SETUP (negedge F_FM0_ADDR[20]) (posedge CLK_BASE) (6.10:6.73:7.68))
     (HOLD (posedge F_FM0_ADDR[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[20]) (posedge CLK_BASE) (0.43:0.48:0.54))
     (SETUP (posedge F_FM0_ADDR[21]) (posedge CLK_BASE) (4.10:4.52:5.16))
     (SETUP (negedge F_FM0_ADDR[21]) (posedge CLK_BASE) (3.97:4.37:4.99))
     (HOLD (posedge F_FM0_ADDR[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[21]) (posedge CLK_BASE) (0.06:0.06:0.07))
     (SETUP (posedge F_FM0_ADDR[22]) (posedge CLK_BASE) (6.85:7.55:8.62))
     (SETUP (negedge F_FM0_ADDR[22]) (posedge CLK_BASE) (6.68:7.36:8.41))
     (HOLD (posedge F_FM0_ADDR[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[22]) (posedge CLK_BASE) (0.16:0.18:0.20))
     (SETUP (posedge F_FM0_ADDR[23]) (posedge CLK_BASE) (4.44:4.89:5.59))
     (SETUP (negedge F_FM0_ADDR[23]) (posedge CLK_BASE) (3.97:4.37:4.99))
     (HOLD (posedge F_FM0_ADDR[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[24]) (posedge CLK_BASE) (4.61:5.08:5.80))
     (SETUP (negedge F_FM0_ADDR[24]) (posedge CLK_BASE) (4.11:4.53:5.18))
     (HOLD (posedge F_FM0_ADDR[24]) (posedge CLK_BASE) (0.28:0.30:0.35))
     (HOLD (negedge F_FM0_ADDR[24]) (posedge CLK_BASE) (0.94:1.03:1.18))
     (SETUP (posedge F_FM0_ADDR[25]) (posedge CLK_BASE) (5.14:5.66:6.47))
     (SETUP (negedge F_FM0_ADDR[25]) (posedge CLK_BASE) (4.32:4.76:5.43))
     (HOLD (posedge F_FM0_ADDR[25]) (posedge CLK_BASE) (0.07:0.08:0.09))
     (HOLD (negedge F_FM0_ADDR[25]) (posedge CLK_BASE) (0.37:0.40:0.46))
     (SETUP (posedge F_FM0_ADDR[26]) (posedge CLK_BASE) (5.53:6.09:6.96))
     (SETUP (negedge F_FM0_ADDR[26]) (posedge CLK_BASE) (4.71:5.19:5.93))
     (HOLD (posedge F_FM0_ADDR[26]) (posedge CLK_BASE) (0.03:0.04:0.04))
     (HOLD (negedge F_FM0_ADDR[26]) (posedge CLK_BASE) (0.83:0.91:1.04))
     (SETUP (posedge F_FM0_ADDR[27]) (posedge CLK_BASE) (8.40:9.25:10.57))
     (SETUP (negedge F_FM0_ADDR[27]) (posedge CLK_BASE) (7.57:8.35:9.53))
     (HOLD (posedge F_FM0_ADDR[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[27]) (posedge CLK_BASE) (0.46:0.51:0.58))
     (SETUP (posedge F_FM0_ADDR[28]) (posedge CLK_BASE) (5.40:5.95:6.80))
     (SETUP (negedge F_FM0_ADDR[28]) (posedge CLK_BASE) (4.58:5.05:5.77))
     (HOLD (posedge F_FM0_ADDR[28]) (posedge CLK_BASE) (0.22:0.24:0.27))
     (HOLD (negedge F_FM0_ADDR[28]) (posedge CLK_BASE) (0.31:0.34:0.39))
     (SETUP (posedge F_FM0_ADDR[29]) (posedge CLK_BASE) (2.90:3.19:3.65))
     (SETUP (negedge F_FM0_ADDR[29]) (posedge CLK_BASE) (2.70:2.98:3.40))
     (HOLD (posedge F_FM0_ADDR[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[29]) (posedge CLK_BASE) (0.46:0.51:0.58))
     (SETUP (posedge F_FM0_ADDR[2]) (posedge CLK_BASE) (2.50:2.76:3.15))
     (SETUP (negedge F_FM0_ADDR[2]) (posedge CLK_BASE) (2.34:2.58:2.94))
     (HOLD (posedge F_FM0_ADDR[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[2]) (posedge CLK_BASE) (0.34:0.37:0.42))
     (SETUP (posedge F_FM0_ADDR[30]) (posedge CLK_BASE) (4.36:4.80:5.48))
     (SETUP (negedge F_FM0_ADDR[30]) (posedge CLK_BASE) (3.53:3.89:4.45))
     (HOLD (posedge F_FM0_ADDR[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[30]) (posedge CLK_BASE) (0.70:0.77:0.88))
     (SETUP (posedge F_FM0_ADDR[31]) (posedge CLK_BASE) (3.54:3.90:4.45))
     (SETUP (negedge F_FM0_ADDR[31]) (posedge CLK_BASE) (3.27:3.61:4.12))
     (HOLD (posedge F_FM0_ADDR[31]) (posedge CLK_BASE) (0.19:0.21:0.23))
     (HOLD (negedge F_FM0_ADDR[31]) (posedge CLK_BASE) (0.89:0.98:1.12))
     (SETUP (posedge F_FM0_ADDR[3]) (posedge CLK_BASE) (7.47:8.23:9.40))
     (SETUP (negedge F_FM0_ADDR[3]) (posedge CLK_BASE) (6.65:7.32:8.36))
     (HOLD (posedge F_FM0_ADDR[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[3]) (posedge CLK_BASE) (0.43:0.47:0.54))
     (SETUP (posedge F_FM0_ADDR[4]) (posedge CLK_BASE) (9.98:11.00:12.57))
     (SETUP (negedge F_FM0_ADDR[4]) (posedge CLK_BASE) (9.30:10.25:11.70))
     (HOLD (posedge F_FM0_ADDR[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[5]) (posedge CLK_BASE) (6.58:7.25:8.28))
     (SETUP (negedge F_FM0_ADDR[5]) (posedge CLK_BASE) (6.15:6.78:7.74))
     (HOLD (posedge F_FM0_ADDR[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[5]) (posedge CLK_BASE) (0.83:0.91:1.04))
     (SETUP (posedge F_FM0_ADDR[6]) (posedge CLK_BASE) (8.92:9.83:11.23))
     (SETUP (negedge F_FM0_ADDR[6]) (posedge CLK_BASE) (8.73:9.62:10.99))
     (HOLD (posedge F_FM0_ADDR[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[7]) (posedge CLK_BASE) (8.07:8.89:10.15))
     (SETUP (negedge F_FM0_ADDR[7]) (posedge CLK_BASE) (7.34:8.09:9.24))
     (HOLD (posedge F_FM0_ADDR[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[8]) (posedge CLK_BASE) (7.96:8.78:10.02))
     (SETUP (negedge F_FM0_ADDR[8]) (posedge CLK_BASE) (7.31:8.06:9.21))
     (HOLD (posedge F_FM0_ADDR[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ADDR[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_ADDR[9]) (posedge CLK_BASE) (6.11:6.74:7.70))
     (SETUP (negedge F_FM0_ADDR[9]) (posedge CLK_BASE) (5.31:5.85:6.68))
     (HOLD (posedge F_FM0_ADDR[9]) (posedge CLK_BASE) (0.22:0.25:0.28))
     (HOLD (negedge F_FM0_ADDR[9]) (posedge CLK_BASE) (1.22:1.35:1.54))
     (SETUP (posedge F_FM0_ENABLE) (posedge CLK_BASE) (8.97:9.89:11.29))
     (SETUP (negedge F_FM0_ENABLE) (posedge CLK_BASE) (8.62:9.49:10.84))
     (HOLD (posedge F_FM0_ENABLE) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_ENABLE) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_SEL) (posedge CLK_BASE) (10.93:12.04:13.75))
     (SETUP (negedge F_FM0_SEL) (posedge CLK_BASE) (7.77:8.56:9.77))
     (HOLD (posedge F_FM0_SEL) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_SEL) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[0]) (posedge CLK_BASE) (0.24:0.27:0.31))
     (SETUP (negedge F_FM0_WDATA[0]) (posedge CLK_BASE) (0.63:0.70:0.79))
     (HOLD (posedge F_FM0_WDATA[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[0]) (posedge CLK_BASE) (0.56:0.62:0.70))
     (SETUP (posedge F_FM0_WDATA[10]) (posedge CLK_BASE) (0.95:1.05:1.20))
     (SETUP (negedge F_FM0_WDATA[10]) (posedge CLK_BASE) (1.08:1.19:1.36))
     (HOLD (posedge F_FM0_WDATA[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[10]) (posedge CLK_BASE) (0.05:0.06:0.07))
     (SETUP (posedge F_FM0_WDATA[11]) (posedge CLK_BASE) (0.34:0.37:0.42))
     (SETUP (negedge F_FM0_WDATA[11]) (posedge CLK_BASE) (0.51:0.56:0.64))
     (HOLD (posedge F_FM0_WDATA[11]) (posedge CLK_BASE) (0.28:0.31:0.35))
     (HOLD (negedge F_FM0_WDATA[11]) (posedge CLK_BASE) (0.99:1.09:1.25))
     (SETUP (posedge F_FM0_WDATA[12]) (posedge CLK_BASE) (0.46:0.51:0.58))
     (SETUP (negedge F_FM0_WDATA[12]) (posedge CLK_BASE) (0.37:0.41:0.46))
     (HOLD (posedge F_FM0_WDATA[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[12]) (posedge CLK_BASE) (0.24:0.27:0.31))
     (SETUP (posedge F_FM0_WDATA[13]) (posedge CLK_BASE) (0.40:0.44:0.50))
     (SETUP (negedge F_FM0_WDATA[13]) (posedge CLK_BASE) (0.33:0.36:0.41))
     (HOLD (posedge F_FM0_WDATA[13]) (posedge CLK_BASE) (0.25:0.28:0.32))
     (HOLD (negedge F_FM0_WDATA[13]) (posedge CLK_BASE) (0.96:1.06:1.21))
     (SETUP (posedge F_FM0_WDATA[14]) (posedge CLK_BASE) (0.26:0.29:0.33))
     (SETUP (negedge F_FM0_WDATA[14]) (posedge CLK_BASE) (0.70:0.77:0.88))
     (HOLD (posedge F_FM0_WDATA[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[14]) (posedge CLK_BASE) (0.68:0.75:0.86))
     (SETUP (posedge F_FM0_WDATA[15]) (posedge CLK_BASE) (0.31:0.34:0.39))
     (SETUP (negedge F_FM0_WDATA[15]) (posedge CLK_BASE) (0.59:0.65:0.74))
     (HOLD (posedge F_FM0_WDATA[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[15]) (posedge CLK_BASE) (0.62:0.69:0.79))
     (SETUP (posedge F_FM0_WDATA[16]) (posedge CLK_BASE) (0.25:0.27:0.31))
     (SETUP (negedge F_FM0_WDATA[16]) (posedge CLK_BASE) (0.41:0.45:0.51))
     (HOLD (posedge F_FM0_WDATA[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[16]) (posedge CLK_BASE) (0.41:0.45:0.52))
     (SETUP (posedge F_FM0_WDATA[17]) (posedge CLK_BASE) (0.29:0.32:0.36))
     (SETUP (negedge F_FM0_WDATA[17]) (posedge CLK_BASE) (0.44:0.48:0.55))
     (HOLD (posedge F_FM0_WDATA[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[17]) (posedge CLK_BASE) (0.38:0.42:0.48))
     (SETUP (posedge F_FM0_WDATA[18]) (posedge CLK_BASE) (0.73:0.81:0.92))
     (SETUP (negedge F_FM0_WDATA[18]) (posedge CLK_BASE) (0.79:0.87:1.00))
     (HOLD (posedge F_FM0_WDATA[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[18]) (posedge CLK_BASE) (0.02:0.03:0.03))
     (SETUP (posedge F_FM0_WDATA[19]) (posedge CLK_BASE) (0.50:0.55:0.63))
     (SETUP (negedge F_FM0_WDATA[19]) (posedge CLK_BASE) (0.62:0.68:0.78))
     (HOLD (posedge F_FM0_WDATA[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[19]) (posedge CLK_BASE) (0.20:0.22:0.25))
     (SETUP (posedge F_FM0_WDATA[1]) (posedge CLK_BASE) (0.38:0.42:0.48))
     (SETUP (negedge F_FM0_WDATA[1]) (posedge CLK_BASE) (0.28:0.31:0.35))
     (HOLD (posedge F_FM0_WDATA[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[1]) (posedge CLK_BASE) (0.21:0.23:0.26))
     (SETUP (posedge F_FM0_WDATA[20]) (posedge CLK_BASE) (0.26:0.28:0.32))
     (SETUP (negedge F_FM0_WDATA[20]) (posedge CLK_BASE) (0.44:0.49:0.56))
     (HOLD (posedge F_FM0_WDATA[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[20]) (posedge CLK_BASE) (0.38:0.41:0.47))
     (SETUP (posedge F_FM0_WDATA[21]) (posedge CLK_BASE) (0.18:0.20:0.23))
     (SETUP (negedge F_FM0_WDATA[21]) (posedge CLK_BASE) (0.26:0.28:0.32))
     (HOLD (posedge F_FM0_WDATA[21]) (posedge CLK_BASE) (0.05:0.06:0.06))
     (HOLD (negedge F_FM0_WDATA[21]) (posedge CLK_BASE) (0.56:0.62:0.71))
     (SETUP (posedge F_FM0_WDATA[22]) (posedge CLK_BASE) (0.16:0.18:0.21))
     (SETUP (negedge F_FM0_WDATA[22]) (posedge CLK_BASE) (0.24:0.26:0.30))
     (HOLD (posedge F_FM0_WDATA[22]) (posedge CLK_BASE) (0.07:0.08:0.09))
     (HOLD (negedge F_FM0_WDATA[22]) (posedge CLK_BASE) (0.58:0.64:0.73))
     (SETUP (posedge F_FM0_WDATA[23]) (posedge CLK_BASE) (0.43:0.47:0.54))
     (SETUP (negedge F_FM0_WDATA[23]) (posedge CLK_BASE) (0.50:0.55:0.62))
     (HOLD (posedge F_FM0_WDATA[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[23]) (posedge CLK_BASE) (0.32:0.35:0.41))
     (SETUP (posedge F_FM0_WDATA[24]) (posedge CLK_BASE) (0.46:0.51:0.58))
     (SETUP (negedge F_FM0_WDATA[24]) (posedge CLK_BASE) (0.57:0.63:0.72))
     (HOLD (posedge F_FM0_WDATA[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[24]) (posedge CLK_BASE) (0.24:0.27:0.31))
     (SETUP (posedge F_FM0_WDATA[25]) (posedge CLK_BASE) (1.28:1.41:1.61))
     (SETUP (negedge F_FM0_WDATA[25]) (posedge CLK_BASE) (1.10:1.21:1.38))
     (HOLD (posedge F_FM0_WDATA[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[26]) (posedge CLK_BASE) (0.65:0.72:0.82))
     (SETUP (negedge F_FM0_WDATA[26]) (posedge CLK_BASE) (0.75:0.83:0.95))
     (HOLD (posedge F_FM0_WDATA[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[26]) (posedge CLK_BASE) (0.06:0.07:0.08))
     (SETUP (posedge F_FM0_WDATA[27]) (posedge CLK_BASE) (0.50:0.55:0.63))
     (SETUP (negedge F_FM0_WDATA[27]) (posedge CLK_BASE) (0.59:0.65:0.74))
     (HOLD (posedge F_FM0_WDATA[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[27]) (posedge CLK_BASE) (0.23:0.25:0.28))
     (SETUP (posedge F_FM0_WDATA[28]) (posedge CLK_BASE) (0.95:1.04:1.19))
     (SETUP (negedge F_FM0_WDATA[28]) (posedge CLK_BASE) (1.07:1.18:1.35))
     (HOLD (posedge F_FM0_WDATA[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_FM0_WDATA[29]) (posedge CLK_BASE) (0.63:0.70:0.79))
     (SETUP (negedge F_FM0_WDATA[29]) (posedge CLK_BASE) (0.74:0.82:0.93))
     (HOLD (posedge F_FM0_WDATA[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[29]) (posedge CLK_BASE) (0.08:0.08:0.10))
     (SETUP (posedge F_FM0_WDATA[2]) (posedge CLK_BASE) (0.34:0.38:0.43))
     (SETUP (negedge F_FM0_WDATA[2]) (posedge CLK_BASE) (0.24:0.27:0.31))
     (HOLD (posedge F_FM0_WDATA[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[2]) (posedge CLK_BASE) (0.57:0.63:0.72))
     (SETUP (posedge F_FM0_WDATA[30]) (posedge CLK_BASE) (0.41:0.45:0.52))
     (SETUP (negedge F_FM0_WDATA[30]) (posedge CLK_BASE) (0.47:0.51:0.59))
     (HOLD (posedge F_FM0_WDATA[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[30]) (posedge CLK_BASE) (0.35:0.39:0.44))
     (SETUP (posedge F_FM0_WDATA[31]) (posedge CLK_BASE) (0.52:0.58:0.66))
     (SETUP (negedge F_FM0_WDATA[31]) (posedge CLK_BASE) (0.59:0.65:0.74))
     (HOLD (posedge F_FM0_WDATA[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[31]) (posedge CLK_BASE) (0.23:0.25:0.29))
     (SETUP (posedge F_FM0_WDATA[3]) (posedge CLK_BASE) (0.30:0.33:0.37))
     (SETUP (negedge F_FM0_WDATA[3]) (posedge CLK_BASE) (0.59:0.65:0.74))
     (HOLD (posedge F_FM0_WDATA[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[3]) (posedge CLK_BASE) (0.63:0.70:0.80))
     (SETUP (posedge F_FM0_WDATA[4]) (posedge CLK_BASE) (0.31:0.34:0.39))
     (SETUP (negedge F_FM0_WDATA[4]) (posedge CLK_BASE) (0.20:0.22:0.25))
     (HOLD (posedge F_FM0_WDATA[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[4]) (posedge CLK_BASE) (0.30:0.33:0.38))
     (SETUP (posedge F_FM0_WDATA[5]) (posedge CLK_BASE) (0.30:0.33:0.38))
     (SETUP (negedge F_FM0_WDATA[5]) (posedge CLK_BASE) (0.74:0.82:0.93))
     (HOLD (posedge F_FM0_WDATA[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[5]) (posedge CLK_BASE) (0.64:0.71:0.81))
     (SETUP (posedge F_FM0_WDATA[6]) (posedge CLK_BASE) (0.31:0.34:0.39))
     (SETUP (negedge F_FM0_WDATA[6]) (posedge CLK_BASE) (0.47:0.52:0.60))
     (HOLD (posedge F_FM0_WDATA[6]) (posedge CLK_BASE) (0.28:0.31:0.35))
     (HOLD (negedge F_FM0_WDATA[6]) (posedge CLK_BASE) (0.96:1.06:1.21))
     (SETUP (posedge F_FM0_WDATA[7]) (posedge CLK_BASE) (0.46:0.50:0.58))
     (SETUP (negedge F_FM0_WDATA[7]) (posedge CLK_BASE) (0.82:0.91:1.03))
     (HOLD (posedge F_FM0_WDATA[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WDATA[7]) (posedge CLK_BASE) (0.45:0.50:0.57))
     (SETUP (posedge F_FM0_WDATA[8]) (posedge CLK_BASE) (0.74:0.82:0.93))
     (SETUP (negedge F_FM0_WDATA[8]) (posedge CLK_BASE) (0.79:0.87:0.99))
     (HOLD (posedge F_FM0_WDATA[8]) (posedge CLK_BASE) (0.18:0.20:0.23))
     (HOLD (negedge F_FM0_WDATA[8]) (posedge CLK_BASE) (0.89:0.98:1.12))
     (SETUP (posedge F_FM0_WDATA[9]) (posedge CLK_BASE) (0.20:0.22:0.26))
     (SETUP (negedge F_FM0_WDATA[9]) (posedge CLK_BASE) (0.41:0.46:0.52))
     (HOLD (posedge F_FM0_WDATA[9]) (posedge CLK_BASE) (0.46:0.50:0.57))
     (HOLD (negedge F_FM0_WDATA[9]) (posedge CLK_BASE) (1.05:1.15:1.32))
     (SETUP (posedge F_FM0_WRITE) (posedge CLK_BASE) (7.42:8.17:9.33))
     (SETUP (negedge F_FM0_WRITE) (posedge CLK_BASE) (6.68:7.37:8.41))
     (HOLD (posedge F_FM0_WRITE) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_FM0_WRITE) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[0]) (posedge CLK_BASE) (2.79:3.08:3.51))
     (SETUP (negedge F_HM0_RDATA[0]) (posedge CLK_BASE) (2.10:2.31:2.64))
     (HOLD (posedge F_HM0_RDATA[0]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[0]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[10]) (posedge CLK_BASE) (1.66:1.83:2.10))
     (SETUP (negedge F_HM0_RDATA[10]) (posedge CLK_BASE) (1.09:1.20:1.38))
     (HOLD (posedge F_HM0_RDATA[10]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[10]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[11]) (posedge CLK_BASE) (2.34:2.58:2.95))
     (SETUP (negedge F_HM0_RDATA[11]) (posedge CLK_BASE) (1.69:1.86:2.13))
     (HOLD (posedge F_HM0_RDATA[11]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[11]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[12]) (posedge CLK_BASE) (1.90:2.09:2.39))
     (SETUP (negedge F_HM0_RDATA[12]) (posedge CLK_BASE) (1.67:1.84:2.11))
     (HOLD (posedge F_HM0_RDATA[12]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[12]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[13]) (posedge CLK_BASE) (2.44:2.69:3.07))
     (SETUP (negedge F_HM0_RDATA[13]) (posedge CLK_BASE) (1.77:1.95:2.22))
     (HOLD (posedge F_HM0_RDATA[13]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[13]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[14]) (posedge CLK_BASE) (1.99:2.20:2.51))
     (SETUP (negedge F_HM0_RDATA[14]) (posedge CLK_BASE) (1.42:1.57:1.79))
     (HOLD (posedge F_HM0_RDATA[14]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[14]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[15]) (posedge CLK_BASE) (1.93:2.12:2.42))
     (SETUP (negedge F_HM0_RDATA[15]) (posedge CLK_BASE) (1.34:1.48:1.69))
     (HOLD (posedge F_HM0_RDATA[15]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[15]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[16]) (posedge CLK_BASE) (2.37:2.62:2.99))
     (SETUP (negedge F_HM0_RDATA[16]) (posedge CLK_BASE) (1.73:1.91:2.18))
     (HOLD (posedge F_HM0_RDATA[16]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[16]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[17]) (posedge CLK_BASE) (2.26:2.49:2.84))
     (SETUP (negedge F_HM0_RDATA[17]) (posedge CLK_BASE) (1.61:1.77:2.02))
     (HOLD (posedge F_HM0_RDATA[17]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[17]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[18]) (posedge CLK_BASE) (1.67:1.84:2.11))
     (SETUP (negedge F_HM0_RDATA[18]) (posedge CLK_BASE) (1.35:1.49:1.70))
     (HOLD (posedge F_HM0_RDATA[18]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[18]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[19]) (posedge CLK_BASE) (2.13:2.35:2.68))
     (SETUP (negedge F_HM0_RDATA[19]) (posedge CLK_BASE) (1.63:1.79:2.05))
     (HOLD (posedge F_HM0_RDATA[19]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[19]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[1]) (posedge CLK_BASE) (2.17:2.39:2.73))
     (SETUP (negedge F_HM0_RDATA[1]) (posedge CLK_BASE) (1.74:1.91:2.18))
     (HOLD (posedge F_HM0_RDATA[1]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[1]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[20]) (posedge CLK_BASE) (2.23:2.46:2.81))
     (SETUP (negedge F_HM0_RDATA[20]) (posedge CLK_BASE) (1.76:1.94:2.21))
     (HOLD (posedge F_HM0_RDATA[20]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[20]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[21]) (posedge CLK_BASE) (2.42:2.67:3.05))
     (SETUP (negedge F_HM0_RDATA[21]) (posedge CLK_BASE) (1.95:2.15:2.46))
     (HOLD (posedge F_HM0_RDATA[21]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[21]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[22]) (posedge CLK_BASE) (2.47:2.72:3.11))
     (SETUP (negedge F_HM0_RDATA[22]) (posedge CLK_BASE) (1.99:2.19:2.50))
     (HOLD (posedge F_HM0_RDATA[22]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[22]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[23]) (posedge CLK_BASE) (2.92:3.22:3.68))
     (SETUP (negedge F_HM0_RDATA[23]) (posedge CLK_BASE) (2.29:2.52:2.88))
     (HOLD (posedge F_HM0_RDATA[23]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[23]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[24]) (posedge CLK_BASE) (2.23:2.45:2.80))
     (SETUP (negedge F_HM0_RDATA[24]) (posedge CLK_BASE) (1.67:1.84:2.10))
     (HOLD (posedge F_HM0_RDATA[24]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[24]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[25]) (posedge CLK_BASE) (1.97:2.17:2.48))
     (SETUP (negedge F_HM0_RDATA[25]) (posedge CLK_BASE) (1.54:1.69:1.93))
     (HOLD (posedge F_HM0_RDATA[25]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[25]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[26]) (posedge CLK_BASE) (1.62:1.79:2.04))
     (SETUP (negedge F_HM0_RDATA[26]) (posedge CLK_BASE) (1.01:1.11:1.27))
     (HOLD (posedge F_HM0_RDATA[26]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[26]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[27]) (posedge CLK_BASE) (1.94:2.14:2.44))
     (SETUP (negedge F_HM0_RDATA[27]) (posedge CLK_BASE) (1.33:1.47:1.68))
     (HOLD (posedge F_HM0_RDATA[27]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[27]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[28]) (posedge CLK_BASE) (2.00:2.20:2.51))
     (SETUP (negedge F_HM0_RDATA[28]) (posedge CLK_BASE) (1.56:1.72:1.97))
     (HOLD (posedge F_HM0_RDATA[28]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[28]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[29]) (posedge CLK_BASE) (2.58:2.84:3.24))
     (SETUP (negedge F_HM0_RDATA[29]) (posedge CLK_BASE) (2.01:2.22:2.53))
     (HOLD (posedge F_HM0_RDATA[29]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[29]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[2]) (posedge CLK_BASE) (1.96:2.16:2.47))
     (SETUP (negedge F_HM0_RDATA[2]) (posedge CLK_BASE) (1.28:1.41:1.61))
     (HOLD (posedge F_HM0_RDATA[2]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[2]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[30]) (posedge CLK_BASE) (2.54:2.80:3.20))
     (SETUP (negedge F_HM0_RDATA[30]) (posedge CLK_BASE) (2.02:2.23:2.54))
     (HOLD (posedge F_HM0_RDATA[30]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[30]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[31]) (posedge CLK_BASE) (1.73:1.91:2.18))
     (SETUP (negedge F_HM0_RDATA[31]) (posedge CLK_BASE) (1.07:1.18:1.35))
     (HOLD (posedge F_HM0_RDATA[31]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[31]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[3]) (posedge CLK_BASE) (4.05:4.46:5.09))
     (SETUP (negedge F_HM0_RDATA[3]) (posedge CLK_BASE) (3.12:3.44:3.93))
     (HOLD (posedge F_HM0_RDATA[3]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[3]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[4]) (posedge CLK_BASE) (3.52:3.88:4.43))
     (SETUP (negedge F_HM0_RDATA[4]) (posedge CLK_BASE) (2.76:3.04:3.48))
     (HOLD (posedge F_HM0_RDATA[4]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[4]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[5]) (posedge CLK_BASE) (2.28:2.52:2.87))
     (SETUP (negedge F_HM0_RDATA[5]) (posedge CLK_BASE) (1.70:1.87:2.13))
     (HOLD (posedge F_HM0_RDATA[5]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[5]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[6]) (posedge CLK_BASE) (2.48:2.73:3.12))
     (SETUP (negedge F_HM0_RDATA[6]) (posedge CLK_BASE) (1.78:1.97:2.25))
     (HOLD (posedge F_HM0_RDATA[6]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[6]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[7]) (posedge CLK_BASE) (1.43:1.58:1.80))
     (SETUP (negedge F_HM0_RDATA[7]) (posedge CLK_BASE) (0.85:0.93:1.07))
     (HOLD (posedge F_HM0_RDATA[7]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[7]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[8]) (posedge CLK_BASE) (2.18:2.40:2.74))
     (SETUP (negedge F_HM0_RDATA[8]) (posedge CLK_BASE) (1.54:1.70:1.94))
     (HOLD (posedge F_HM0_RDATA[8]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[8]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RDATA[9]) (posedge CLK_BASE) (2.87:3.17:3.62))
     (SETUP (negedge F_HM0_RDATA[9]) (posedge CLK_BASE) (2.54:2.80:3.19))
     (HOLD (posedge F_HM0_RDATA[9]) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RDATA[9]) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_READY) (posedge CLK_BASE) (11.01:12.13:13.85))
     (SETUP (negedge F_HM0_READY) (posedge CLK_BASE) (11.86:13.07:14.92))
     (HOLD (posedge F_HM0_READY) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_READY) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge F_HM0_RESP) (posedge CLK_BASE) (7.19:7.92:9.05))
     (SETUP (negedge F_HM0_RESP) (posedge CLK_BASE) (5.71:6.29:7.19))
     (HOLD (posedge F_HM0_RESP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge F_HM0_RESP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge I2C0_SDA_F2H_SCP) (posedge I2C0_SCL_F2H_SCP) (0.22:0.24:0.28))
     (SETUP (negedge I2C0_SDA_F2H_SCP) (posedge I2C0_SCL_F2H_SCP) (1.53:1.68:1.92))
     (HOLD (posedge I2C0_SDA_F2H_SCP) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (HOLD (negedge I2C0_SDA_F2H_SCP) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (SETUP (posedge I2C1_SDA_F2H_SCP) (posedge I2C1_SCL_F2H_SCP) (0.21:0.23:0.27))
     (SETUP (negedge I2C1_SDA_F2H_SCP) (posedge I2C1_SCL_F2H_SCP) (1.51:1.67:1.90))
     (HOLD (posedge I2C1_SDA_F2H_SCP) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (HOLD (negedge I2C1_SDA_F2H_SCP) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (SETUP (posedge MDIF) (posedge MDCF) (0:0:0))
     (SETUP (negedge MDIF) (posedge MDCF) (0:0:0))
     (HOLD (posedge MDIF) (posedge MDCF) (6.16:6.79:7.76))
     (HOLD (negedge MDIF) (posedge MDCF) (6.85:7.55:8.62))
     (SETUP (posedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (6.88:7.58:8.65))
     (SETUP (negedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (6.10:6.73:7.68))
     (HOLD (posedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO0A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (8.33:9.18:10.48))
     (SETUP (negedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (8.31:9.16:10.46))
     (HOLD (posedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO10A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (2.30:2.53:2.89))
     (SETUP (negedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (2.41:2.65:3.03))
     (HOLD (posedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO11A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (2.49:2.74:3.13))
     (SETUP (negedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (2.61:2.88:3.29))
     (HOLD (posedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO11B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (2.79:3.07:3.51))
     (SETUP (negedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (2.89:3.18:3.63))
     (HOLD (posedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO12A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (3.43:3.78:4.32))
     (SETUP (negedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (3.50:3.86:4.41))
     (HOLD (posedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO13A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (2.49:2.74:3.13))
     (SETUP (negedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (2.60:2.87:3.27))
     (HOLD (posedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO14A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (2.98:3.29:3.75))
     (SETUP (negedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (2.88:3.17:3.62))
     (HOLD (posedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO15A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (2.46:2.71:3.09))
     (SETUP (negedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (2.43:2.68:3.06))
     (HOLD (posedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO16A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (3.33:3.67:4.19))
     (SETUP (negedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (3.38:3.72:4.25))
     (HOLD (posedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO17B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (3.59:3.95:4.51))
     (SETUP (negedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (3.56:3.92:4.48))
     (HOLD (posedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO18B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (3.58:3.94:4.50))
     (SETUP (negedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (3.73:4.11:4.69))
     (HOLD (posedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO19B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (3.33:3.67:4.19))
     (SETUP (negedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (3.13:3.45:3.94))
     (HOLD (posedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO1A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (3.20:3.53:4.03))
     (SETUP (negedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (3.30:3.64:4.16))
     (HOLD (posedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO20B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (3.55:3.92:4.47))
     (SETUP (negedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (3.62:3.99:4.55))
     (HOLD (posedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO21B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (3.63:4.00:4.57))
     (SETUP (negedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (3.54:3.90:4.45))
     (HOLD (posedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO22B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (2.90:3.19:3.65))
     (SETUP (negedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (2.76:3.05:3.48))
     (HOLD (posedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO24B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (6.12:6.75:7.71))
     (SETUP (negedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (5.96:6.56:7.50))
     (HOLD (posedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO25B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (5.65:6.23:7.11))
     (SETUP (negedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (5.34:5.88:6.72))
     (HOLD (posedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO26B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (8.45:9.32:10.64))
     (SETUP (negedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (8.16:8.99:10.27))
     (HOLD (posedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO27B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (10.25:11.29:12.89))
     (SETUP (negedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (10.24:11.29:12.89))
     (HOLD (posedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO28B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (8.19:9.03:10.31))
     (SETUP (negedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (8.07:8.89:10.15))
     (HOLD (posedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO29B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (5.58:6.15:7.02))
     (SETUP (negedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (5.76:6.34:7.24))
     (HOLD (posedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO2A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (6.79:7.49:8.55))
     (SETUP (negedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (6.88:7.58:8.66))
     (HOLD (posedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO30B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (6.61:7.28:8.31))
     (SETUP (negedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (6.70:7.38:8.43))
     (HOLD (posedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO31B_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (7.88:8.69:9.92))
     (SETUP (negedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (8.14:8.97:10.24))
     (HOLD (posedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO3A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (6.56:7.23:8.25))
     (SETUP (negedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (6.63:7.30:8.34))
     (HOLD (posedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO4A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (4.93:5.43:6.20))
     (SETUP (negedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (4.76:5.25:5.99))
     (HOLD (posedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO5A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (5.32:5.87:6.70))
     (SETUP (negedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (5.11:5.63:6.43))
     (HOLD (posedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO6A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (5.76:6.35:7.25))
     (SETUP (negedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (5.17:5.70:6.51))
     (HOLD (posedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO7A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (5.77:6.36:7.26))
     (SETUP (negedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (5.70:6.28:7.17))
     (HOLD (posedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO8A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (5.28:5.82:6.64))
     (SETUP (negedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (4.98:5.49:6.27))
     (HOLD (posedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MGPIO9A_F2H_GPIN) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (3.96:4.37:4.99))
     (SETUP (negedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (4.58:5.05:5.77))
     (HOLD (posedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (4.50:4.96:5.66))
     (SETUP (negedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (5.03:5.54:6.33))
     (HOLD (posedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (5.31:5.85:6.68))
     (SETUP (negedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (5.79:6.39:7.29))
     (HOLD (posedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (3.59:3.96:4.52))
     (SETUP (negedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (3.02:3.33:3.80))
     (HOLD (posedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_RXD_F2H_SCP) (posedge CLK_BASE) (2.71:2.98:3.41))
     (SETUP (negedge MMUART0_RXD_F2H_SCP) (posedge CLK_BASE) (4.27:4.70:5.37))
     (HOLD (posedge MMUART0_RXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_RXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (4.59:5.06:5.78))
     (SETUP (negedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (5.01:5.52:6.31))
     (HOLD (posedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (0.15:0.17:0.19))
     (HOLD (negedge MMUART0_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (3.09:3.41:3.89))
     (SETUP (negedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (4.66:5.13:5.86))
     (HOLD (posedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART0_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (6.72:7.40:8.45))
     (SETUP (negedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (7.42:8.17:9.34))
     (HOLD (posedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_CTS_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (7.76:8.56:9.77))
     (SETUP (negedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (8.38:9.23:10.54))
     (HOLD (posedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_DCD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (7.11:7.84:8.95))
     (SETUP (negedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (7.88:8.68:9.92))
     (HOLD (posedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_DSR_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (5.12:5.64:6.44))
     (SETUP (negedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (4.44:4.89:5.59))
     (HOLD (posedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_RI_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_RXD_F2H_SCP) (posedge CLK_BASE) (3.52:3.87:4.42))
     (SETUP (negedge MMUART1_RXD_F2H_SCP) (posedge CLK_BASE) (5.08:5.60:6.39))
     (HOLD (posedge MMUART1_RXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_RXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (7.52:8.29:9.46))
     (SETUP (negedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (8.22:9.06:10.35))
     (HOLD (posedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_SCK_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (3.34:3.69:4.21))
     (SETUP (negedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (4.98:5.49:6.27))
     (HOLD (posedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (HOLD (negedge MMUART1_TXD_F2H_SCP) (posedge CLK_BASE) (0:0:0))
     (SETUP (posedge SMBALERT_NI0) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (SETUP (negedge SMBALERT_NI0) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (HOLD (posedge SMBALERT_NI0) (posedge I2C0_SCL_F2H_SCP) (3.25:3.58:4.09))
     (HOLD (negedge SMBALERT_NI0) (posedge I2C0_SCL_F2H_SCP) (2.34:2.58:2.95))
     (SETUP (posedge SMBALERT_NI1) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (SETUP (negedge SMBALERT_NI1) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (HOLD (posedge SMBALERT_NI1) (posedge I2C1_SCL_F2H_SCP) (2.49:2.74:3.13))
     (HOLD (negedge SMBALERT_NI1) (posedge I2C1_SCL_F2H_SCP) (0.75:0.83:0.95))
     (SETUP (posedge SMBSUS_NI0) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (SETUP (negedge SMBSUS_NI0) (posedge I2C0_SCL_F2H_SCP) (0:0:0))
     (HOLD (posedge SMBSUS_NI0) (posedge I2C0_SCL_F2H_SCP) (3.75:4.14:4.72))
     (HOLD (negedge SMBSUS_NI0) (posedge I2C0_SCL_F2H_SCP) (2.12:2.34:2.67))
     (SETUP (posedge SMBSUS_NI1) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (SETUP (negedge SMBSUS_NI1) (posedge I2C1_SCL_F2H_SCP) (0:0:0))
     (HOLD (posedge SMBSUS_NI1) (posedge I2C1_SCL_F2H_SCP) (2.34:2.58:2.95))
     (HOLD (negedge SMBSUS_NI1) (posedge I2C1_SCL_F2H_SCP) (0.41:0.45:0.51))
     (SETUP (posedge SPI0_SDI_F2H_SCP) (posedge SPI0_CLK_IN) (9.19:10.39:11.87))
     (SETUP (negedge SPI0_SDI_F2H_SCP) (posedge SPI0_CLK_IN) (9.94:11.35:12.96))
     (HOLD (posedge SPI0_SDI_F2H_SCP) (posedge SPI0_CLK_IN) (0:0:0))
     (HOLD (negedge SPI0_SDI_F2H_SCP) (posedge SPI0_CLK_IN) (0:0:0))
     (SETUP (posedge SPI0_SS0_F2H_SCP) (posedge SPI0_CLK_IN) (3.59:3.95:4.52))
     (SETUP (negedge SPI0_SS0_F2H_SCP) (posedge SPI0_CLK_IN) (3.61:3.98:4.54))
     (HOLD (posedge SPI0_SS0_F2H_SCP) (posedge SPI0_CLK_IN) (0.35:0.39:0.44))
     (HOLD (negedge SPI0_SS0_F2H_SCP) (posedge SPI0_CLK_IN) (0.25:0.27:0.31))
     (SETUP (posedge SPI1_SDI_F2H_SCP) (posedge SPI1_CLK_IN) (10.48:11.55:13.19))
     (SETUP (negedge SPI1_SDI_F2H_SCP) (posedge SPI1_CLK_IN) (11.09:12.23:13.96))
     (HOLD (posedge SPI1_SDI_F2H_SCP) (posedge SPI1_CLK_IN) (0:0:0))
     (HOLD (negedge SPI1_SDI_F2H_SCP) (posedge SPI1_CLK_IN) (0:0:0))
     (RECOVERY (posedge USER_MSS_RESET_N) (posedge CLK_BASE) (2.16:2.37:2.71))
     (HOLD (posedge USER_MSS_RESET_N) (posedge CLK_BASE) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.90:5.40:6.17) (4.76:5.26:6.03))
     (PORT B (6.54:7.21:8.23) (6.30:6.96:7.98))
     (PORT C (6.22:6.85:7.83) (5.95:6.57:7.53))
     (PORT D (7.88:8.68:9.91) (7.53:8.32:9.54))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_152_e2_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.89:7.59:8.67) (6.66:7.35:8.43))
     (PORT B (8.39:9.24:10.55) (8.02:8.86:10.16))
     (PORT C (0.92:1.01:1.16) (0.94:1.03:1.19))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.46:3.81:4.35) (3.35:3.70:4.24))
     (PORT CLK (4.79:5.28:6.02) (4.67:5.16:5.92))
     (PORT EN (19.51:21.50:24.56) (19.24:21.24:24.38))
     (PORT ALn (4.64:5.11:5.84) (4.57:5.05:5.79))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_39_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.69:20.60:23.52) (17.99:19.87:22.80))
     (PORT CLK (4.30:4.73:5.41) (4.24:4.69:5.38))
     (PORT ALn (12.07:13.32:15.29) (10.87:11.98:13.68))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.79:18.50:21.13) (15.93:17.59:20.18))
     (PORT CLK (4.66:5.14:5.87) (4.55:5.02:5.76))
     (PORT EN (12.83:14.14:16.15) (12.56:13.86:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_57_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.56:8.33:9.51) (7.30:8.06:9.25))
     (PORT B (15.20:16.75:19.13) (14.54:16.06:18.43))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_20_RNIK2531\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.28:6.92:7.90) (6.03:6.65:7.64))
     (PORT B (6.19:6.82:7.79) (5.94:6.56:7.53))
     (PORT C (5.96:6.57:7.50) (5.73:6.33:7.26))
     (PORT D (0.81:0.90:1.02) (0.82:0.90:1.04))
     (IOPATH A Y (2.90:3.19:3.65) (2.98:3.29:3.77))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH D Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_1_sqmuxa_3_i_0_a2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.45:17.03:19.44) (15.15:16.73:19.19))
     (PORT B (5.90:6.50:7.42) (5.69:6.28:7.21))
     (PORT C (13.83:15.25:17.41) (13.54:14.95:17.15))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_38\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.02:6.63:7.57) (5.78:6.38:7.32))
     (PORT B (10.89:12.00:13.70) (10.49:11.58:13.28))
     (PORT C (2.17:2.40:2.74) (2.11:2.33:2.68))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.45:4.91:5.60) (4.24:4.68:5.37))
     (PORT B (3.10:3.42:3.90) (3.00:3.31:3.80))
     (PORT C (6.02:6.63:7.57) (5.79:6.40:7.34))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.45:11.52:13.16) (9.99:11.03:12.65))
     (PORT CLK (4.71:5.19:5.93) (4.61:5.09:5.84))
     (PORT EN (10.65:11.74:13.40) (10.52:11.61:13.32))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (PORT SLn (12.94:14.28:16.39) (11.64:12.83:14.65))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT B (6.45:7.11:8.12) (6.14:6.78:7.78))
     (PORT C (7.49:8.25:9.42) (7.30:8.06:9.25))
     (PORT D (2.09:2.30:2.63) (2.04:2.26:2.59))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_211\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_43_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.00:13.23:15.11) (11.55:12.75:14.63))
     (PORT CLK (4.28:4.72:5.39) (4.23:4.67:5.35))
     (PORT ALn (14.68:16.20:18.59) (13.28:14.63:16.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT B (5.78:6.37:7.28) (5.56:6.14:7.04))
     (PORT C (6.47:7.13:8.14) (6.32:6.98:8.00))
     (PORT D (8.99:9.91:11.31) (8.60:9.50:10.90))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.40:8.15:9.31) (7.10:7.84:9.00))
     (PORT B (2.12:2.34:2.67) (2.07:2.28:2.62))
     (PORT C (6.09:6.71:7.66) (5.82:6.43:7.38))
     (PORT D (0.84:0.93:1.06) (0.87:0.96:1.10))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_174\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_12\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.50:14.87:16.99) (13.42:14.82:17.00))
     (PORT CLK (4.66:5.14:5.87) (4.55:5.02:5.76))
     (PORT EN (12.84:14.14:16.15) (12.56:13.87:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.52:3.88:4.43) (3.43:3.78:4.34))
     (PORT CLK (4.79:5.28:6.02) (4.67:5.16:5.92))
     (PORT EN (19.51:21.50:24.56) (19.24:21.24:24.38))
     (PORT ALn (4.64:5.11:5.84) (4.57:5.05:5.79))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.08:2.30:2.62) (2.03:2.24:2.57))
     (PORT B (0.86:0.95:1.08) (0.88:0.97:1.12))
     (PORT C (7.85:8.65:9.87) (7.54:8.33:9.55))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_in_enable_2_0_0_a2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.89:6.49:7.42) (5.64:6.23:7.15))
     (PORT B (4.96:5.47:6.25) (4.83:5.33:6.12))
     (PORT C (11.88:13.09:14.95) (11.38:12.56:14.41))
     (PORT D (6.88:7.59:8.66) (6.59:7.27:8.35))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (18.09:19.94:22.77) (17.63:19.47:22.34))
     (PORT B (10.38:11.44:13.07) (9.91:10.94:12.55))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_8_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.50:7.17:8.18) (6.52:7.20:8.27))
     (PORT ALn (4.95:5.45:6.22) (5.00:5.52:6.34))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.01:9.93:11.34) (8.90:9.82:11.27))
     (PORT CLK (4.69:5.17:5.91) (4.61:5.09:5.84))
     (PORT EN (14.31:15.77:18.00) (14.03:15.49:17.78))
     (PORT ALn (4.66:5.13:5.86) (4.60:5.08:5.82))
     (PORT SLn (12.69:14.01:16.08) (11.38:12.54:14.32))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.45:9.31:10.64) (8.10:8.94:10.26))
     (PORT B (13.12:14.46:16.52) (12.74:14.07:16.14))
     (PORT C (3.54:3.90:4.45) (3.42:3.78:4.33))
     (PORT D (6.19:6.82:7.79) (5.90:6.52:7.48))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_39_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.57:8.35:9.53) (7.37:8.14:9.34))
     (PORT B (11.07:12.19:13.93) (10.62:11.73:13.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_1_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.93:6.54:7.46) (5.76:6.36:7.30))
     (PORT B (12.61:13.90:15.88) (12.13:13.39:15.36))
     (PORT C (4.16:4.59:5.24) (3.98:4.40:5.05))
     (PORT D (7.50:8.27:9.44) (7.24:7.99:9.17))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (3.13:3.45:3.94) (3.29:3.63:4.16))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\stamp0_spi_dms2_cs_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.99:17.62:20.12) (15.60:17.22:19.76))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.66:10.65:12.16) (9.33:10.30:11.82))
     (PORT CLK (4.46:4.91:5.61) (4.38:4.83:5.54))
     (PORT EN (5.27:5.81:6.63) (5.30:5.85:6.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_22_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (13.42:14.79:16.89) (13.26:14.64:16.80))
     (PORT ALn (9.78:10.77:12.30) (9.71:10.72:12.30))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.16:15.61:17.82) (13.63:15.05:17.27))
     (PORT CLK (4.65:5.12:5.85) (4.56:5.03:5.77))
     (PORT EN (14.88:16.40:18.73) (14.60:16.12:18.50))
     (PORT ALn (4.83:5.32:6.07) (4.73:5.22:5.99))
     (PORT SLn (12.44:13.71:15.65) (12.18:13.45:15.43))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.48:7.15:8.16) (6.24:6.88:7.90))
     (PORT CLK (4.44:4.89:5.59) (4.38:4.83:5.54))
     (PORT EN (20.04:22.09:25.22) (19.62:21.67:24.86))
     (PORT ALn (4.44:4.89:5.59) (4.39:4.84:5.56))
     (PORT SLn (15.54:17.12:19.56) (15.22:16.81:19.28))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\stamp0_ready_temp_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.55:8.26:9.75) (8.05:8.78:10.22))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\stamp0_ready_temp_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\stamp0_ready_temp_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.13:4.55:5.20) (3.99:4.41:5.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_24)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.58:2.95) (2.26:2.49:2.86))
     (PORT B (19.52:21.51:24.57) (19.00:20.98:24.07))
     (PORT C (18.68:20.58:23.51) (17.90:19.77:22.68))
     (PORT D (7.74:8.53:9.74) (7.50:8.28:9.51))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_10_RNID80A1\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.92:8.73:9.97) (7.67:8.47:9.72))
     (PORT B (6.97:7.68:8.77) (6.69:7.39:8.48))
     (PORT C (17.13:18.87:21.55) (16.48:18.19:20.88))
     (PORT D (13.75:15.15:17.30) (13.44:14.83:17.02))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_4\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.38:13.64:15.58) (12.11:13.38:15.35))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.88:5.60))
     (PORT EN (8.62:9.50:10.85) (8.55:9.44:10.83))
     (PORT ALn (4.70:5.17:5.91) (4.61:5.09:5.85))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_84)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.40:4.85:5.53) (4.33:4.78:5.48))
     (PORT EN (14.23:15.68:17.90) (13.95:15.41:17.68))
     (PORT ALn (4.68:5.16:5.89) (4.60:5.08:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_93\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_25\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.67:5.15:5.88) (4.56:5.04:5.78))
     (PORT B (9.19:10.13:11.57) (8.84:9.77:11.20))
     (PORT C (8.82:9.72:11.10) (8.49:9.38:10.76))
     (PORT D (7.96:8.78:10.02) (7.60:8.39:9.63))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.89:6.50:7.42) (5.65:6.24:7.16))
     (PORT B (2.52:2.78:3.18) (2.43:2.68:3.07))
     (PORT C (6.51:7.18:8.20) (6.28:6.94:7.96))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.34:9.19:10.50) (7.96:8.79:10.09))
     (PORT B (12.41:13.67:15.62) (11.96:13.20:15.15))
     (PORT C (2.25:2.48:2.83) (2.17:2.40:2.75))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.49:7.15:8.17) (6.24:6.89:7.91))
     (PORT CLK (4.64:5.12:5.85) (4.56:5.04:5.78))
     (PORT EN (9.62:10.60:12.11) (9.46:10.44:11.98))
     (PORT ALn (4.84:5.33:6.09) (4.74:5.23:6.01))
     (PORT SLn (13.96:15.39:17.57) (13.70:15.13:17.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_203\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_50)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_RNO\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.96:5.47:6.24) (4.80:5.30:6.08))
     (PORT B (0.53:0.58:0.67) (0.53:0.59:0.67))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.54:5.00:5.71) (4.48:4.95:5.67))
     (PORT EN (15.87:17.48:19.97) (15.55:17.16:19.69))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.17:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.69:0.78) (0.63:0.69:0.79))
     (PORT CLK (4.88:5.37:6.14) (4.76:5.26:6.03))
     (PORT EN (7.79:8.59:9.81) (7.75:8.56:9.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_63\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.51:9.37:10.71) (8.23:9.08:10.42))
     (PORT B (6.38:7.03:8.03) (6.11:6.74:7.73))
     (PORT C (5.04:5.56:6.34) (4.83:5.33:6.12))
     (PORT D (6.58:7.25:8.28) (6.27:6.93:7.95))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_5_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.83:8.63:9.86) (7.59:8.38:9.61))
     (PORT B (2.12:2.34:2.67) (2.06:2.27:2.61))
     (PORT C (5.68:6.26:7.15) (5.54:6.12:7.02))
     (PORT D (2.08:2.29:2.61) (2.02:2.23:2.56))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.04:15.48:17.67) (13.65:15.07:17.30))
     (PORT CLK (4.50:4.96:5.66) (4.43:4.89:5.61))
     (PORT EN (17.50:19.28:22.02) (17.14:18.93:21.72))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.83:9.73:11.11) (8.70:9.61:11.02))
     (PORT CLK (4.71:5.20:5.93) (4.61:5.09:5.85))
     (PORT EN (12.10:13.34:15.23) (11.95:13.20:15.14))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (PORT SLn (11.66:12.87:14.77) (10.43:11.50:13.13))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.99:16.52:18.87) (14.34:15.83:18.17))
     (PORT CLK (4.72:5.20:5.94) (4.61:5.09:5.85))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.24:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_43_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.31:10.26:11.71) (8.90:9.83:11.28))
     (PORT CLK (4.23:4.67:5.33) (4.19:4.63:5.31))
     (PORT ALn (7.04:7.78:8.92) (6.26:6.90:7.88))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_s_390\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.04:3.35:3.83) (2.99:3.30:3.78))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.31:13.56:15.49) (12.04:13.29:15.25))
     (PORT CLK (4.47:4.93:5.63) (4.41:4.86:5.58))
     (PORT EN (8.54:9.41:10.74) (8.47:9.35:10.73))
     (PORT ALn (4.61:5.08:5.81) (4.54:5.02:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.02:6.63:7.57) (5.78:6.38:7.32))
     (PORT B (10.98:12.10:13.82) (10.76:11.88:13.63))
     (PORT C (0.48:0.52:0.60) (0.48:0.53:0.61))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.07:2.28:2.61) (2.02:2.23:2.56))
     (PORT B (5.73:6.32:7.22) (5.59:6.17:7.08))
     (PORT C (4.10:4.52:5.16) (3.95:4.36:5.01))
     (PORT D (1.81:1.99:2.27) (1.89:2.09:2.40))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.72:6.31:7.20) (5.51:6.09:6.98))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_PREADY_0_sqmuxa_3_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.62:7.29:8.33) (6.36:7.02:8.06))
     (PORT B (8.30:9.15:10.45) (8.00:8.84:10.14))
     (PORT C (2.91:3.21:3.67) (2.82:3.12:3.57))
     (PORT D (2.24:2.47:2.82) (2.17:2.39:2.75))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.65:5.12:5.85) (4.54:5.01:5.75))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.87:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.61:5.08:5.80) (4.52:5.00:5.73))
     (PORT EN (9.96:10.98:12.54) (9.80:10.83:12.42))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.17:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_ns_0_0_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.19:2.41:2.76) (2.12:2.34:2.69))
     (PORT B (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT C (4.94:5.44:6.21) (4.76:5.26:6.03))
     (PORT D (3.40:3.75:4.28) (3.29:3.63:4.17))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_0_iv_0_0\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.83:10.83:12.37) (9.42:10.40:11.93))
     (PORT B (0.84:0.93:1.06) (0.87:0.96:1.10))
     (PORT C (6.95:7.66:8.75) (6.94:7.66:8.79))
     (PORT D (9.90:10.91:12.47) (9.51:10.50:12.05))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.94:6.55:7.48) (5.74:6.33:7.27))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT B (8.29:9.14:10.44) (7.95:8.78:10.08))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_drdy_flank_detected_dms1_0_sqmuxa_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.15:5.68:6.48) (4.97:5.48:6.29))
     (PORT B (4.59:5.05:5.77) (4.45:4.92:5.64))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_120\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.30:4.74:5.42) (4.25:4.69:5.38))
     (PORT EN (13.43:14.80:16.90) (13.22:14.59:16.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_102\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.67:5.15:5.88) (4.56:5.03:5.78))
     (PORT B (6.68:7.36:8.40) (6.43:7.10:8.14))
     (PORT C (8.03:8.85:10.11) (7.75:8.56:9.82))
     (PORT D (7.96:8.78:10.02) (7.60:8.39:9.63))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.78:10.78:12.31) (9.33:10.30:11.82))
     (PORT B (12.63:13.92:15.90) (12.13:13.39:15.36))
     (PORT C (4.99:5.50:6.28) (4.82:5.32:6.10))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.55:3.92:4.50))
     (PORT CLK (4.73:5.21:5.95) (4.64:5.13:5.88))
     (PORT EN (16.22:17.87:20.41) (16.02:17.69:20.30))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.12:3.44:3.93) (3.07:3.39:3.89))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_4_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.20:4.63:5.28) (4.03:4.45:5.11))
     (PORT B (16.66:18.36:20.97) (15.97:17.64:20.24))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_MemorySyncState_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.82:10.82:12.36) (9.50:10.49:12.03))
     (PORT B (11.24:12.39:14.14) (10.85:11.98:13.75))
     (PORT C (6.58:7.25:8.28) (6.40:7.07:8.11))
     (PORT D (6.33:6.97:7.96) (6.07:6.71:7.69))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH D Y (2.90:3.19:3.65) (2.98:3.29:3.77))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_1980_i_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.88:16.40:18.73) (14.27:15.75:18.07))
     (PORT CLK (4.69:5.17:5.91) (4.60:5.08:5.83))
     (PORT ALn (10.35:11.43:13.12) (9.22:10.16:11.61))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.33:5.88:6.71) (5.19:5.73:6.58))
     (PORT B (2.08:2.30:2.62) (2.03:2.24:2.57))
     (PORT C (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT D (4.36:4.81:5.49) (4.24:4.68:5.37))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\stamp0_ready_dms1_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.30:2.53:2.89) (2.42:2.67:3.07))
     (IOPATH A Y (0.95:1.05:1.20) (1.04:1.15:1.32))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.16:6.79:7.75) (5.91:6.52:7.48))
     (PORT B (6.62:7.29:8.33) (6.36:7.02:8.06))
     (PORT C (5.79:6.39:7.29) (5.57:6.16:7.06))
     (PORT D (5.07:5.59:6.38) (4.90:5.41:6.21))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_29\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.59:3.96:4.52) (3.53:3.90:4.48))
     (PORT B (16.72:18.43:21.05) (16.09:17.77:20.39))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.92:6.52:7.45) (5.69:6.28:7.21))
     (PORT B (5.67:6.25:7.14) (5.53:6.11:7.01))
     (PORT C (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT D (12.46:13.74:15.69) (11.98:13.23:15.18))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.78:6.37:7.28) (5.64:6.23:7.14))
     (PORT B (6.17:6.80:7.77) (5.96:6.58:7.55))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.02:5.77))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.55:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\MOSI_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.07:8.90:10.16) (7.81:8.62:9.90))
     (PORT B (15.17:16.71:19.09) (14.60:16.12:18.50))
     (PORT C (2.24:2.47:2.83) (2.16:2.39:2.74))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.85:5.35:6.10) (4.70:5.19:5.96))
     (PORT B (9.25:10.20:11.64) (8.76:9.68:11.10))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.60:8.38:9.57) (7.28:8.04:9.22))
     (PORT B (8.87:9.77:11.16) (8.55:9.44:10.83))
     (PORT C (5.79:6.39:7.29) (5.57:6.15:7.06))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.un151_in_enablelto31_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.04:4.46:5.09) (3.89:4.30:4.93))
     (PORT B (4.84:5.34:6.09) (4.65:5.14:5.89))
     (PORT C (6.35:7.00:7.99) (6.15:6.79:7.79))
     (PORT D (8.06:8.88:10.14) (7.70:8.50:9.76))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_205\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_47_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.25:6.89:7.86) (6.04:6.67:7.65))
     (PORT B (17.04:18.78:21.45) (16.58:18.31:21.01))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.49:7.15:8.17) (6.29:6.94:7.97))
     (PORT B (6.67:7.35:8.40) (6.38:7.04:8.08))
     (PORT C (7.07:7.79:8.90) (6.76:7.46:8.56))
     (PORT D (10.12:11.16:12.74) (9.80:10.82:12.41))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_dms2_cs\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.40:7.06:8.06) (6.15:6.80:7.80))
     (PORT CLK (4.47:4.93:5.63) (4.41:4.87:5.58))
     (PORT EN (8.22:9.05:10.34) (8.17:9.02:10.35))
     (PORT ALn (4.60:5.06:5.78) (4.54:5.01:5.75))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_144\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.43:4.88:5.57) (4.50:4.96:5.70))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_46_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.88:13.09:14.95) (11.43:12.62:14.48))
     (PORT CLK (4.29:4.73:5.40) (4.23:4.68:5.37))
     (PORT ALn (7.43:8.21:9.42) (6.59:7.26:8.30))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.88:5.37:6.14) (4.72:5.21:5.98))
     (PORT B (22.15:24.42:27.88) (21.63:23.88:27.40))
     (PORT C (13.35:14.72:16.81) (12.86:14.20:16.30))
     (PORT D (7.79:8.58:9.80) (7.50:8.28:9.50))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.55:5.02:5.73) (4.46:4.92:5.65))
     (PORT EN (10.16:11.20:12.79) (9.99:11.03:12.66))
     (PORT ALn (4.84:5.34:6.10) (4.74:5.24:6.01))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_presetn_inv\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.15:8.98:10.26) (7.83:8.65:9.92))
     (PORT B (10.28:11.33:12.94) (9.90:10.93:12.54))
     (PORT C (3.57:3.93:4.49) (3.46:3.82:4.38))
     (PORT D (10.07:11.10:12.67) (9.45:10.43:11.97))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.28:4.72:5.39) (4.15:4.58:5.26))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/async_state_17_iv_0_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.92:6.53:7.45) (5.71:6.30:7.23))
     (PORT B (3.55:3.91:4.47) (3.54:3.91:4.49))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/prescaler\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.69:0.80))
     (PORT CLK (4.49:4.95:5.65) (4.41:4.87:5.59))
     (PORT ALn (4.66:5.14:5.87) (4.60:5.07:5.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.65:4.03:4.60) (3.60:3.98:4.57))
     (PORT B (10.30:11.35:12.96) (9.89:10.92:12.53))
     (PORT C (6.26:6.89:7.87) (6.08:6.71:7.70))
     (PORT D (6.69:7.37:8.41) (6.40:7.06:8.10))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.06:3.38:3.85) (3.01:3.32:3.81))
     (PORT B (17.10:18.85:21.52) (16.42:18.13:20.80))
     (PORT C (2.13:2.35:2.69) (2.11:2.33:2.68))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.10:3.41:3.90) (3.05:3.37:3.87))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.32:8.07:9.21) (7.05:7.79:8.94))
     (PORT B (4.95:5.46:6.23) (4.77:5.27:6.05))
     (PORT C (8.17:9.01:10.29) (7.83:8.65:9.92))
     (PORT D (25.68:28.30:32.32) (25.20:27.82:31.92))
     (IOPATH A Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_139\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.24:9.08:10.37) (8.15:8.99:10.32))
     (PORT CLK (4.80:5.29:6.04) (4.68:5.17:5.93))
     (PORT EN (8.95:9.86:11.26) (8.81:9.73:11.17))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (PORT SLn (15.83:17.48:20.05) (14.29:15.75:17.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\RXSM_SODS_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.92:4.32:4.93) (4.07:4.50:5.16))
     (IOPATH A Y (1.18:1.30:1.49) (1.46:1.61:1.85))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2_0_sqmuxa_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.86:0.95:1.08) (0.88:0.97:1.12))
     (PORT B (6.42:7.07:8.08) (6.16:6.80:7.81))
     (PORT C (7.57:8.34:9.53) (7.25:8.01:9.19))
     (PORT D (6.85:7.55:8.62) (6.59:7.27:8.34))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\debug_led_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (9.25:10.19:11.64) (8.91:9.83:11.28))
     (PORT C (7.31:8.06:9.20) (7.04:7.78:8.92))
     (PORT D (10.62:11.71:13.37) (10.14:11.19:12.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.56:2.82:3.22) (2.58:2.85:3.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_component_state_9_i_o2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.77:10.77:12.30) (9.49:10.48:12.02))
     (PORT B (3.13:3.45:3.94) (3.07:3.39:3.89))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.79:7.48:8.54) (6.79:7.50:8.60))
     (PORT CLK (4.48:4.94:5.64) (4.40:4.86:5.57))
     (PORT EN (9.59:10.57:12.08) (9.52:10.51:12.06))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.40:8.16:9.32) (7.15:7.89:9.05))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_135\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un45_async_state_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.10:4.51:5.15) (3.99:4.40:5.05))
     (PORT B (6.59:7.27:8.30) (6.31:6.96:7.99))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.77:6.36:7.27) (5.57:6.15:7.05))
     (PORT B (8.88:9.79:11.18) (8.39:9.26:10.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.80:6.39:7.30) (5.61:6.19:7.10))
     (PORT B (6.01:6.63:7.57) (5.78:6.38:7.32))
     (PORT C (6.32:6.97:7.96) (6.13:6.77:7.77))
     (PORT D (6.50:7.16:8.18) (6.26:6.91:7.93))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.53:0.61) (0.49:0.54:0.62))
     (PORT B (6.45:7.11:8.12) (6.14:6.78:7.78))
     (PORT C (7.49:8.25:9.42) (7.30:8.06:9.25))
     (PORT D (2.08:2.29:2.62) (2.02:2.23:2.56))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT B (4.18:4.61:5.26) (4.03:4.44:5.10))
     (PORT C (11.88:13.09:14.95) (11.67:12.88:14.78))
     (IOPATH A Y (2.76:3.04:3.48) (2.89:3.19:3.66))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.50:4.96:5.67) (4.41:4.87:5.59))
     (PORT EN (9.96:10.98:12.54) (9.80:10.83:12.42))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.17:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.34:2.67) (2.11:2.33:2.67))
     (PORT B (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT C (6.09:6.71:7.66) (5.85:6.46:7.41))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.53:0.61) (0.49:0.54:0.62))
     (PORT B (5.82:6.42:7.33) (5.59:6.17:7.08))
     (PORT C (8.85:9.76:11.14) (8.42:9.29:10.66))
     (PORT D (8.48:9.35:10.68) (8.19:9.05:10.38))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.67) (2.82:3.12:3.57))
     (PORT B (6.42:7.07:8.08) (6.16:6.80:7.81))
     (PORT C (6.68:7.36:8.41) (6.40:7.07:8.11))
     (PORT D (6.77:7.47:8.53) (6.50:7.18:8.24))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.38:4.83:5.51) (4.33:4.78:5.48))
     (PORT EN (11.78:12.98:14.83) (11.61:12.82:14.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\stamp0_spi_dms2_cs_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.22:2.45:2.79) (2.16:2.38:2.73))
     (PORT B (24.57:27.08:30.92) (23.72:26.19:30.05))
     (PORT C (13.55:14.93:17.05) (13.09:14.45:16.58))
     (PORT D (9.56:10.54:12.04) (9.19:10.15:11.65))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNIA97L\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.30:3.77) (2.93:3.23:3.71))
     (PORT B (3.04:3.35:3.83) (3.03:3.34:3.83))
     (PORT C (2.97:3.27:3.74) (2.92:3.22:3.69))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.60:5.07:5.79) (4.53:5.00:5.74))
     (PORT EN (9.25:10.19:11.64) (9.17:10.12:11.61))
     (PORT ALn (4.79:5.28:6.03) (4.71:5.20:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_30\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.24:11.29:12.89) (9.85:10.88:12.48))
     (PORT B (15.81:17.42:19.90) (15.19:16.77:19.24))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.06:1.17:1.34) (1.07:1.18:1.36))
     (PORT B (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT C (6.43:7.09:8.09) (6.15:6.79:7.79))
     (PORT D (2.85:3.14:3.59) (2.79:3.08:3.53))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.09:6.71:7.66) (5.86:6.47:7.43))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.83:15.24:17.40) (13.48:14.88:17.07))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (8.40:9.26:10.57) (8.39:9.26:10.63))
     (PORT ALn (4.88:5.38:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/new_avail_0_sqmuxa_1_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.22:4.65:5.31) (4.16:4.60:5.27))
     (PORT B (3.03:3.34:3.82) (2.98:3.29:3.78))
     (PORT C (6.02:6.63:7.57) (5.76:6.36:7.30))
     (PORT D (7.28:8.02:9.16) (7.04:7.78:8.92))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_o2\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.90:3.20:3.65) (2.81:3.10:3.56))
     (PORT B (9.17:10.11:11.55) (9.10:10.04:11.52))
     (PORT C (2.17:2.40:2.74) (2.11:2.33:2.68))
     (PORT D (6.87:7.58:8.65) (6.58:7.26:8.33))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_150\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.95:12.07:13.78) (10.69:11.80:13.54))
     (PORT B (11.22:12.37:14.12) (10.92:12.05:13.83))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNI8TKQ\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.25:3.72) (2.89:3.19:3.66))
     (PORT B (3.00:3.31:3.77) (2.94:3.24:3.72))
     (PORT C (2.87:3.16:3.61) (2.85:3.15:3.61))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.24:3.57:4.08) (3.16:3.48:4.00))
     (PORT B (2.09:2.30:2.62) (2.07:2.29:2.62))
     (PORT C (4.03:4.44:5.07) (3.89:4.29:4.92))
     (PORT D (15.44:17.02:19.43) (14.84:16.39:18.81))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.31:7.20) (5.56:6.13:7.04))
     (PORT B (22.03:24.28:27.72) (21.46:23.70:27.19))
     (PORT C (10.86:11.96:13.66) (10.33:11.40:13.08))
     (PORT D (11.67:12.86:14.69) (11.20:12.37:14.19))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.21:4.64:5.30) (4.04:4.46:5.12))
     (PORT B (2.97:3.28:3.74) (2.92:3.22:3.70))
     (PORT C (13.42:14.79:16.89) (12.93:14.28:16.38))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB7\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.75:3.03:3.46) (2.90:3.20:3.67))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.75:9.65:11.02) (8.68:9.59:11.00))
     (PORT CLK (4.68:5.16:5.89) (4.60:5.08:5.82))
     (PORT EN (9.41:10.37:11.84) (9.27:10.24:11.75))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (PORT SLn (12.08:13.31:15.20) (11.90:13.14:15.07))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_22\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.78:6.37:7.28) (5.59:6.17:7.08))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.76:0.87))
     (PORT CLK (4.72:5.21:5.95) (4.63:5.11:5.86))
     (PORT EN (13.87:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB8\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.62:2.89:3.30) (2.70:2.98:3.42))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.75:5.24:5.98) (4.56:5.04:5.78))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.86))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.22) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.22:4.65:5.31) (4.16:4.59:5.27))
     (PORT ALn (6.86:7.55:8.63) (6.82:7.53:8.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_57_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.60:12.78:14.60) (11.44:12.63:14.49))
     (PORT ALn (6.52:7.19:8.21) (6.51:7.18:8.24))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/prescaler\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.49:4.95:5.65) (4.41:4.87:5.59))
     (PORT ALn (4.66:5.14:5.87) (4.59:5.07:5.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.50:7.16:8.18) (6.20:6.85:7.86))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.40:4.85:5.53) (4.33:4.78:5.48))
     (PORT EN (14.23:15.68:17.90) (13.95:15.41:17.68))
     (PORT ALn (4.68:5.16:5.89) (4.60:5.08:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_63\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.12:3.44:3.93) (3.07:3.39:3.89))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.93:6.54:7.46) (5.74:6.34:7.28))
     (PORT B (3.12:3.44:3.93) (3.07:3.39:3.89))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_5)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.43:7.09:8.10) (6.24:6.89:7.91))
     (PORT B (3.04:3.35:3.83) (2.98:3.29:3.77))
     (PORT C (7.71:8.50:9.70) (7.39:8.16:9.37))
     (PORT D (5.86:6.45:7.37) (5.61:6.19:7.11))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.54:2.80:3.19) (2.60:2.88:3.30))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_136\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.26:11.31:12.91) (9.92:10.96:12.57))
     (PORT B (6.36:7.01:8.01) (6.20:6.85:7.85))
     (PORT C (6.73:7.41:8.47) (6.50:7.17:8.23))
     (PORT D (9.36:10.32:11.78) (9.00:9.93:11.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_51_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.55:7.22:8.24) (6.56:7.24:8.31))
     (PORT ALn (8.18:9.02:10.30) (8.14:8.99:10.32))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.91) (0.70:0.77:0.89))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.03:5.77))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_presetn_inv_RNIK8BR\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.34:2.67) (2.07:2.28:2.62))
     (PORT B (3.61:3.98:4.54) (3.48:3.84:4.41))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_8\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_234\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.43:4.88:5.57) (4.35:4.81:5.52))
     (PORT EN (6.87:7.57:8.64) (6.87:7.59:8.70))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.76:6.35:7.25) (5.59:6.17:7.08))
     (PORT B (4.08:4.50:5.14) (3.88:4.29:4.92))
     (PORT C (0.85:0.94:1.08) (0.88:0.97:1.11))
     (PORT D (8.31:9.16:10.46) (8.00:8.84:10.14))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.06:9.99:11.41) (8.67:9.57:10.98))
     (PORT B (15.17:16.72:19.09) (14.60:16.12:18.50))
     (PORT C (3.18:3.51:4.01) (3.09:3.41:3.92))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.34:6.99:7.98) (6.10:6.73:7.72))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (9.13:10.06:11.49) (9.06:10.01:11.48))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_64)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.26:3.59:4.11) (3.16:3.49:4.00))
     (PORT B (0.49:0.54:0.62) (0.50:0.55:0.63))
     (PORT C (8.83:9.73:11.12) (8.64:9.54:10.95))
     (PORT D (10.61:11.70:13.36) (10.47:11.56:13.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_24\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.75:6.33:7.23) (5.55:6.13:7.03))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_24_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.78:12.98:14.83) (11.62:12.83:14.72))
     (PORT ALn (8.11:8.93:10.20) (8.06:8.90:10.21))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:6.55:7.48) (5.68:6.27:7.20))
     (PORT B (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT C (9.51:10.48:11.96) (9.35:10.32:11.84))
     (PORT D (11.25:12.39:14.15) (11.07:12.22:14.02))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.02:6.64:7.58) (5.80:6.40:7.35))
     (PORT B (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT C (10.98:12.10:13.82) (10.76:11.88:13.63))
     (PORT D (9.82:10.82:12.36) (9.64:10.65:12.22))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/async_prescaler_count_5\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:2.69:3.07) (2.34:2.59:2.97))
     (PORT B (3.36:3.71:4.23) (3.24:3.57:4.10))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (24.30:26.78:30.58) (23.12:25.52:29.29))
     (PORT CLK (4.31:4.75:5.42) (4.25:4.70:5.39))
     (PORT EN (8.53:9.40:10.74) (8.47:9.35:10.73))
     (PORT ALn (4.58:5.05:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.08:4.50:5.14) (3.96:4.37:5.02))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.45:4.91:5.61) (4.24:4.68:5.38))
     (PORT B (3.14:3.46:3.95) (3.13:3.46:3.97))
     (PORT C (5.93:6.54:7.47) (5.67:6.26:7.18))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/status_dms1_overwrittenVal_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.15:5.68:6.49) (4.97:5.48:6.29))
     (PORT B (3.47:3.83:4.37) (3.43:3.79:4.35))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_10\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.15:6.78:7.74) (5.92:6.54:7.50))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/mosi_cl\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.40:4.84:5.53) (4.32:4.78:5.48))
     (PORT ALn (4.59:5.06:5.77) (4.52:4.99:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.96:13.18:15.06) (11.33:12.51:14.35))
     (PORT CLK (4.65:5.13:5.85) (4.58:5.06:5.81))
     (PORT EN (10.09:11.12:12.70) (9.98:11.02:12.65))
     (PORT ALn (4.70:5.18:5.92) (4.62:5.10:5.85))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_13_i_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.23:6.87:7.84) (5.96:6.58:7.55))
     (PORT B (2.91:3.21:3.67) (2.82:3.12:3.58))
     (PORT C (2.11:2.33:2.66) (2.08:2.30:2.64))
     (PORT D (4.52:4.98:5.69) (4.37:4.83:5.54))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_o2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.66:17.26:19.71) (15.25:16.84:19.32))
     (PORT B (12.46:13.73:15.68) (12.24:13.51:15.50))
     (PORT C (14.08:15.52:17.73) (13.80:15.24:17.49))
     (PORT D (16.72:18.43:21.05) (15.94:17.60:20.20))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH D Y (2.73:3.33:3.81) (2.89:3.45:3.95))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_async_cycles\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.51:4.97:5.67) (4.42:4.88:5.60))
     (PORT EN (7.13:7.86:8.98) (7.11:7.86:9.01))
     (PORT ALn (4.60:5.06:5.78) (4.53:5.01:5.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.78:20.69:23.63) (17.82:19.68:22.58))
     (PORT CLK (4.56:5.03:5.74) (4.46:4.92:5.65))
     (PORT EN (12.57:13.86:15.82) (12.40:13.69:15.70))
     (PORT ALn (4.87:5.36:6.13) (4.75:5.25:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.05:5.77) (4.49:4.95:5.68))
     (PORT EN (10.09:11.12:12.69) (9.90:10.93:12.55))
     (PORT ALn (4.88:5.38:6.15) (4.78:5.28:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PSELSBUS_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.63:8.41:9.60) (7.55:8.33:9.56))
     (PORT B (5.92:6.53:7.46) (5.94:6.56:7.52))
     (PORT C (3.44:3.79:4.33) (3.27:3.61:4.15))
     (PORT D (6.77:7.47:8.53) (6.79:7.49:8.60))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.65:7.33:8.37) (6.69:7.38:8.47))
     (PORT CLK (4.73:5.21:5.95) (4.63:5.11:5.86))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.89:7.60:8.67) (6.58:7.26:8.33))
     (PORT CLK (4.90:5.40:6.16) (4.78:5.28:6.06))
     (PORT EN (11.41:12.57:14.35) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer_0_sqmuxa_1_0_o2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:3.65:4.16) (3.20:3.53:4.05))
     (PORT B (4.17:4.59:5.24) (4.01:4.43:5.08))
     (PORT C (3.01:3.32:3.79) (2.90:3.20:3.67))
     (PORT D (2.16:2.38:2.72) (2.09:2.31:2.65))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:3.55:4.05) (3.19:3.52:4.04))
     (PORT B (9.33:10.28:11.74) (8.91:9.84:11.29))
     (PORT C (2.17:2.39:2.73) (2.10:2.31:2.65))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\adc_clk_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.28:17.57:20.35) (16.51:37.19:43.38))
     (IOPATH OIN_VDD PAD_P (12.19:13.18:15.26) (14.38:15.54:18.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\adc_clk_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (3.44:3.79:4.32) (3.08:3.40:3.90))
     (PORT EIN_P (3.41:3.76:4.29) (3.05:3.36:3.86))
     (IOPATH EIN_P EIN_VDD (8.21:9.20:11.16) (9.11:10.19:12.29))
     (IOPATH OIN_P OIN_VDD (6.19:6.94:8.41) (7.22:8.08:9.75))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.10:6.72:7.68) (5.85:6.46:7.41))
     (PORT B (4.14:4.56:5.21) (3.98:4.39:5.04))
     (PORT C (5.18:5.71:6.52) (4.97:5.49:6.30))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg_RNIJ7VC\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.43:9.29:10.61) (8.10:8.94:10.26))
     (PORT B (16.05:17.69:20.20) (15.46:17.07:19.58))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un85_paddr_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT B (2.14:2.36:2.69) (2.08:2.30:2.64))
     (PORT C (3.28:3.61:4.13) (3.20:3.53:4.05))
     (PORT D (2.87:3.17:3.62) (2.81:3.10:3.56))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_73)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.25:3.59:4.10) (3.21:3.54:4.06))
     (PORT B (4.30:4.73:5.41) (4.13:4.56:5.23))
     (PORT C (3.06:3.37:3.85) (3.06:3.38:3.88))
     (PORT D (3.62:3.99:4.56) (3.54:3.91:4.48))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH D Y (2.47:2.73:3.11) (2.61:2.88:3.31))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.93:6.53:7.46) (5.72:6.31:7.24))
     (PORT B (11.86:13.07:14.93) (11.43:12.62:14.48))
     (PORT C (17.59:19.39:22.14) (16.95:18.72:21.48))
     (PORT D (7.03:7.75:8.85) (6.79:7.50:8.60))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.68:5.16:5.89) (4.60:5.07:5.82))
     (PORT EN (10.56:11.64:13.29) (10.41:11.49:13.19))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.51:4.97:5.68) (4.43:4.89:5.61))
     (PORT EN (10.17:11.21:12.80) (10.07:11.12:12.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.13:4.55:5.20) (3.99:4.41:5.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_51_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.44:3.93) (3.07:3.39:3.88))
     (PORT B (14.78:16.29:18.60) (14.16:15.63:17.93))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.76:5.25:5.99) (4.66:5.14:5.90))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.87:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/async_state_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.33:2.66) (2.11:2.33:2.67))
     (PORT B (5.92:6.52:7.45) (5.71:6.30:7.23))
     (PORT C (0.55:0.61:0.70) (0.54:0.60:0.68))
     (PORT D (6.29:6.94:7.92) (6.05:6.69:7.67))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (2.52:3.25:3.71) (2.67:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.83:5.33:6.08) (4.61:5.09:5.84))
     (PORT CLK (4.57:5.04:5.75) (4.50:4.97:5.70))
     (PORT EN (7.79:8.58:9.80) (7.75:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.80:7.50:8.56) (6.59:7.27:8.34))
     (PORT B (5.81:6.40:7.31) (5.69:6.28:7.21))
     (PORT C (2.11:2.32:2.65) (2.04:2.25:2.58))
     (PORT D (7.90:8.71:9.95) (7.61:8.40:9.64))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_12\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.88:6.48:7.40) (5.71:6.30:7.23))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynceventpulldowncounter\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.69:0.80))
     (PORT CLK (4.34:4.79:5.46) (4.29:4.74:5.44))
     (PORT ALn (4.49:4.95:5.65) (4.45:4.91:5.63))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\stamp0_spi_dms2_cs_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\stamp0_spi_dms2_cs_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (6.54:7.21:8.24) (6.68:7.37:8.46))
     (PORT EIN_P (6.52:7.18:8.20) (6.65:7.35:8.43))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.44:7.10:8.11) (6.19:6.83:7.84))
     (PORT CLK (4.90:5.40:6.17) (4.79:5.28:6.06))
     (PORT EN (11.41:12.57:14.35) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_RNIG01L3\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.22:4.65:5.31) (4.09:4.52:5.18))
     (PORT B (5.74:6.33:7.23) (5.54:6.12:7.02))
     (PORT C (4.96:5.47:6.24) (4.81:5.31:6.10))
     (PORT D (4.79:5.28:6.03) (4.62:5.10:5.86))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_0_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/async_state_1_sqmuxa_i_o3_RNINQM71\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.61:5.08:5.80) (4.44:4.90:5.62))
     (PORT B (3.51:3.87:4.42) (3.39:3.75:4.30))
     (PORT C (2.88:3.17:3.62) (2.81:3.10:3.56))
     (PORT D (6.10:6.72:7.68) (5.84:6.45:7.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_11\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (16.10:17.74:20.26) (15.34:16.93:19.43))
     (PORT B (7.33:8.08:9.23) (7.08:7.82:8.97))
     (PORT C (13.95:15.38:17.56) (13.71:15.13:17.36))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.62:6.19:7.07) (5.44:6.01:6.89))
     (PORT B (2.12:2.34:2.67) (2.11:2.33:2.67))
     (PORT C (2.86:3.16:3.60) (2.80:3.09:3.55))
     (PORT D (2.19:2.41:2.76) (2.13:2.35:2.69))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_36\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.53:9.40:10.73) (8.22:9.08:10.42))
     (PORT B (8.11:8.93:10.20) (7.82:8.63:9.90))
     (PORT C (11.66:12.85:14.67) (11.24:12.41:14.24))
     (PORT D (10.84:11.95:13.64) (10.39:11.47:13.16))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.13:2.35:2.68) (2.08:2.29:2.63))
     (PORT B (4.76:5.25:5.99) (4.60:5.08:5.83))
     (PORT C (4.19:4.62:5.27) (4.11:4.53:5.20))
     (PORT D (6.33:6.98:7.97) (6.10:6.73:7.72))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.76:5.25:6.00) (4.66:5.15:5.91))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.86:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.32:4.76:5.44) (4.15:4.59:5.26))
     (PORT B (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT C (8.79:9.69:11.06) (8.57:9.46:10.86))
     (PORT D (7.25:7.99:9.13) (7.21:7.96:9.13))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_101\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.46:4.91:5.61) (4.40:4.85:5.57))
     (PORT EN (6.85:7.54:8.62) (6.84:7.55:8.66))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.84:0.92:1.05) (0.85:0.94:1.08))
     (PORT B (14.48:15.96:18.23) (14.21:15.69:18.00))
     (PORT C (11.91:13.13:14.99) (11.81:13.04:14.96))
     (PORT D (9.70:10.69:12.21) (9.30:10.27:11.79))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_76)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/async_prescaler_count_5\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.10:1.21:1.39) (1.10:1.22:1.40))
     (PORT B (0.54:0.59:0.68) (0.53:0.58:0.67))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (3.07:3.38:3.86) (3.21:3.54:4.07))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.28:6.93:7.91) (6.00:6.62:7.60))
     (PORT B (0.52:0.57:0.65) (0.51:0.57:0.65))
     (PORT C (6.55:7.22:8.25) (6.32:6.98:8.01))
     (PORT D (2.08:2.29:2.62) (2.02:2.23:2.56))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.43:4.88:5.57) (4.35:4.81:5.52))
     (PORT ALn (4.94:5.44:6.22) (5.01:5.53:6.35))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.55:7.22:8.25) (6.32:6.97:8.00))
     (PORT CLK (4.77:5.26:6.01) (4.67:5.15:5.91))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.93:14.25:16.27) (12.56:13.87:15.92))
     (PORT CLK (4.68:5.16:5.89) (4.58:5.06:5.81))
     (PORT EN (6.69:7.37:8.42) (6.68:7.38:8.46))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB2\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.68:2.96:3.38) (2.83:3.12:3.58))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_213\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE AND2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (8.45:9.32:10.64) (8.14:8.99:10.31))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un76_paddr_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.36:2.69) (2.08:2.30:2.64))
     (PORT B (3.28:3.61:4.13) (3.20:3.53:4.05))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.69:6.28:7.17) (5.52:6.09:6.99))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_28)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT ALn (4.62:5.09:5.82) (4.55:5.02:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_88)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_s_31\\)
 (DELAY
  (ABSOLUTE
     (PORT B (14.90:16.42:18.75) (14.34:15.83:18.16))
     (PORT C (8.88:9.79:11.18) (8.39:9.26:10.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg_1_sqmuxa_i_0_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.17:3.62) (2.81:3.10:3.56))
     (PORT B (9.07:9.99:11.41) (8.64:9.54:10.95))
     (PORT C (14.09:15.52:17.73) (13.81:15.24:17.49))
     (PORT D (16.10:17.74:20.26) (15.34:16.93:19.43))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_59_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.42:3.77:4.31) (3.42:3.77:4.33))
     (PORT B (12.77:14.08:16.07) (12.19:13.46:15.44))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:7.21:8.24) (6.36:7.02:8.05))
     (PORT B (9.81:10.81:12.35) (9.49:10.48:12.03))
     (PORT C (0.47:0.52:0.59) (0.48:0.53:0.60))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.91:5.41:6.17) (4.72:5.21:5.98))
     (PORT B (3.25:3.58:4.09) (3.10:3.43:3.93))
     (PORT C (10.93:12.04:13.75) (10.48:11.58:13.28))
     (PORT D (18.52:20.41:23.31) (18.34:20.25:23.24))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (2.90:3.19:3.65) (2.98:3.29:3.77))
     (IOPATH D Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.59:0.64:0.74) (0.57:0.63:0.72))
     (PORT B (6.42:7.08:8.08) (6.14:6.78:7.77))
     (PORT C (2.11:2.32:2.65) (2.04:2.25:2.58))
     (PORT D (3.37:3.71:4.24) (3.27:3.61:4.15))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.02:5.77))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.56:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_19_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.56:12.74:14.56) (11.37:12.55:14.40))
     (PORT ALn (4.81:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.80:1.98:2.26) (1.89:2.08:2.39))
     (PORT B (4.09:4.50:5.14) (3.94:4.35:5.00))
     (PORT C (5.69:6.27:7.16) (5.56:6.13:7.04))
     (PORT D (2.18:2.40:2.74) (2.10:2.32:2.66))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_230\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.81:7.51:8.57) (6.54:7.22:8.28))
     (PORT CLK (4.32:4.76:5.44) (4.28:4.72:5.42))
     (PORT ALn (13.34:14.70:16.79) (13.08:14.44:16.57))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_21\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.12:4.54:5.19) (3.99:4.41:5.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\adc_start_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un76_paddr_0_a2_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.44:8.20:9.36) (7.40:8.17:9.37))
     (PORT B (9.54:10.52:12.01) (9.42:10.41:11.94))
     (PORT C (2.16:2.39:2.72) (2.16:2.38:2.73))
     (PORT D (1.97:2.17:2.48) (2.03:2.24:2.57))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_112\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.93:9.84:11.24) (8.52:9.41:10.79))
     (PORT B (3.36:3.71:4.23) (3.24:3.57:4.10))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.06:7.79:8.89) (6.77:7.47:8.57))
     (PORT B (6.45:7.10:8.11) (6.25:6.90:7.92))
     (PORT C (10.15:11.19:12.78) (9.77:10.78:12.37))
     (PORT D (5.49:6.05:6.90) (5.27:5.82:6.68))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.51:7.18:8.20) (6.24:6.89:7.90))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (12.17:13.41:15.31) (11.91:13.15:15.09))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_component_state_9_i_o2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.49:4.94:5.65) (4.32:4.77:5.47))
     (PORT B (4.77:5.25:6.00) (4.54:5.01:5.75))
     (PORT C (2.23:2.46:2.81) (2.21:2.44:2.80))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.98:9.90:11.30) (8.89:9.82:11.26))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (6.86:7.56:8.64) (6.84:7.55:8.66))
     (PORT ALn (4.71:5.19:5.92) (4.62:5.11:5.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.06:9.98:11.40) (8.73:9.63:11.05))
     (PORT B (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT C (8.12:8.95:10.22) (7.81:8.62:9.90))
     (PORT D (9.77:10.77:12.30) (9.39:10.37:11.90))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.47:7.13:8.15) (6.30:6.96:7.98))
     (PORT B (0.48:0.53:0.61) (0.49:0.54:0.62))
     (PORT C (9.81:10.81:12.35) (9.49:10.48:12.03))
     (PORT D (12.09:13.33:15.22) (11.82:13.05:14.97))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_s\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.06:3.37:3.85) (3.02:3.33:3.83))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_40_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.85:6.44:7.36) (5.66:6.25:7.17))
     (PORT B (14.82:16.34:18.66) (14.44:15.95:18.30))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\adc_clk_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.64:10.63:12.14) (9.25:10.21:11.72))
     (PORT B (2.08:2.29:2.62) (2.06:2.28:2.62))
     (PORT C (3.38:3.73:4.26) (3.35:3.70:4.24))
     (PORT D (6.58:7.25:8.28) (6.37:7.04:8.07))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.22:4.65:5.31) (4.17:4.61:5.29))
     (PORT ALn (4.82:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.40:2.74) (2.11:2.33:2.68))
     (PORT B (12.61:13.90:15.88) (12.13:13.39:15.37))
     (PORT C (2.07:2.28:2.60) (2.06:2.27:2.60))
     (PORT D (7.49:8.26:9.43) (7.24:7.99:9.17))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.62:9.50:10.85) (8.51:9.39:10.78))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (17.21:18.96:21.65) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.37:7.02:8.02) (6.15:6.79:7.79))
     (PORT B (6.30:6.94:7.93) (6.05:6.68:7.66))
     (PORT C (7.71:8.50:9.70) (7.39:8.16:9.37))
     (PORT D (5.86:6.45:7.37) (5.61:6.19:7.10))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.76:15.17:17.32) (13.08:14.44:16.57))
     (PORT CLK (4.49:4.95:5.65) (4.42:4.88:5.59))
     (PORT EN (9.15:10.09:11.52) (9.07:10.01:11.49))
     (PORT ALn (4.79:5.28:6.03) (4.71:5.20:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_57\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.11:11.14:12.72) (9.72:10.73:12.31))
     (PORT B (5.99:6.60:7.54) (5.77:6.37:7.31))
     (PORT C (6.40:7.06:8.06) (6.17:6.81:7.81))
     (PORT D (7.27:8.01:9.14) (6.96:7.69:8.82))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D P (3.33:4.10:4.68) (3.55:4.26:4.89))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.81:3.10:3.55))
     (PORT B (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT C (4.08:4.50:5.14) (3.96:4.37:5.01))
     (PORT D (8.28:9.13:10.42) (8.00:8.84:10.14))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.68:4.05:4.63) (3.62:4.00:4.59))
     (PORT B (8.39:9.25:10.56) (8.06:8.90:10.21))
     (PORT C (5.33:5.87:6.70) (5.14:5.67:6.51))
     (PORT D (6.41:7.06:8.07) (6.14:6.77:7.77))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (17.35:19.12:21.83) (16.93:18.70:21.45))
     (PORT ALn (4.88:5.38:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.28:2.51:2.87) (2.21:2.44:2.80))
     (PORT B (13.68:15.08:17.22) (13.19:14.57:16.72))
     (PORT C (7.93:8.74:9.98) (7.64:8.44:9.68))
     (PORT D (10.65:11.74:13.40) (10.30:11.37:13.04))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH D Y (2.47:2.73:3.11) (2.61:2.88:3.31))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.95:4.35:4.97) (3.83:4.23:4.86))
     (PORT B (6.04:6.65:7.60) (5.79:6.39:7.33))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.75:0.86))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.86))
     (PORT EN (13.88:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[0\]_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.45:4.91:5.61) (4.38:4.83:5.55))
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.87))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\stamp0_ready_dms2_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.04:2.24:2.56) (2.15:2.38:2.73))
     (IOPATH A Y (0.92:1.01:1.16) (1.00:1.10:1.26))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_215\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.93:8.74:9.99) (7.68:8.48:9.73))
     (PORT B (2.08:2.29:2.62) (2.06:2.28:2.62))
     (PORT C (6.40:7.05:8.05) (6.14:6.78:7.78))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.61:8.39:9.58) (7.40:8.17:9.37))
     (PORT B (3.00:3.30:3.77) (2.94:3.25:3.72))
     (PORT C (6.17:6.80:7.76) (5.90:6.52:7.48))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.79:6.38:7.29) (5.60:6.18:7.09))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_19_rs_RNIE5UN\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.82) (3.01:3.32:3.81))
     (PORT B (3.00:3.30:3.77) (2.93:3.23:3.71))
     (PORT C (3.04:3.35:3.83) (2.97:3.28:3.77))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_45_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.14:4.57:5.21) (4.01:4.43:5.08))
     (PORT B (14.20:15.65:17.87) (13.68:15.11:17.34))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_209\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_RNIJVOS\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.87:6.70) (5.14:5.68:6.52))
     (PORT B (7.87:8.67:9.90) (7.63:8.43:9.67))
     (PORT C (8.35:9.20:10.50) (7.93:8.76:10.05))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.81:11.91:13.60) (10.47:11.56:13.26))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (17.21:18.96:21.66) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.41:6.18) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (5.92:6.53:7.45) (5.71:6.30:7.23))
     (PORT C (8.41:9.27:10.59) (7.99:8.82:10.12))
     (PORT D (6.37:7.02:8.02) (6.11:6.75:7.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.56:2.82:3.22) (2.58:2.85:3.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.20:4.09:4.67) (3.43:4.18:4.80))
     (IOPATH C S (4.17:5.17:5.90) (4.50:5.50:6.31))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.65:18.35:20.96) (15.86:17.51:20.09))
     (PORT CLK (4.35:4.80:5.48) (4.30:4.75:5.45))
     (PORT EN (8.85:9.75:11.14) (8.79:9.71:11.14))
     (PORT ALn (4.50:4.96:5.66) (4.44:4.91:5.63))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.88))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.32:11.37:12.99) (10.14:11.19:12.84))
     (PORT CLK (4.61:5.09:5.81) (4.54:5.01:5.75))
     (PORT EN (10.93:12.04:13.75) (10.74:11.86:13.61))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.92:6.52:7.45) (5.69:6.28:7.21))
     (PORT B (5.67:6.25:7.14) (5.53:6.11:7.01))
     (PORT C (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT D (11.41:12.57:14.36) (11.04:12.19:13.99))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/async_state_0_sqmuxa\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.74:9.63:11.00) (8.50:9.38:10.77))
     (PORT B (3.71:4.09:4.67) (3.64:4.02:4.61))
     (PORT C (3.61:3.98:4.54) (3.58:3.95:4.53))
     (PORT D (6.43:7.09:8.10) (6.13:6.77:7.76))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchronizerInterrupt\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.88:5.60))
     (PORT EN (13.55:14.94:17.06) (13.26:14.64:16.80))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.88:11.98:13.69) (10.24:11.31:12.97))
     (PORT CLK (4.51:4.97:5.68) (4.45:4.92:5.64))
     (PORT EN (10.48:11.55:13.19) (10.34:11.42:13.10))
     (PORT ALn (4.68:5.16:5.89) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.50:9.37:10.70) (8.15:9.00:10.33))
     (PORT CLK (4.90:5.40:6.17) (4.78:5.28:6.06))
     (PORT EN (12.17:13.41:15.31) (11.91:13.15:15.09))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.11:4.52:5.17) (3.97:4.39:5.03))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.65:5.12:5.85) (4.54:5.01:5.75))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.87:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.88:7.59:8.66) (6.58:7.26:8.33))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (11.29:12.44:14.21) (11.11:12.26:14.07))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_26\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.45:4.91:5.61) (4.38:4.83:5.55))
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.87))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_29_rs_RNI9THR\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.25:3.72) (2.89:3.19:3.66))
     (PORT B (4.09:4.51:5.15) (4.00:4.42:5.07))
     (PORT C (0.48:0.52:0.60) (0.48:0.53:0.61))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.51:9.37:10.71) (8.36:9.23:10.59))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (8.95:9.86:11.26) (8.81:9.73:11.17))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (PORT SLn (15.83:17.48:20.05) (14.29:15.75:17.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.43:19.21:21.94) (16.86:18.62:21.36))
     (PORT CLK (4.69:5.17:5.90) (4.58:5.06:5.81))
     (PORT EN (10.84:11.94:13.64) (10.69:11.80:13.54))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0_o3_i_a2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.21:3.54:4.04) (3.15:3.48:3.99))
     (PORT B (3.08:3.39:3.87) (3.06:3.38:3.88))
     (PORT C (3.19:3.52:4.02) (3.09:3.41:3.91))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un13_paddr\\)
 (DELAY
  (ABSOLUTE
     (PORT A (15.45:17.03:19.45) (14.73:16.26:18.66))
     (PORT B (12.35:13.60:15.54) (12.08:13.34:15.30))
     (PORT C (10.21:11.25:12.85) (9.67:10.68:12.26))
     (PORT D (11.38:12.54:14.32) (11.21:12.38:14.20))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.96:3.26:3.73) (2.92:3.23:3.70))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_39_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.52:11.59:13.23) (10.43:11.51:13.21))
     (PORT ALn (6.85:7.55:8.63) (6.82:7.53:8.64))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_20_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.25:6.89:7.86) (6.04:6.66:7.65))
     (PORT B (17.04:18.78:21.45) (16.58:18.31:21.01))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.38:4.83:5.52) (4.31:4.76:5.46))
     (PORT EN (4.94:5.44:6.21) (5.03:5.55:6.37))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_51_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.15:12.28:14.03) (10.69:11.80:13.54))
     (PORT CLK (4.35:4.79:5.47) (4.30:4.75:5.45))
     (PORT ALn (12.11:13.37:15.34) (10.84:11.95:13.64))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\adc_start_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.28:17.57:20.35) (16.51:37.19:43.38))
     (IOPATH OIN_VDD PAD_P (12.19:13.18:15.26) (14.38:15.54:18.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\adc_start_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (3.13:3.44:3.93) (2.83:3.12:3.58))
     (PORT EIN_P (3.10:3.42:3.90) (2.80:3.09:3.54))
     (IOPATH EIN_P EIN_VDD (8.21:9.20:11.16) (9.11:10.19:12.29))
     (IOPATH OIN_P OIN_VDD (6.19:6.94:8.41) (7.22:8.08:9.75))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.50:11.57:13.22) (10.09:11.14:12.79))
     (PORT B (8.66:9.54:10.90) (8.51:9.40:10.78))
     (PORT C (0.48:0.53:0.60) (0.48:0.54:0.61))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_87\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (6.84:7.53:8.60) (6.58:7.26:8.34))
     (PORT C (6.57:7.24:8.27) (6.29:6.95:7.97))
     (PORT D (6.37:7.02:8.02) (6.11:6.75:7.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.22:11.26:12.86) (9.85:10.88:12.48))
     (PORT B (4.18:4.60:5.26) (4.07:4.49:5.15))
     (PORT C (4.38:4.83:5.51) (4.20:4.64:5.33))
     (PORT D (6.34:6.99:7.98) (6.08:6.71:7.70))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.28:9.12:10.42) (7.94:8.76:10.06))
     (PORT B (10.77:11.86:13.55) (10.34:11.41:13.10))
     (PORT C (2.11:2.32:2.65) (2.09:2.31:2.65))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_59_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.42:3.77:4.31) (3.42:3.77:4.33))
     (PORT B (12.77:14.07:16.07) (12.19:13.46:15.44))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_1_sqmuxa_1_0_a2_RNIU0KO2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.80:6.40:7.30) (5.61:6.20:7.11))
     (PORT B (6.46:7.12:8.13) (6.20:6.85:7.86))
     (PORT C (2.10:2.31:2.64) (2.07:2.29:2.62))
     (PORT D (2.91:3.21:3.66) (2.84:3.13:3.59))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.98:5.49:6.27) (4.81:5.31:6.09))
     (PORT B (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT C (4.61:5.08:5.81) (4.44:4.90:5.63))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.66) (2.84:3.14:3.60))
     (PORT B (17.31:19.07:21.78) (16.97:18.74:21.50))
     (PORT C (10.86:11.96:13.66) (10.33:11.40:13.08))
     (PORT D (11.67:12.86:14.69) (11.20:12.37:14.19))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.04:6.66:7.60) (5.83:6.43:7.38))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.55:5.02:5.73) (4.46:4.92:5.65))
     (PORT EN (10.16:11.19:12.78) (9.99:11.03:12.65))
     (PORT ALn (4.85:5.34:6.10) (4.74:5.24:6.01))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_19\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.72:8.51:9.71) (7.44:8.21:9.42))
     (PORT B (3.13:3.45:3.94) (3.06:3.38:3.87))
     (PORT C (3.26:3.60:4.11) (3.22:3.55:4.07))
     (PORT D (0.55:0.61:0.70) (0.54:0.60:0.69))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.13:5.66:6.46) (4.93:5.45:6.25))
     (PORT CLK (4.66:5.14:5.87) (4.56:5.03:5.77))
     (PORT EN (9.07:10.00:11.42) (8.95:9.89:11.34))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.54:0.60:0.68) (0.53:0.59:0.68))
     (PORT B (0.89:0.98:1.12) (0.91:1.01:1.16))
     (PORT C (2.18:2.40:2.74) (2.10:2.32:2.67))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\stamp0_spi_mosi_obuft\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.28:17.57:20.35) (16.51:37.19:43.38))
     (IOPATH OIN_VDD PAD_P (12.19:13.18:15.26) (14.38:15.54:18.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\stamp0_spi_mosi_obuft\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (3.25:3.58:4.09) (2.93:3.23:3.71))
     (PORT EIN_P (3.19:3.52:4.02) (2.87:3.17:3.63))
     (IOPATH EIN_P EIN_VDD (8.21:9.20:11.16) (9.11:10.19:12.29))
     (IOPATH OIN_P OIN_VDD (6.19:6.94:8.41) (7.22:8.08:9.75))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.37:4.81:5.50) (4.30:4.75:5.45))
     (PORT EN (6.85:7.54:8.62) (6.84:7.55:8.66))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:7.56:8.63) (6.52:7.20:8.26))
     (PORT B (4.20:4.63:5.29) (4.05:4.47:5.13))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.50:4.96:5.67) (4.41:4.87:5.59))
     (PORT EN (9.96:10.98:12.54) (9.80:10.83:12.42))
     (PORT ALn (4.76:5.24:5.99) (4.68:5.17:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.78) (0.62:0.69:0.79))
     (PORT CLK (4.58:5.05:5.76) (4.51:4.98:5.71))
     (PORT EN (5.54:6.10:6.97) (5.55:6.13:7.03))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.32:4.76:5.44) (4.13:4.56:5.23))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.49:9.35:10.68) (8.15:9.00:10.33))
     (PORT B (8.83:9.74:11.12) (8.64:9.54:10.95))
     (PORT C (3.00:3.30:3.77) (2.97:3.28:3.77))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.76:9.66:11.03) (8.44:9.32:10.70))
     (PORT B (15.45:17.03:19.44) (15.15:16.73:19.19))
     (PORT C (8.57:9.44:10.79) (8.23:9.08:10.42))
     (PORT D (5.90:6.50:7.42) (5.69:6.29:7.21))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.87:7.57:8.64) (6.58:7.27:8.34))
     (PORT CLK (4.27:4.71:5.38) (4.22:4.65:5.34))
     (PORT ALn (9.98:11.00:12.56) (9.86:10.88:12.49))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.41:4.86:5.55) (4.36:4.81:5.52))
     (PORT EN (13.43:14.80:16.90) (13.22:14.59:16.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (6.62:7.30:8.34) (6.42:7.09:8.14))
     (PORT C (6.48:7.14:8.16) (6.22:6.87:7.89))
     (PORT D (10.62:11.71:13.37) (10.14:11.19:12.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.83:4.22:4.82) (3.73:4.11:4.72))
     (PORT CLK (4.74:5.23:5.97) (4.64:5.12:5.88))
     (PORT EN (15.01:16.54:18.89) (14.80:16.34:18.75))
     (PORT ALn (4.64:5.12:5.84) (4.57:5.04:5.79))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.55:0.64))
     (PORT B (7.68:8.46:9.66) (7.38:8.15:9.35))
     (PORT C (12.04:13.26:15.15) (11.64:12.85:14.74))
     (PORT D (8.73:9.63:10.99) (8.34:9.21:10.56))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_40\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/ss_n_buffer_1_sqmuxa_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.17:10.10:11.54) (9.10:10.05:11.53))
     (PORT B (3.87:4.27:4.88) (3.77:4.17:4.78))
     (PORT C (3.38:3.72:4.25) (3.28:3.62:4.15))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.64:9.52:10.88) (8.30:9.17:10.52))
     (PORT B (5.77:6.36:7.26) (5.56:6.14:7.04))
     (PORT C (3.29:3.62:4.14) (3.18:3.51:4.03))
     (PORT D (6.26:6.90:7.88) (6.02:6.64:7.62))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT B (10.53:11.60:13.25) (10.12:11.17:12.82))
     (PORT C (6.46:7.12:8.13) (6.19:6.83:7.84))
     (PORT D (9.54:10.51:12.01) (9.22:10.18:11.68))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.32:8.07:9.21) (7.05:7.79:8.94))
     (PORT B (6.58:7.25:8.28) (6.37:7.03:8.07))
     (PORT C (8.17:9.01:10.29) (7.83:8.65:9.92))
     (PORT D (25.68:28.30:32.32) (25.19:27.81:31.91))
     (IOPATH A Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.69:11.78:13.45) (10.26:11.33:13.00))
     (PORT CLK (4.56:5.02:5.74) (4.48:4.95:5.68))
     (PORT EN (15.17:16.72:19.09) (14.77:16.31:18.72))
     (PORT ALn (4.75:5.23:5.98) (4.67:5.16:5.92))
     (PORT SLn (5.65:6.22:7.10) (5.65:6.24:7.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.19:10.13:11.57) (8.94:9.87:11.32))
     (PORT B (10.06:11.08:12.66) (9.62:10.62:12.19))
     (PORT C (11.91:13.13:14.99) (11.81:13.04:14.96))
     (PORT D (9.57:10.54:12.04) (9.16:10.12:11.61))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_68)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.97:1.07:1.22) (0.97:1.07:1.23))
     (PORT B (18.38:20.25:23.13) (17.48:19.30:22.14))
     (PORT C (11.64:12.83:14.65) (11.19:12.35:14.17))
     (PORT D (13.67:15.06:17.20) (13.09:14.46:16.59))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_11\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.55:6.12:6.98) (5.37:5.93:6.81))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_194\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a1_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.59:14.98:17.11) (13.11:14.48:16.61))
     (PORT B (16.60:18.29:20.89) (16.29:17.99:20.64))
     (PORT C (15.32:16.89:19.28) (14.91:16.47:18.89))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.04:22.08:25.22) (19.48:21.51:24.68))
     (PORT CLK (4.60:5.06:5.78) (4.50:4.97:5.70))
     (PORT EN (12.32:13.57:15.50) (12.07:13.33:15.30))
     (PORT ALn (4.74:5.22:5.96) (4.65:5.13:5.89))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.30:6.94:7.92) (6.03:6.66:7.64))
     (PORT CLK (4.90:5.40:6.17) (4.78:5.28:6.06))
     (PORT EN (11.29:12.44:14.21) (11.11:12.26:14.07))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/status_async_cycles_lm_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.30:6.94:7.93) (6.04:6.67:7.65))
     (PORT B (6.73:7.42:8.47) (6.47:7.14:8.19))
     (PORT C (0.65:0.71:0.82) (0.63:0.70:0.80))
     (PORT D (5.14:5.67:6.47) (4.97:5.48:6.29))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (3.07:3.38:3.86) (3.21:3.54:4.07))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.41:7.07:8.07) (6.16:6.80:7.80))
     (PORT B (6.63:7.31:8.35) (6.34:7.00:8.03))
     (PORT C (6.30:6.94:7.92) (5.99:6.61:7.59))
     (PORT D (6.63:7.30:8.34) (6.40:7.07:8.11))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.76:5.25:5.99) (4.64:5.13:5.88))
     (PORT EN (11.29:12.45:14.22) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.36:9.21:10.52) (8.02:8.85:10.16))
     (PORT CLK (4.56:5.02:5.74) (4.46:4.93:5.65))
     (PORT EN (9.62:10.60:12.11) (9.46:10.44:11.98))
     (PORT ALn (4.84:5.33:6.09) (4.74:5.23:6.01))
     (PORT SLn (13.96:15.39:17.57) (13.70:15.13:17.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.77:14.07:16.07) (12.11:13.37:15.35))
     (PORT CLK (4.60:5.07:5.80) (4.50:4.97:5.70))
     (PORT EN (12.48:13.75:15.70) (12.31:13.59:15.59))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.16:5.93))
     (PORT SLn (11.28:12.46:14.29) (10.15:11.18:12.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.81:5.30:6.06) (4.61:5.10:5.85))
     (PORT CLK (4.60:5.07:5.79) (4.49:4.96:5.69))
     (PORT EN (12.41:13.68:15.62) (12.22:13.49:15.48))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.26:5.79:6.62) (5.32:5.87:6.74))
     (PORT CLK (4.66:5.14:5.87) (4.56:5.03:5.77))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.30) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_34_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.09:6.71:7.66) (5.82:6.43:7.38))
     (PORT B (24.01:26.46:30.21) (22.99:25.38:29.13))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_237\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_24\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.22:4.66:5.32) (4.08:4.51:5.17))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.12:13.36:15.26) (11.52:12.72:14.59))
     (PORT CLK (4.41:4.86:5.55) (4.34:4.80:5.50))
     (PORT EN (10.48:11.55:13.19) (10.35:11.42:13.11))
     (PORT ALn (4.68:5.16:5.89) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_44_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:9.14:10.43) (8.02:8.86:10.17))
     (PORT B (16.87:18.59:21.23) (16.17:17.85:20.48))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:9.13:10.43) (7.93:8.76:10.05))
     (PORT B (3.04:3.35:3.82) (3.03:3.34:3.83))
     (PORT C (7.11:7.83:8.95) (6.72:7.42:8.51))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi_dms2_cs_1_sqmuxa_1_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.61:5.08:5.80) (4.46:4.93:5.65))
     (PORT B (7.80:8.60:9.82) (7.44:8.21:9.42))
     (PORT C (7.56:8.33:9.52) (7.32:8.09:9.28))
     (PORT D (5.19:5.72:6.53) (5.06:5.58:6.41))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.43:4.88:5.57) (4.35:4.81:5.52))
     (PORT EN (6.87:7.57:8.64) (6.87:7.59:8.71))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg_RNIK8VC\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.50:7.17:8.18) (6.30:6.96:7.99))
     (PORT B (12.86:14.17:16.18) (12.28:13.56:15.56))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1_RGB4\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.66:2.93:3.35) (2.72:3.00:3.44))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_31_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:7.18:8.20) (6.36:7.02:8.06))
     (PORT B (21.97:24.21:27.65) (21.07:23.27:26.70))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.23:3.56:4.06) (3.12:3.45:3.96))
     (PORT B (9.16:10.09:11.52) (8.63:9.53:10.93))
     (PORT C (19.50:21.49:24.54) (18.85:20.82:23.88))
     (PORT D (8.17:9.00:10.28) (7.82:8.63:9.90))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_24\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.71:6.29:7.18) (5.51:6.08:6.98))
     (PORT B (8.88:9.79:11.18) (8.39:9.26:10.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_48\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.92:4.48) (3.50:3.86:4.43))
     (PORT B (16.72:18.43:21.05) (16.09:17.77:20.39))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_18\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.14:4.56:5.20) (3.98:4.40:5.04))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_19\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.27:6.91:7.89) (6.01:6.63:7.61))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_RNIIFLA\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.45:8.21:9.38) (7.22:7.97:9.15))
     (PORT B (5.81:6.40:7.31) (5.60:6.19:7.10))
     (PORT C (3.65:4.02:4.59) (3.59:3.97:4.55))
     (PORT D (8.98:9.89:11.30) (8.76:9.68:11.10))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_25_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.32:12.47:14.25) (11.19:12.36:14.18))
     (PORT ALn (4.93:5.43:6.20) (4.98:5.50:6.31))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_44_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.46:7.12:8.13) (6.26:6.91:7.93))
     (PORT B (11.07:12.19:13.93) (10.62:11.73:13.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/status_async_cycles_2_sqmuxa_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.22:2.45:2.79) (2.14:2.36:2.71))
     (PORT B (6.17:6.80:7.76) (5.99:6.61:7.58))
     (PORT C (6.48:7.15:8.16) (6.22:6.86:7.88))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.26:4.69:5.36) (4.22:4.66:5.34))
     (PORT ALn (4.80:5.29:6.04) (4.88:5.39:6.19))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.91:6.52:7.44) (5.76:6.36:7.29))
     (PORT B (3.00:3.31:3.78) (2.96:3.27:3.75))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_84\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un45_async_state_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.01:3.31:3.79) (3.00:3.31:3.80))
     (PORT B (6.05:6.67:7.61) (5.84:6.45:7.40))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.82) (3.01:3.32:3.81))
     (PORT B (10.15:11.19:12.78) (9.83:10.86:12.46))
     (PORT C (6.22:6.85:7.83) (5.95:6.57:7.53))
     (PORT D (6.80:7.50:8.56) (6.52:7.20:8.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.86:6.46:7.37) (5.66:6.24:7.16))
     (PORT B (8.39:9.24:10.56) (8.11:8.96:10.28))
     (PORT C (2.24:2.46:2.82) (2.16:2.39:2.74))
     (PORT D (2.97:3.27:3.73) (2.89:3.19:3.66))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_28_rs_RNIB0RM\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.55:0.64))
     (PORT B (2.87:3.17:3.62) (2.82:3.12:3.58))
     (PORT C (2.97:3.27:3.73) (2.94:3.25:3.73))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.85:5.35:6.11) (4.66:5.15:5.91))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (15.01:16.54:18.89) (14.80:16.34:18.75))
     (PORT ALn (4.64:5.12:5.84) (4.57:5.04:5.79))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.84:7.53:8.61) (6.61:7.30:8.38))
     (PORT CLK (4.68:5.16:5.90) (4.59:5.07:5.82))
     (PORT EN (7.79:8.58:9.80) (7.74:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.70:11.79:13.46) (10.26:11.32:12.99))
     (PORT B (7.61:8.39:9.58) (7.39:8.16:9.37))
     (PORT C (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT D (6.60:7.27:8.31) (6.32:6.98:8.00))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.48:4.94:5.64) (4.40:4.86:5.57))
     (PORT EN (9.31:10.25:11.71) (9.22:10.18:11.68))
     (PORT SLn (10.76:11.88:13.63) (9.72:10.71:12.23))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_111\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.21:4.64:5.30) (4.16:4.59:5.26))
     (PORT ALn (12.88:14.20:16.21) (12.66:13.98:16.04))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg_RNIK90D\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.27:3.60:4.11) (3.20:3.53:4.05))
     (PORT B (16.73:18.43:21.05) (16.09:17.77:20.39))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_25_RNIO3CM8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.71:7.40:8.45) (6.44:7.11:8.16))
     (PORT B (7.48:8.25:9.42) (7.14:7.89:9.05))
     (PORT C (6.40:7.05:8.05) (6.16:6.80:7.81))
     (PORT D (6.43:7.09:8.09) (6.13:6.77:7.77))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.67:12.86:14.68) (11.24:12.41:14.24))
     (PORT CLK (4.40:4.85:5.54) (4.33:4.78:5.49))
     (PORT EN (6.70:7.38:8.43) (6.72:7.42:8.51))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (PORT SLn (17.24:18.99:21.69) (16.81:18.56:21.29))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.22:7.95:9.08) (6.95:7.67:8.80))
     (PORT B (6.52:7.18:8.21) (6.27:6.92:7.94))
     (PORT C (6.01:6.63:7.57) (5.81:6.41:7.36))
     (PORT D (7.48:8.24:9.41) (7.24:7.99:9.17))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.76:4.14:4.73) (3.66:4.04:4.63))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (19.04:20.98:23.96) (18.57:20.50:23.52))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_new_avail_0_sqmuxa_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.69:10.68:12.20) (9.38:10.35:11.88))
     (PORT B (8.94:9.85:11.25) (8.55:9.45:10.84))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.81:6.40:7.31) (5.59:6.17:7.08))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1_RGB2\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.65:2.92:3.34) (2.71:2.99:3.43))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_138\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.91:7.62:8.70) (6.62:7.31:8.39))
     (PORT CLK (4.40:4.85:5.54) (4.35:4.80:5.51))
     (PORT EN (6.97:7.68:8.77) (6.94:7.66:8.79))
     (PORT ALn (4.58:5.05:5.77) (4.52:4.99:5.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_180\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.54:5.01:5.72) (4.45:4.91:5.64))
     (PORT EN (10.69:11.78:13.45) (10.59:11.69:13.42))
     (PORT ALn (4.82:5.32:6.07) (4.73:5.22:5.99))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.06:3.37:3.85) (2.98:3.29:3.78))
     (PORT B (3.09:3.41:3.89) (3.03:3.35:3.84))
     (PORT C (14.46:15.93:18.19) (13.96:15.41:17.68))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_2538_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.75:12.95:14.78) (11.22:12.39:14.22))
     (PORT CLK (4.28:4.72:5.39) (4.22:4.66:5.35))
     (PORT ALn (7.14:7.88:9.04) (6.33:6.97:7.96))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_35_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.33:12.48:14.26) (10.87:12.00:13.77))
     (PORT CLK (4.26:4.69:5.36) (4.22:4.66:5.34))
     (PORT ALn (15.28:16.88:19.36) (13.74:15.14:17.29))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.54:3.90:4.46) (3.44:3.80:4.36))
     (PORT CLK (4.73:5.21:5.95) (4.65:5.13:5.88))
     (PORT EN (10.71:11.81:13.48) (10.56:11.66:13.38))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_4\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.66:7.34:8.39) (6.38:7.05:8.09))
     (PORT B (7.11:7.83:8.95) (6.84:7.56:8.67))
     (PORT C (2.25:2.47:2.83) (2.17:2.40:2.75))
     (PORT D (1.01:1.11:1.27) (1.02:1.13:1.29))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:4.53:5.17) (4.04:4.46:5.11))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.un151_in_enablelto30_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.60:7.28:8.31) (6.34:7.00:8.03))
     (PORT B (5.81:6.40:7.31) (5.57:6.15:7.06))
     (PORT C (5.80:6.39:7.30) (5.53:6.11:7.01))
     (PORT D (6.54:7.20:8.23) (6.28:6.93:7.95))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_50_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.72:5.20:5.94) (4.79:5.29:6.07))
     (PORT ALn (14.83:16.34:18.66) (14.69:16.22:18.61))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_42_set_RNI0MPP\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.87:3.17:3.64))
     (PORT B (5.93:6.54:7.47) (5.69:6.29:7.21))
     (PORT C (0.48:0.53:0.60) (0.48:0.53:0.61))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (2.58:2.85:3.25) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.50:2.76:3.15) (2.40:2.65:3.05))
     (PORT B (4.78:5.27:6.02) (4.61:5.09:5.84))
     (PORT C (10.22:11.26:12.86) (9.78:10.80:12.39))
     (PORT D (18.47:20.35:23.24) (18.25:20.16:23.13))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.01:8.83:10.08) (7.64:8.44:9.68))
     (PORT B (9.34:10.29:11.75) (9.06:10.01:11.48))
     (PORT C (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT D (6.27:6.91:7.89) (6.01:6.64:7.62))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.89:5.39:6.15) (4.75:5.24:6.02))
     (PORT B (14.89:16.41:18.74) (14.56:16.08:18.45))
     (PORT C (13.52:14.90:17.01) (13.02:14.37:16.49))
     (PORT D (9.56:10.54:12.04) (9.19:10.15:11.65))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[2] (1.76:1.94:2.21) ())
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.31:4.75:5.43) (4.27:4.71:5.41))
     (PORT ALn (4.93:5.43:6.21) (5.00:5.52:6.34))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO_0\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.10:4.52:5.16) (3.97:4.39:5.03))
     (PORT B (1.81:1.99:2.27) (1.89:2.09:2.40))
     (PORT C (3.26:3.59:4.10) (3.17:3.50:4.02))
     (PORT D (13.83:15.25:17.41) (13.54:14.95:17.15))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.64:7.32:8.36) (6.37:7.04:8.07))
     (PORT B (2.90:3.20:3.65) (2.81:3.10:3.56))
     (PORT C (0.86:0.95:1.08) (0.88:0.97:1.12))
     (PORT D (9.65:10.64:12.15) (9.27:10.23:11.74))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (17.91:19.73:22.54) (17.43:19.24:22.08))
     (PORT B (12.29:13.55:15.47) (11.78:13.01:14.93))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.47:0.52:0.59))
     (PORT B (6.45:7.11:8.12) (6.14:6.78:7.78))
     (PORT C (7.49:8.25:9.42) (7.30:8.06:9.25))
     (PORT D (2.10:2.32:2.65) (2.05:2.27:2.60))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.80:6.40:7.31) (5.62:6.20:7.12))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.80:9.70:11.07) (8.66:9.56:10.97))
     (PORT CLK (4.69:5.17:5.90) (4.60:5.08:5.83))
     (PORT EN (8.75:9.64:11.01) (8.68:9.59:11.00))
     (PORT ALn (4.66:5.13:5.86) (4.60:5.08:5.82))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_14_0_RNINM1S\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.49:2.85) (2.19:2.41:2.77))
     (PORT B (3.91:4.31:4.92) (3.84:4.24:4.86))
     (PORT C (6.88:7.58:8.65) (6.58:7.26:8.33))
     (PORT D (2.23:2.45:2.80) (2.22:2.45:2.81))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.11:6.73:7.69) (5.85:6.46:7.41))
     (PORT B (3.11:3.43:3.91) (3.10:3.42:3.92))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.31:7.20) (5.54:6.11:7.01))
     (PORT B (8.30:9.15:10.44) (7.99:8.82:10.12))
     (PORT C (2.06:2.27:2.59) (2.06:2.27:2.60))
     (PORT D (12.59:13.87:15.84) (12.10:13.36:15.32))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.61:5.08:5.80) (4.53:5.00:5.74))
     (PORT EN (12.01:13.24:15.12) (11.81:13.04:14.96))
     (PORT ALn (4.80:5.29:6.04) (4.70:5.19:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.11:6.74:7.69) (5.85:6.46:7.41))
     (PORT B (3.07:3.38:3.86) (3.06:3.37:3.87))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_20)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.91:6.52:7.44) (5.69:6.29:7.21))
     (PORT B (9.16:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.65:11.74:13.41) (10.22:11.28:12.94))
     (PORT CLK (4.68:5.16:5.89) (4.60:5.08:5.83))
     (PORT EN (9.41:10.37:11.84) (9.27:10.24:11.75))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (PORT SLn (12.08:13.31:15.20) (11.90:13.14:15.07))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\LED_HEARTBEAT_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.20:14.55:16.61) (12.65:13.97:16.03))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_0_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_80)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.43:18.10:20.68) (15.70:17.34:19.89))
     (PORT CLK (4.32:4.77:5.44) (4.26:4.71:5.40))
     (PORT EN (7.61:8.39:9.58) (7.54:8.32:9.55))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.59:9.47:10.82) (8.28:9.14:10.49))
     (PORT B (9.33:10.28:11.74) (8.91:9.84:11.29))
     (PORT C (2.17:2.39:2.73) (2.12:2.34:2.68))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/sclk_buffer_0_sqmuxa_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:3.65:4.17) (3.21:3.55:4.07))
     (PORT B (9.17:10.10:11.54) (9.10:10.05:11.53))
     (PORT C (2.95:3.25:3.72) (2.89:3.19:3.65))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.69:7.37:8.42) (6.44:7.12:8.16))
     (PORT B (8.61:9.49:10.83) (8.28:9.14:10.49))
     (PORT C (6.11:6.74:7.70) (5.89:6.51:7.46))
     (PORT D (6.58:7.25:8.28) (6.28:6.93:7.95))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.76:19.57:22.35) (17.26:19.06:21.86))
     (PORT CLK (4.31:4.75:5.42) (4.26:4.70:5.39))
     (PORT EN (8.55:9.42:10.76) (8.47:9.36:10.74))
     (PORT ALn (4.48:4.93:5.63) (4.41:4.87:5.59))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_53_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.28:12.43:14.20) (11.16:12.32:14.14))
     (PORT ALn (9.90:10.91:12.46) (9.82:10.84:12.44))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.05:14.38:16.42) (12.76:14.08:16.16))
     (PORT CLK (4.57:5.03:5.75) (4.47:4.94:5.66))
     (PORT EN (6.80:7.50:8.56) (6.79:7.50:8.61))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.71:11.81:13.48) (10.34:11.41:13.09))
     (PORT CLK (4.59:5.06:5.78) (4.48:4.95:5.68))
     (PORT EN (8.87:9.77:11.16) (8.78:9.69:11.12))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (PORT SLn (9.23:10.17:11.61) (9.16:10.11:11.60))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.71:8.50:9.71) (7.38:8.15:9.35))
     (PORT B (15.45:17.03:19.44) (15.15:16.73:19.19))
     (PORT C (9.29:10.24:11.69) (8.92:9.85:11.31))
     (PORT D (5.90:6.50:7.42) (5.69:6.28:7.21))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.97:7.68:8.77) (6.68:7.38:8.47))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (9.16:10.10:11.53) (9.04:9.98:11.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.31:17.97:20.52) (15.88:17.53:20.12))
     (PORT CLK (4.71:5.19:5.93) (4.61:5.09:5.84))
     (PORT EN (13.71:15.10:17.25) (13.49:14.89:17.09))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.25:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_29\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.02:9.94:11.35) (8.77:9.68:11.11))
     (PORT B (4.16:4.58:5.23) (4.00:4.41:5.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.74:8.53:9.74) (7.43:8.20:9.41))
     (PORT B (6.63:7.30:8.34) (6.40:7.07:8.11))
     (PORT C (18.68:20.58:23.51) (17.90:19.77:22.68))
     (PORT D (19.60:21.60:24.67) (19.27:21.28:24.41))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_103\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_13\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.66) (2.84:3.13:3.59))
     (PORT B (12.74:14.04:16.03) (12.53:13.83:15.87))
     (PORT C (6.23:6.87:7.84) (6.02:6.64:7.62))
     (PORT D (8.42:9.28:10.60) (8.03:8.86:10.17))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/dummy_1_sqmuxa_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.07:11.10:12.67) (9.45:10.43:11.97))
     (PORT B (3.57:3.93:4.49) (3.46:3.82:4.38))
     (PORT C (8.75:9.64:11.01) (8.67:9.57:10.98))
     (PORT D (9.68:10.67:12.18) (9.52:10.51:12.06))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.23:4.66:5.32) (4.17:4.60:5.28))
     (PORT ALn (8.37:9.23:10.54) (8.30:9.17:10.52))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_219\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.77:5.26:6.01) (4.67:5.15:5.91))
     (PORT EN (14.00:15.43:17.62) (13.74:15.17:17.41))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.76:7.45:8.50) (6.44:7.11:8.16))
     (PORT CLK (4.90:5.40:6.17) (4.79:5.28:6.06))
     (PORT EN (9.13:10.06:11.49) (9.06:10.01:11.48))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_93)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.20:4.63:5.29) (4.11:4.53:5.20))
     (PORT B (5.81:6.41:7.32) (5.63:6.21:7.13))
     (PORT C (5.94:6.55:7.48) (5.70:6.30:7.22))
     (PORT D (0.58:0.64:0.73) (0.56:0.62:0.71))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.50:10.47:11.96) (9.15:10.10:11.59))
     (PORT B (8.46:9.32:10.64) (8.14:8.99:10.32))
     (PORT C (6.18:6.81:7.78) (5.91:6.52:7.48))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_46_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.97:5.47:6.25) (5.02:5.55:6.36))
     (PORT ALn (4.81:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_238\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.24:3.57:4.07) (3.14:3.46:3.97))
     (PORT B (0.49:0.54:0.62) (0.50:0.55:0.63))
     (PORT C (9.81:10.81:12.35) (9.49:10.48:12.03))
     (PORT D (12.09:13.32:15.22) (11.82:13.05:14.97))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_15_RNI58K18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.21:6.85:7.82) (5.96:6.59:7.56))
     (PORT B (5.72:6.30:7.19) (5.47:6.04:6.93))
     (PORT C (5.81:6.40:7.31) (5.57:6.15:7.06))
     (PORT D (7.13:7.86:8.97) (6.84:7.55:8.67))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D P (3.33:4.10:4.68) (3.55:4.26:4.89))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.32:19.08:21.79) (16.57:18.30:21.00))
     (PORT CLK (4.43:4.88:5.58) (4.38:4.83:5.54))
     (PORT EN (7.61:8.39:9.58) (7.54:8.32:9.55))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_276\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.82:6.41:7.33) (5.63:6.22:7.13))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.52:4.98:5.69) (4.45:4.91:5.64))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.85:5.34:6.10) (4.68:5.16:5.92))
     (PORT B (5.87:6.47:7.39) (5.69:6.29:7.21))
     (PORT C (8.63:9.51:10.86) (8.35:9.21:10.57))
     (PORT D (9.85:10.85:12.40) (9.41:10.39:11.92))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.53:7.20:8.22) (6.29:6.94:7.97))
     (PORT B (2.24:2.47:2.82) (2.17:2.40:2.75))
     (PORT C (5.92:6.52:7.45) (5.64:6.23:7.15))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.15:2.37:2.70) (2.09:2.31:2.65))
     (PORT B (20.80:22.92:26.17) (19.82:21.88:25.10))
     (PORT C (12.08:13.32:15.21) (11.66:12.88:14.78))
     (PORT D (12.42:13.69:15.63) (11.91:13.15:15.09))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.71:0.81) (0.63:0.70:0.80))
     (PORT CLK (4.50:4.95:5.66) (4.42:4.88:5.60))
     (PORT EN (5.54:6.10:6.97) (5.55:6.13:7.03))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.22:10.16:11.61) (8.62:9.51:10.92))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (12.48:13.75:15.70) (12.30:13.59:15.59))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.16:5.92))
     (PORT SLn (11.28:12.46:14.29) (10.15:11.18:12.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "FCEND_BUFF_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_29_RNIKHI89_FCINST1\\)
 (DELAY
  (ABSOLUTE
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CC CO (0.62:0.68:0.78) (0.68:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.71:11.80:13.47) (10.36:11.44:13.12))
     (PORT B (2.10:2.31:2.64) (2.08:2.30:2.64))
     (PORT C (2.09:2.30:2.63) (2.04:2.26:2.59))
     (PORT D (14.46:15.94:18.20) (13.88:15.32:17.58))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.82) (3.01:3.32:3.81))
     (PORT B (7.66:8.44:9.64) (7.38:8.15:9.35))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.87:6.47:7.38) (5.61:6.20:7.11))
     (PORT B (4.88:5.38:6.15) (4.65:5.13:5.89))
     (PORT C (5.08:5.60:6.39) (4.93:5.44:6.24))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.06:4.48:5.11) (3.97:4.38:5.03))
     (PORT B (5.96:6.57:7.50) (5.74:6.34:7.28))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/un1_prescaler_ac0_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.50:3.86:4.41) (3.45:3.81:4.37))
     (PORT B (2.34:2.58:2.95) (2.25:2.49:2.85))
     (PORT C (4.57:5.04:5.75) (4.51:4.98:5.71))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_96)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/config_143_0_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.36:9.22:10.53) (8.02:8.85:10.16))
     (PORT B (4.77:5.25:6.00) (4.54:5.01:5.75))
     (PORT C (10.48:11.55:13.19) (10.12:11.17:12.82))
     (PORT D (10.21:11.25:12.85) (9.67:10.68:12.26))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.15:4.57:5.22) (4.03:4.44:5.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.56:14.95:17.07) (12.75:14.07:16.15))
     (PORT CLK (4.56:5.02:5.73) (4.49:4.95:5.68))
     (PORT EN (6.71:7.40:8.45) (6.76:7.47:8.57))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.88:5.59))
     (PORT ALn (4.62:5.09:5.82) (4.55:5.02:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.31:6.95:7.94) (6.04:6.67:7.65))
     (PORT CLK (4.68:5.16:5.89) (4.59:5.07:5.81))
     (PORT EN (7.67:8.46:9.66) (7.67:8.46:9.71))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (PORT SLn (11.38:12.54:14.32) (11.22:12.38:14.21))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\stamp0_spi_clock_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.72:15.12:17.27) (13.24:14.61:16.77))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.78:1.96:2.24) (1.83:2.02:2.32))
     (PORT B (12.99:14.31:16.35) (12.75:14.08:16.15))
     (PORT C (10.54:11.61:13.26) (10.07:11.12:12.76))
     (PORT D (7.55:8.32:9.50) (7.33:8.09:9.28))
     (IOPATH A Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.54:7.21:8.24) (6.36:7.02:8.06))
     (PORT B (0.48:0.53:0.61) (0.49:0.54:0.62))
     (PORT C (8.83:9.73:11.12) (8.64:9.54:10.95))
     (PORT D (10.61:11.69:13.36) (10.47:11.56:13.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_o2_0\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.78:14.08:16.08) (12.53:13.84:15.87))
     (PORT B (10.13:11.16:12.74) (9.99:11.03:12.66))
     (PORT C (9.13:10.06:11.49) (9.08:10.02:11.50))
     (PORT D (8.68:9.56:10.92) (8.20:9.05:10.38))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_272\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_RNIC38O1\[0\]_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_18_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.21:9.05:10.33) (7.96:8.78:10.08))
     (PORT B (19.24:21.21:24.22) (18.56:20.49:23.51))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_90\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.50:0.56:0.63) (0.50:0.55:0.64))
     (PORT B (4.09:4.51:5.15) (3.97:4.38:5.03))
     (PORT C (8.85:9.76:11.14) (8.42:9.29:10.66))
     (PORT D (8.48:9.35:10.68) (8.19:9.05:10.38))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.60:5.07:5.79) (4.51:4.98:5.72))
     (PORT EN (6.74:7.42:8.48) (6.77:7.48:8.58))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.23:15.68:17.90) (13.61:15.02:17.24))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.88:5.60))
     (PORT EN (8.62:9.50:10.85) (8.55:9.44:10.83))
     (PORT ALn (4.69:5.17:5.91) (4.61:5.09:5.84))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (28.62:31.54:36.02) (27.36:30.21:34.66))
     (PORT B (10.21:11.25:12.85) (9.84:10.86:12.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.45:4.91:5.60) (4.37:4.83:5.54))
     (PORT EN (15.66:17.26:19.71) (15.38:16.99:19.49))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_13_RNILNGL\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.99:9.91:11.31) (8.60:9.50:10.90))
     (PORT B (5.26:5.80:6.62) (5.08:5.61:6.44))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT B (7.60:8.37:9.56) (7.31:8.07:9.26))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/status_async_cycles_lm_0\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.33:6.98:7.97) (6.16:6.80:7.80))
     (PORT B (4.19:4.62:5.28) (4.03:4.45:5.11))
     (PORT C (5.14:5.67:6.47) (4.97:5.48:6.29))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_dms1_0_sqmuxa_1_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.19:6.82:7.79) (5.93:6.55:7.51))
     (PORT B (5.03:5.55:6.33) (4.89:5.40:6.20))
     (PORT C (7.99:8.81:10.06) (7.69:8.49:9.74))
     (PORT D (6.13:6.76:7.71) (5.85:6.46:7.41))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_async_cycles\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.51:4.97:5.67) (4.42:4.88:5.60))
     (PORT EN (7.13:7.86:8.98) (7.11:7.86:9.01))
     (PORT ALn (4.60:5.06:5.78) (4.53:5.01:5.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_14\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT B (15.03:16.56:18.91) (14.71:16.25:18.64))
     (PORT C (4.44:4.89:5.59) (4.25:4.69:5.38))
     (PORT D (6.03:6.64:7.58) (5.84:6.45:7.40))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.96:6.57:7.51) (5.71:6.30:7.23))
     (PORT B (8.63:9.51:10.86) (8.29:9.15:10.50))
     (PORT C (6.60:7.28:8.31) (6.28:6.94:7.96))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.75:7.44:8.50) (6.46:7.13:8.18))
     (PORT CLK (4.68:5.15:5.88) (4.59:5.07:5.82))
     (PORT EN (9.41:10.37:11.84) (9.27:10.24:11.75))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (PORT SLn (12.08:13.31:15.20) (11.90:13.14:15.07))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_41\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.24:13.49:15.41) (11.69:12.91:14.81))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (20.15:22.21:25.36) (19.74:21.79:25.00))
     (PORT ALn (4.46:4.91:5.61) (4.40:4.86:5.58))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.82) (3.01:3.32:3.81))
     (PORT B (8.12:8.95:10.22) (7.85:8.66:9.94))
     (PORT C (6.22:6.85:7.83) (5.95:6.57:7.53))
     (PORT D (7.87:8.68:9.91) (7.53:8.32:9.54))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_19_RNIMMT98\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.59:7.26:8.29) (6.32:6.98:8.01))
     (PORT B (6.49:7.15:8.17) (6.26:6.91:7.93))
     (PORT C (5.60:6.17:7.05) (5.41:5.97:6.85))
     (PORT D (6.45:7.11:8.12) (6.15:6.79:7.79))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.13:14.47:16.53) (12.46:13.76:15.79))
     (PORT CLK (4.68:5.15:5.89) (4.58:5.06:5.80))
     (PORT EN (8.40:9.26:10.57) (8.39:9.27:10.63))
     (PORT ALn (4.88:5.38:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_s_387_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.94:15.37:17.55) (13.65:15.08:17.30))
     (PORT CLK (4.40:4.85:5.54) (4.33:4.78:5.48))
     (PORT EN (8.62:9.50:10.85) (8.55:9.44:10.83))
     (PORT ALn (4.70:5.17:5.91) (4.61:5.09:5.85))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.76:4.14:4.73) (3.66:4.04:4.63))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (15.01:16.54:18.89) (14.80:16.34:18.75))
     (PORT ALn (4.64:5.12:5.84) (4.57:5.04:5.79))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.45:11.52:13.16) (9.99:11.03:12.65))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (8.59:9.46:10.81) (8.51:9.39:10.78))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.30:7.19) (5.52:6.10:7.00))
     (PORT B (2.53:2.79:3.19) (2.44:2.69:3.09))
     (PORT C (6.51:7.18:8.20) (6.28:6.94:7.96))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_0_a2_0_0\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.24:3.57:4.08) (3.15:3.48:3.99))
     (PORT B (8.05:8.87:10.13) (7.71:8.51:9.77))
     (PORT C (6.26:6.90:7.88) (6.14:6.78:7.78))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_124\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.04:7.76:8.86) (6.78:7.48:8.59))
     (PORT B (6.79:7.48:8.54) (6.57:7.25:8.32))
     (PORT C (2.18:2.41:2.75) (2.10:2.31:2.65))
     (PORT D (6.42:7.08:8.08) (6.19:6.83:7.84))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_34_set_RNIEN2S\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.30:3.77) (2.97:3.28:3.77))
     (PORT B (2.93:3.22:3.68) (2.86:3.16:3.62))
     (PORT C (2.87:3.17:3.62) (2.82:3.12:3.58))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.34:18.01:20.57) (15.59:17.22:19.75))
     (PORT CLK (4.36:4.81:5.49) (4.29:4.73:5.43))
     (PORT EN (11.72:12.92:14.75) (11.60:12.81:14.69))
     (PORT ALn (4.58:5.04:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_29\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.12:4.54:5.18) (3.97:4.38:5.03))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_32)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT B (3.52:3.87:4.42) (3.39:3.74:4.30))
     (PORT C (8.15:8.98:10.25) (7.84:8.65:9.93))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_101)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_30\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.89:3.18:3.63) (2.82:3.11:3.57))
     (PORT B (15.44:17.01:19.43) (15.32:16.92:19.41))
     (PORT C (2.19:2.41:2.75) (2.12:2.34:2.69))
     (PORT D (2.08:2.29:2.61) (2.06:2.28:2.61))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_2)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.18:4.61:5.26) (4.14:4.57:5.24))
     (PORT ALn (6.50:7.17:8.19) (6.51:7.18:8.24))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.83:7.53:8.60) (6.80:7.51:8.62))
     (PORT CLK (4.59:5.06:5.78) (4.48:4.95:5.68))
     (PORT EN (8.87:9.77:11.16) (8.78:9.69:11.12))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (PORT SLn (9.23:10.17:11.61) (9.19:10.15:11.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_8)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT B (5.82:6.42:7.33) (5.64:6.23:7.15))
     (PORT C (12.04:13.26:15.15) (11.64:12.85:14.75))
     (PORT D (8.74:9.63:11.00) (8.34:9.21:10.57))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_246\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.51:7.17:8.19) (6.31:6.97:7.99))
     (PORT B (7.63:8.40:9.60) (7.32:8.08:9.27))
     (PORT C (4.18:4.60:5.26) (4.01:4.43:5.08))
     (PORT D (6.53:7.20:8.22) (6.25:6.90:7.92))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.52:13.79:15.75) (11.98:13.23:15.18))
     (PORT B (12.41:13.67:15.62) (11.96:13.20:15.15))
     (PORT C (2.19:2.42:2.76) (2.09:2.31:2.65))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.26:4.69:5.36) (4.21:4.65:5.33))
     (PORT ALn (4.95:5.45:6.22) (5.00:5.52:6.34))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.29:6.93:7.92) (6.12:6.75:7.75))
     (PORT B (2.96:3.26:3.73) (2.92:3.23:3.70))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.90:10.91:12.46) (9.50:10.49:12.04))
     (PORT B (5.27:5.81:6.63) (5.09:5.62:6.45))
     (PORT C (4.19:4.62:5.28) (4.03:4.45:5.11))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_57\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.47:0.52:0.59) (0.48:0.53:0.60))
     (PORT B (5.78:6.37:7.28) (5.57:6.15:7.06))
     (PORT C (6.46:7.12:8.13) (6.19:6.83:7.84))
     (PORT D (9.54:10.51:12.01) (9.22:10.18:11.68))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.78:5.27:6.02) (4.66:5.15:5.91))
     (PORT B (6.19:6.82:7.78) (5.94:6.56:7.53))
     (PORT C (5.78:6.38:7.28) (5.60:6.18:7.09))
     (PORT D (7.19:7.93:9.05) (6.96:7.68:8.82))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.50:4.95:5.66) (4.42:4.88:5.60))
     (PORT EN (5.54:6.10:6.97) (5.55:6.13:7.03))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_60)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_0)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_async_prescaler_countlto5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.74:6.32:7.22) (5.56:6.14:7.05))
     (PORT B (5.84:6.44:7.35) (5.62:6.20:7.12))
     (PORT C (3.36:3.70:4.23) (3.26:3.60:4.13))
     (PORT D (4.01:4.42:5.04) (3.96:4.38:5.02))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/mosi_cl_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.18:2.40:2.74) (2.16:2.38:2.74))
     (PORT B (10.62:11.71:13.37) (10.31:11.39:13.07))
     (PORT C (0.54:0.60:0.68) (0.53:0.59:0.68))
     (PORT D (2.24:2.47:2.83) (2.16:2.39:2.74))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:7.56:8.63) (6.52:7.20:8.26))
     (PORT B (4.08:4.50:5.14) (3.97:4.38:5.02))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.06:2.27:2.59) (2.06:2.27:2.60))
     (PORT B (2.13:2.35:2.68) (2.08:2.29:2.63))
     (PORT C (7.84:8.64:9.87) (7.54:8.33:9.55))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.07:22.12:25.26) (19.58:21.62:24.81))
     (PORT CLK (4.60:5.07:5.79) (4.51:4.97:5.71))
     (PORT EN (13.32:14.67:16.76) (13.12:14.48:16.62))
     (PORT ALn (4.74:5.22:5.96) (4.65:5.13:5.89))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\stamp0_spi_clock_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_109\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_77\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_105\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.45:7.11:8.12) (6.20:6.85:7.86))
     (PORT CLK (4.57:5.04:5.76) (4.50:4.97:5.71))
     (PORT EN (18.38:20.26:23.13) (17.94:19.80:22.72))
     (PORT ALn (4.71:5.20:5.93) (4.65:5.14:5.89))
     (PORT SLn (20.17:22.23:25.38) (19.67:21.72:24.92))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB6\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.74:3.02:3.45) (2.90:3.20:3.67))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\nCS1_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ReadInterrupt\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.48))
     (PORT EN (9.67:10.66:12.17) (9.61:10.61:12.18))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.51:4.98:5.68) (4.43:4.89:5.61))
     (PORT EN (10.17:11.21:12.80) (10.07:11.12:12.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\stamp0_ready_temp_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.47:2.83) (2.45:2.70:3.10))
     (IOPATH A Y (0.87:0.96:1.09) (0.93:1.02:1.17))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_242\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/un6_enable_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.22:4.65:5.31) (4.05:4.47:5.13))
     (PORT B (3.24:3.57:4.07) (3.13:3.46:3.97))
     (PORT C (5.21:5.74:6.55) (5.01:5.53:6.35))
     (PORT D (3.45:3.80:4.34) (3.46:3.82:4.38))
     (IOPATH A Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH D Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.79:7.48:8.54) (6.80:7.50:8.61))
     (PORT CLK (4.59:5.06:5.78) (4.51:4.98:5.71))
     (PORT EN (11.29:12.44:14.21) (11.08:12.23:14.04))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.13:10.06:11.49) (8.76:9.67:11.10))
     (PORT B (3.26:3.59:4.10) (3.14:3.46:3.97))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.77:5.26:6.01) (4.67:5.15:5.91))
     (PORT EN (14.00:15.43:17.62) (13.74:15.17:17.41))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_lm_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.35:7.00:7.99) (6.11:6.74:7.74))
     (PORT B (3.04:3.35:3.83) (2.99:3.30:3.78))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.30:16.86:19.26) (14.57:16.09:18.46))
     (PORT CLK (4.54:5.01:5.72) (4.45:4.91:5.64))
     (PORT EN (13.43:14.80:16.90) (13.16:14.53:16.67))
     (PORT ALn (4.82:5.32:6.07) (4.73:5.22:5.99))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.11:2.33:2.66) (2.11:2.33:2.67))
     (PORT B (15.44:17.02:19.44) (15.07:16.64:19.09))
     (PORT C (4.44:4.90:5.59) (4.26:4.70:5.40))
     (PORT D (8.57:9.45:10.79) (8.27:9.13:10.48))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.84:15.26:17.42) (13.52:14.92:17.12))
     (PORT CLK (4.59:5.06:5.78) (4.49:4.96:5.69))
     (PORT EN (8.40:9.26:10.57) (8.39:9.26:10.63))
     (PORT ALn (4.88:5.38:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.88:3.17:3.62) (2.81:3.10:3.56))
     (PORT B (7.49:8.25:9.42) (7.22:7.97:9.15))
     (PORT C (4.82:5.31:6.07) (4.67:5.15:5.91))
     (PORT D (8.13:8.96:10.23) (7.84:8.65:9.93))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.65:7.33:8.37) (6.40:7.07:8.11))
     (PORT B (16.45:18.13:20.71) (15.77:17.42:19.98))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.30:6.94:7.92) (6.03:6.66:7.64))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (9.13:10.06:11.49) (9.06:10.01:11.48))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT B (6.44:7.09:8.10) (6.21:6.86:7.87))
     (PORT C (4.73:5.21:5.95) (4.49:4.96:5.69))
     (PORT D (3.67:4.05:4.62) (3.55:3.92:4.50))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.17:11.21:12.80) (9.74:10.75:12.34))
     (PORT B (3.32:3.66:4.18) (3.20:3.53:4.05))
     (PORT C (17.30:19.07:21.77) (16.66:18.40:21.11))
     (PORT D (20.15:22.20:25.36) (19.82:21.88:25.11))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.13:6.76:7.72) (5.92:6.53:7.49))
     (PORT B (16.41:18.09:20.65) (16.01:17.68:20.29))
     (PORT C (12.08:13.32:15.21) (11.66:12.88:14.78))
     (PORT D (12.42:13.69:15.63) (11.91:13.15:15.09))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_35_rs_RNIT83G\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.97:6.58:7.52) (5.75:6.35:7.28))
     (PORT B (2.99:3.29:3.76) (2.97:3.28:3.76))
     (PORT C (2.96:3.26:3.72) (2.90:3.21:3.68))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_160\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_154\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_28\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.75:6.33:7.23) (5.56:6.14:7.05))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.53:0.60) (0.48:0.54:0.61))
     (PORT B (8.20:9.03:10.32) (7.89:8.71:10.00))
     (PORT C (8.85:9.76:11.14) (8.42:9.29:10.66))
     (PORT D (8.48:9.35:10.68) (8.19:9.05:10.38))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.38:10.33:11.80) (9.04:9.99:11.46))
     (PORT B (9.61:10.60:12.10) (9.27:10.23:11.74))
     (PORT C (6.75:7.44:8.49) (6.50:7.18:8.23))
     (PORT D (6.07:6.69:7.64) (5.83:6.44:7.39))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.65:4.02:4.59) (3.54:3.91:4.49))
     (PORT B (16.72:18.43:21.05) (16.10:17.78:20.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.78:11.87:13.56) (10.21:11.28:12.94))
     (PORT CLK (4.71:5.19:5.93) (4.61:5.09:5.84))
     (PORT EN (10.65:11.74:13.40) (10.52:11.61:13.32))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (PORT SLn (12.94:14.28:16.39) (11.64:12.83:14.65))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (22.39:24.68:28.18) (21.26:23.47:26.93))
     (PORT CLK (4.20:4.63:5.28) (4.16:4.59:5.27))
     (PORT EN (7.36:8.11:9.26) (7.38:8.14:9.34))
     (PORT ALn (4.44:4.89:5.59) (4.39:4.85:5.56))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_4\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.42:7.07:8.08) (6.15:6.79:7.79))
     (PORT B (4.21:4.64:5.30) (4.06:4.48:5.14))
     (PORT C (3.03:3.34:3.81) (2.94:3.25:3.73))
     (PORT D (1.01:1.11:1.27) (1.02:1.13:1.29))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/async_state_17_iv_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.33:2.66) (2.11:2.33:2.67))
     (PORT B (2.12:2.34:2.67) (2.07:2.28:2.62))
     (PORT C (0.58:0.63:0.72) (0.58:0.64:0.73))
     (PORT D (6.29:6.94:7.92) (6.06:6.69:7.67))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (2.52:3.25:3.71) (2.67:3.34:3.83))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.48:4.94:5.64) (4.40:4.86:5.57))
     (PORT EN (9.31:10.25:11.71) (9.22:10.18:11.68))
     (PORT SLn (10.76:11.88:13.63) (9.72:10.71:12.23))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_271\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_component_state_14_i_o2_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.80:8.60:9.82) (7.44:8.21:9.42))
     (PORT B (8.37:9.23:10.54) (8.11:8.95:10.27))
     (PORT C (6.52:7.18:8.21) (6.23:6.88:7.90))
     (PORT D (9.61:10.59:12.09) (9.26:10.22:11.73))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.33:9.17:10.48) (8.00:8.84:10.14))
     (PORT B (10.40:11.46:13.09) (9.95:10.98:12.60))
     (PORT C (0.92:1.01:1.16) (0.93:1.02:1.17))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un52_paddr_2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.56:8.34:9.52) (7.57:8.36:9.59))
     (PORT B (4.75:5.23:5.98) (4.84:5.35:6.13))
     (PORT C (7.35:8.10:9.25) (7.30:8.07:9.25))
     (PORT D (6.93:7.64:8.73) (6.50:7.18:8.24))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/sclk_buffer\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.40:4.84:5.53) (4.32:4.78:5.48))
     (PORT EN (11.09:12.22:13.96) (11.01:12.16:13.95))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.75:6.34:7.24) (5.56:6.13:7.04))
     (PORT B (0.52:0.57:0.65) (0.51:0.57:0.65))
     (PORT C (6.40:7.06:8.06) (6.10:6.73:7.73))
     (PORT D (13.33:14.69:16.78) (12.91:14.26:16.36))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.16:5.68:6.49) (4.95:5.46:6.26))
     (PORT CLK (4.57:5.04:5.75) (4.50:4.97:5.70))
     (PORT EN (7.79:8.58:9.80) (7.74:8.55:9.81))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.46:11.53:13.17) (9.96:10.99:12.61))
     (PORT CLK (4.43:4.88:5.58) (4.36:4.81:5.52))
     (PORT EN (10.84:11.95:13.65) (10.67:11.78:13.51))
     (PORT ALn (4.50:4.96:5.66) (4.45:4.91:5.64))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_60\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.03:11.05:12.62) (9.65:10.65:12.23))
     (PORT B (13.43:14.80:16.90) (12.91:14.25:16.36))
     (PORT C (2.14:2.35:2.69) (2.11:2.33:2.68))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/component_state_ns_i_0_a2\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.11:11.14:12.72) (9.72:10.73:12.31))
     (PORT B (7.28:8.03:9.17) (7.07:7.80:8.95))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_106\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.70:5.18:5.92) (4.50:4.97:5.70))
     (PORT CLK (4.84:5.34:6.10) (4.74:5.23:6.00))
     (PORT EN (16.22:17.87:20.41) (16.02:17.69:20.30))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.11:3.43:3.91) (3.05:3.37:3.87))
     (PORT B (3.06:3.37:3.85) (2.98:3.29:3.78))
     (PORT C (14.46:15.93:18.19) (13.96:15.41:17.68))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.52:3.88:4.43) (3.43:3.78:4.34))
     (PORT CLK (4.90:5.40:6.17) (4.78:5.28:6.06))
     (PORT EN (21.08:23.23:26.53) (20.54:22.68:26.02))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.10:4.52:5.16) (3.97:4.38:5.03))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNI2T2L\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:4.53:5.18) (3.95:4.36:5.00))
     (PORT B (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT C (0.51:0.56:0.64) (0.50:0.55:0.64))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_29\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.90:7.61:8.69) (6.62:7.31:8.38))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_204\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_RNO\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.92:6.52:7.44) (5.67:6.25:7.18))
     (PORT B (7.87:8.67:9.90) (7.58:8.37:9.61))
     (PORT C (3.52:3.88:4.43) (3.46:3.82:4.39))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.40:4.85:5.53) (4.34:4.80:5.50))
     (PORT EN (11.78:12.98:14.83) (11.61:12.82:14.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.08:17.72:20.24) (15.64:17.27:19.81))
     (PORT CLK (4.34:4.78:5.46) (4.29:4.74:5.43))
     (PORT EN (5.20:5.73:6.54) (5.26:5.81:6.67))
     (PORT ALn (4.47:4.92:5.62) (4.41:4.87:5.59))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.58:5.05:5.77) (4.52:4.99:5.72))
     (PORT EN (17.91:19.74:22.54) (17.51:19.33:22.18))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.84:0.92:1.05) (0.86:0.95:1.09))
     (PORT B (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT C (9.39:10.35:11.82) (9.05:9.99:11.46))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.91:14.22:16.24) (12.61:13.93:15.98))
     (PORT CLK (4.70:5.18:5.91) (4.59:5.07:5.82))
     (PORT EN (8.48:9.35:10.68) (8.43:9.31:10.68))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_37\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.81:6.40:7.31) (5.69:6.28:7.21))
     (PORT B (12.03:13.26:15.15) (11.57:12.78:14.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.71:0.81) (0.63:0.70:0.80))
     (PORT CLK (4.46:4.91:5.61) (4.39:4.84:5.56))
     (PORT EN (22.36:24.64:28.14) (22.25:24.57:28.19))
     (PORT ALn (4.61:5.08:5.81) (4.55:5.02:5.77))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_54\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_25\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.79:6.39:7.29) (5.61:6.20:7.11))
     (PORT B (8.88:9.79:11.18) (8.39:9.26:10.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (0.54:0.60:0.68) (0.53:0.59:0.68))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (3.57:3.93:4.49) (3.76:4.16:4.77))
     (IOPATH B S (4.39:5.26:6.01) (4.79:5.71:6.55))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.49:4.95:5.66) (4.41:4.87:5.59))
     (PORT EN (17.91:19.74:22.54) (17.51:19.33:22.18))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.51:4.97:5.68) (4.44:4.90:5.62))
     (PORT EN (11.86:13.07:14.92) (11.55:12.75:14.63))
     (PORT ALn (4.66:5.14:5.87) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.87:6.47:7.39) (5.65:6.24:7.15))
     (PORT B (9.25:10.20:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_38_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.02:6.64:7.58) (5.79:6.40:7.34))
     (PORT B (12.83:14.14:16.14) (12.28:13.55:15.55))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_74\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.54:18.23:20.82) (15.72:17.35:19.91))
     (PORT CLK (4.43:4.89:5.58) (4.36:4.82:5.53))
     (PORT EN (10.28:11.33:12.94) (10.13:11.18:12.83))
     (PORT ALn (4.60:5.06:5.78) (4.52:4.99:5.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_113\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.50:7.42) (5.74:6.34:7.27))
     (PORT B (0.54:0.59:0.68) (0.54:0.60:0.68))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.57:4.25:4.85) (3.76:4.41:5.06))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.42:4.87:5.56) (4.16:4.59:5.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_52_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.71:5.19:5.93) (4.77:5.27:6.04))
     (PORT ALn (6.69:7.37:8.42) (6.68:7.37:8.46))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.31:6.95:7.94) (6.04:6.67:7.65))
     (PORT CLK (4.85:5.34:6.10) (4.74:5.23:6.00))
     (PORT EN (16.22:17.87:20.41) (16.02:17.69:20.30))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_12\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.76:6.35:7.25) (5.57:6.15:7.05))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.92:5.42:6.19) (4.69:5.17:5.94))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (11.29:12.44:14.21) (11.11:12.26:14.07))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_89\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_24\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.18:4.61:5.27) (4.09:4.52:5.18))
     (PORT B (5.70:6.28:7.17) (5.49:6.06:6.95))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.08:2.29:2.62) (2.02:2.23:2.56))
     (PORT B (3.59:3.95:4.52) (3.47:3.83:4.40))
     (PORT C (5.62:6.19:7.07) (5.39:5.96:6.83))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_38_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.95:6.56:7.49) (5.72:6.32:7.25))
     (PORT B (15.20:16.75:19.13) (14.54:16.06:18.43))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/un10_count_0_a2_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:4.53:5.18) (4.01:4.43:5.08))
     (PORT B (5.93:6.53:7.46) (5.71:6.30:7.23))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.20:3.66) (2.88:3.18:3.65))
     (PORT B (7.56:8.33:9.51) (7.27:8.02:9.20))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.13:10.06:11.49) (8.76:9.67:11.10))
     (PORT B (4.12:4.54:5.18) (3.99:4.41:5.06))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_28_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.69:11.78:13.45) (10.48:11.57:13.28))
     (PORT ALn (13.25:14.60:16.68) (13.03:14.39:16.51))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (25.67:28.29:32.31) (25.01:27.62:31.69))
     (PORT B (12.29:13.55:15.47) (11.78:13.01:14.93))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\stamp0_spi_dms1_cs_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.44:3.93) (3.12:3.45:3.95))
     (PORT B (2.86:3.16:3.60) (2.80:3.09:3.54))
     (PORT C (2.19:2.41:2.75) (2.12:2.34:2.69))
     (PORT D (9.53:10.50:11.99) (9.15:10.10:11.59))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.08:10.00:11.42) (8.70:9.60:11.02))
     (PORT CLK (4.71:5.19:5.92) (4.60:5.08:5.83))
     (PORT EN (8.87:9.77:11.16) (8.78:9.69:11.12))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (PORT SLn (9.23:10.17:11.61) (9.16:10.11:11.60))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.10:3.42:3.90) (3.03:3.35:3.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.80:5.29:6.04) (4.69:5.18:5.94))
     (PORT EN (6.92:7.63:8.71) (6.92:7.64:8.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNIR41V\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.89:3.18:3.63) (2.82:3.12:3.58))
     (PORT B (3.04:3.35:3.83) (3.03:3.34:3.83))
     (PORT C (0.48:0.53:0.61) (0.49:0.54:0.62))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_32_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.50:9.37:10.70) (8.17:9.02:10.35))
     (PORT CLK (4.28:4.71:5.38) (4.23:4.68:5.36))
     (PORT ALn (19.62:21.67:24.86) (17.68:19.49:22.26))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/async_state_1_sqmuxa_i_o3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.19:6.82:7.79) (5.93:6.55:7.51))
     (PORT B (6.17:6.80:7.76) (5.99:6.61:7.58))
     (PORT C (6.13:6.76:7.72) (5.85:6.46:7.41))
     (PORT D (7.99:8.81:10.06) (7.69:8.49:9.74))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (3.24:3.57:4.08) (3.44:3.80:4.36))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_28\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.23:4.67:5.33) (4.10:4.52:5.19))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.12:4.54:5.18) (3.96:4.37:5.02))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_61_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.83:7.53:8.60) (6.59:7.28:8.35))
     (PORT B (12.85:14.17:16.18) (12.28:13.56:15.56))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi_dms2_cs_13_iv_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.09:7.82:8.93) (6.80:7.51:8.62))
     (PORT B (2.23:2.46:2.81) (2.15:2.37:2.72))
     (PORT C (17.58:19.38:22.13) (16.79:18.53:21.26))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_6)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\sb_sb_0\/Memory_0_intr_or_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.22:3.68) (2.86:3.16:3.62))
     (PORT B (2.98:3.29:3.75) (2.92:3.22:3.70))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.99:7.70:8.80) (6.69:7.39:8.48))
     (PORT B (0.84:0.93:1.06) (0.87:0.96:1.10))
     (PORT C (9.92:10.94:12.49) (9.54:10.54:12.09))
     (PORT D (9.41:10.38:11.85) (9.04:9.98:11.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_9\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.16:6.79:7.76) (5.93:6.54:7.51))
     (PORT B (8.90:9.81:11.20) (8.57:9.46:10.86))
     (PORT C (0.51:0.57:0.65) (0.51:0.56:0.65))
     (PORT D (11.66:12.85:14.68) (11.42:12.61:14.47))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.36:7.01:8.00) (6.15:6.80:7.80))
     (PORT B (4.32:4.77:5.44) (4.14:4.57:5.24))
     (PORT C (6.40:7.06:8.06) (6.10:6.73:7.73))
     (PORT D (13.33:14.69:16.78) (12.92:14.26:16.36))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.73:7.42:8.47) (6.40:7.07:8.11))
     (PORT B (9.22:10.16:11.60) (8.91:9.84:11.29))
     (PORT C (5.64:6.22:7.10) (5.48:6.05:6.95))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "GB_NG")
 (INSTANCE AND2_0_RNIKOS1)
 (DELAY
  (ABSOLUTE
     (PORT An (13.03:14.38:16.50) (12.23:13.48:15.39))
     (IOPATH An YNn (2.09:2.30:2.63) (2.04:2.26:2.59))
     (IOPATH An YSn (2.09:2.30:2.63) (2.05:2.26:2.59))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (3.98:3.98:3.98))
     (WIDTH (negedge An) (3.12:3.12:3.12))
     (SETUP (posedge ENn) (negedge An) (1.19:1.31:1.50))
     (SETUP (negedge ENn) (negedge An) (0:0:0))
     (HOLD (posedge ENn) (negedge An) (0.57:0.63:0.73))
     (HOLD (negedge ENn) (negedge An) (0.98:1.08:1.24))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_59\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.74:8.53:9.74) (7.47:8.25:9.47))
     (PORT B (21.92:24.16:27.59) (21.09:23.28:26.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_0_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.41:4.86:5.56) (4.34:4.79:5.50))
     (PORT EN (7.18:7.92:9.04) (7.17:7.91:9.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/end_one_counter\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.30:4.74:5.41) (4.25:4.70:5.39))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\adc_start_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.83:9.73:11.11) (8.61:9.51:10.91))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.27:4.71:5.37) (4.10:4.52:5.19))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.53:8.30:9.48) (7.28:8.03:9.22))
     (PORT B (8.17:9.01:10.29) (7.87:8.69:9.97))
     (PORT C (7.33:8.08:9.22) (7.02:7.75:8.90))
     (PORT D (10.14:11.18:12.77) (9.75:10.76:12.35))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.92:6.52:7.45) (5.66:6.25:7.17))
     (PORT B (4.88:5.38:6.15) (4.65:5.13:5.89))
     (PORT C (5.08:5.60:6.39) (4.93:5.44:6.24))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.46:7.12:8.13) (6.22:6.87:7.88))
     (PORT CLK (4.90:5.40:6.17) (4.79:5.28:6.06))
     (PORT EN (12.17:13.41:15.31) (11.91:13.15:15.09))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_241\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_RNO\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.83:13.04:14.89) (11.39:12.58:14.43))
     (PORT B (6.39:7.04:8.04) (6.09:6.73:7.72))
     (PORT C (6.02:6.64:7.58) (5.82:6.42:7.37))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.08:2.30:2.62) (2.08:2.30:2.64))
     (PORT B (11.56:12.74:14.55) (10.92:12.05:13.83))
     (PORT C (16.82:18.54:21.17) (16.17:17.85:20.48))
     (PORT D (12.71:14.01:16.00) (12.27:13.54:15.54))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_0\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT B (4.40:4.84:5.53) (4.20:4.64:5.32))
     (PORT C (6.47:7.13:8.14) (6.32:6.98:8.00))
     (PORT D (8.99:9.91:11.31) (8.60:9.50:10.90))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_79)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_33\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.30:9.14:10.44) (7.99:8.82:10.12))
     (PORT B (15.78:17.39:19.86) (15.21:16.79:19.26))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT B (6.36:7.01:8.01) (6.20:6.84:7.85))
     (PORT C (9.88:10.89:12.44) (9.50:10.49:12.04))
     (PORT D (9.77:10.77:12.29) (9.39:10.37:11.90))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_32_i_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.00:8.81:10.06) (7.70:8.50:9.76))
     (PORT B (12.81:14.12:16.13) (12.34:13.63:15.63))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/component_state_ns_0_a3_2_a2\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.33:9.18:10.48) (8.27:9.13:10.47))
     (PORT B (6.58:7.26:8.29) (6.33:6.99:8.02))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.08:4.50:5.14) (3.94:4.35:4.99))
     (PORT B (12.44:13.71:15.66) (12.21:13.49:15.47))
     (PORT C (0.49:0.54:0.62) (0.49:0.55:0.63))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_91\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_43_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.17:3.50:3.99) (3.09:3.41:3.91))
     (PORT B (11.59:12.77:14.58) (11.22:12.39:14.22))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.79:6.38:7.29) (5.57:6.15:7.06))
     (PORT B (9.25:10.20:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.76:15.16:17.31) (13.41:14.81:16.99))
     (PORT CLK (4.71:5.19:5.92) (4.60:5.08:5.83))
     (PORT EN (8.48:9.35:10.68) (8.43:9.31:10.68))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.78:5.26:6.01) (4.67:5.16:5.92))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.55:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_77)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_11\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.33:6.98:7.97) (6.11:6.74:7.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.57:3.94:4.50) (3.47:3.84:4.40))
     (PORT CLK (4.91:5.41:6.18) (4.79:5.29:6.07))
     (PORT EN (19.51:21.50:24.55) (19.24:21.24:24.38))
     (PORT ALn (4.64:5.11:5.84) (4.57:5.05:5.79))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.25:4.69:5.35) (4.19:4.63:5.31))
     (PORT ALn (11.74:12.94:14.78) (11.55:12.75:14.63))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_5_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.75:5.23:5.97) (4.81:5.31:6.10))
     (PORT ALn (9.95:10.97:12.53) (9.85:10.88:12.48))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.53:0.58:0.66) (0.53:0.58:0.67))
     (PORT B (3.98:4.39:5.01) (3.89:4.30:4.93))
     (PORT C (4.03:4.44:5.07) (3.89:4.29:4.93))
     (PORT D (2.08:2.29:2.62) (2.02:2.23:2.56))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.01:6.63:7.57) (5.78:6.38:7.32))
     (PORT B (5.18:5.71:6.52) (4.97:5.49:6.30))
     (PORT C (4.09:4.51:5.15) (3.92:4.33:4.97))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_12\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.25:4.69:5.35) (4.17:4.61:5.29))
     (PORT B (3.03:3.34:3.82) (2.98:3.29:3.78))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.74:8.53:9.74) (7.43:8.20:9.41))
     (PORT B (7.23:7.96:9.09) (6.91:7.63:8.75))
     (PORT C (18.68:20.58:23.51) (17.90:19.77:22.68))
     (PORT D (18.50:20.38:23.28) (18.27:20.17:23.14))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.55:5.02:5.73) (4.46:4.92:5.65))
     (PORT EN (10.16:11.19:12.78) (9.99:11.03:12.65))
     (PORT ALn (4.85:5.34:6.10) (4.74:5.24:6.01))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.94:16.46:18.80) (14.61:16.13:18.50))
     (PORT CLK (4.52:4.98:5.69) (4.45:4.91:5.64))
     (PORT EN (10.84:11.95:13.65) (10.67:11.78:13.51))
     (PORT ALn (4.50:4.96:5.66) (4.45:4.91:5.64))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.57:5.04:5.76) (4.50:4.97:5.70))
     (PORT EN (10.51:11.58:13.23) (10.37:11.45:13.14))
     (PORT ALn (4.71:5.19:5.93) (4.65:5.14:5.89))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.84:13.04:14.90) (11.32:12.50:14.34))
     (PORT CLK (4.80:5.29:6.04) (4.69:5.18:5.94))
     (PORT EN (17.21:18.96:21.66) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.41:6.18) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.40:4.84:5.53) (4.19:4.62:5.30))
     (PORT B (2.13:2.35:2.68) (2.08:2.29:2.63))
     (PORT C (6.33:6.98:7.97) (6.09:6.72:7.71))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_59_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.19:15.64:17.86) (13.64:15.06:17.28))
     (PORT CLK (4.30:4.74:5.41) (4.24:4.68:5.37))
     (PORT ALn (13.87:15.31:17.57) (12.50:13.77:15.73))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_38_set_RNISO8K\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.87:3.17:3.64))
     (PORT B (4.13:4.55:5.20) (3.98:4.40:5.04))
     (PORT C (0.48:0.52:0.60) (0.48:0.53:0.61))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (2.58:2.85:3.25) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.48:4.94:5.64) (4.40:4.86:5.57))
     (PORT EN (9.31:10.26:11.71) (9.22:10.18:11.68))
     (PORT SLn (10.76:11.88:13.63) (9.72:10.71:12.23))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.84:9.74:11.13) (8.49:9.38:10.76))
     (PORT CLK (4.25:4.68:5.35) (4.20:4.64:5.32))
     (PORT ALn (4.82:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_200\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_RNO\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.03:6.64:7.59) (5.76:6.36:7.30))
     (PORT B (3.00:3.30:3.77) (2.99:3.30:3.78))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_16\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.23:2.45:2.80) (2.22:2.45:2.81))
     (PORT B (6.88:7.58:8.66) (6.58:7.26:8.33))
     (PORT C (12.78:14.08:16.08) (12.53:13.84:15.87))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_22\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (20.55:22.65:25.87) (19.57:21.61:24.80))
     (PORT B (16.66:18.36:20.96) (16.31:18.01:20.67))
     (PORT C (12.19:13.44:15.34) (11.76:12.99:14.90))
     (PORT D (8.76:9.66:11.03) (8.46:9.34:10.72))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.98:5.49:6.27) (4.84:5.35:6.14))
     (PORT B (5.84:6.43:7.35) (5.59:6.18:7.09))
     (PORT C (5.85:6.45:7.36) (5.66:6.25:7.17))
     (PORT D (14.77:16.27:18.59) (14.18:15.66:17.97))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.50:4.96:5.66) (4.45:4.92:5.64))
     (PORT EN (7.18:7.92:9.04) (7.17:7.91:9.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.67) (2.90:3.20:3.68))
     (PORT B (5.74:6.32:7.22) (5.52:6.10:7.00))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.10:4.52:5.16) (3.97:4.38:5.02))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.92:5.42:6.19) (4.69:5.17:5.94))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (9.13:10.06:11.49) (9.06:10.01:11.48))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.24:6.87:7.85) (6.09:6.72:7.71))
     (PORT B (7.14:7.87:8.99) (6.87:7.59:8.71))
     (PORT C (9.87:10.87:12.42) (9.50:10.49:12.04))
     (PORT D (2.18:2.40:2.74) (2.10:2.32:2.67))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.89:16.41:18.75) (14.37:15.86:18.20))
     (PORT CLK (4.49:4.95:5.66) (4.41:4.87:5.59))
     (PORT EN (7.05:7.77:8.88) (7.04:7.77:8.92))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.04:8.86:10.12) (7.76:8.56:9.82))
     (PORT CLK (4.64:5.11:5.84) (4.55:5.02:5.76))
     (PORT EN (9.62:10.60:12.11) (9.46:10.44:11.98))
     (PORT ALn (4.84:5.33:6.09) (4.74:5.23:6.00))
     (PORT SLn (13.96:15.39:17.57) (13.70:15.13:17.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.50:0.55:0.63))
     (PORT B (6.22:6.85:7.82) (6.01:6.64:7.61))
     (PORT C (12.04:13.26:15.15) (11.64:12.85:14.74))
     (PORT D (8.73:9.63:10.99) (8.34:9.21:10.56))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.94:6.55:7.48) (5.71:6.31:7.24))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_59_rs_RNIVA8U\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.99:8.81:10.06) (7.63:8.42:9.67))
     (PORT B (4.01:4.42:5.05) (3.93:4.34:4.98))
     (PORT C (0.51:0.56:0.64) (0.50:0.55:0.64))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.04:3.35:3.83) (2.98:3.29:3.77))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.69:0.76:0.87))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (13.87:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.79:5.28:6.03) (4.60:5.08:5.83))
     (PORT CLK (4.61:5.09:5.81) (4.54:5.01:5.75))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.26:16.82:19.21) (14.50:16.01:18.37))
     (PORT CLK (4.36:4.81:5.49) (4.29:4.73:5.43))
     (PORT EN (11.72:12.92:14.75) (11.60:12.81:14.69))
     (PORT ALn (4.58:5.04:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.00:7.72:8.82) (6.70:7.39:8.48))
     (PORT B (4.85:5.35:6.11) (4.68:5.17:5.93))
     (PORT C (8.35:9.21:10.52) (8.03:8.87:10.17))
     (PORT D (8.81:9.71:11.09) (8.48:9.36:10.74))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails_RNIEAMF1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:3.83:4.37) (3.37:3.72:4.27))
     (PORT B (8.06:8.89:10.15) (7.77:8.58:9.84))
     (PORT C (4.42:4.87:5.56) (4.24:4.68:5.37))
     (PORT D (7.15:7.88:9.00) (6.87:7.59:8.71))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_1_0\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.15:6.78:7.74) (5.94:6.56:7.53))
     (PORT B (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT C (8.12:8.95:10.22) (7.81:8.62:9.90))
     (PORT D (9.77:10.77:12.30) (9.39:10.37:11.90))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.58:5.05:5.76) (4.50:4.96:5.70))
     (PORT EN (15.35:16.92:19.32) (15.08:16.65:19.10))
     (PORT ALn (4.74:5.22:5.96) (4.65:5.13:5.89))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.94:10.95:12.51) (9.62:10.62:12.18))
     (PORT B (0.85:0.94:1.07) (0.87:0.96:1.11))
     (PORT C (4.14:4.56:5.21) (3.95:4.36:5.00))
     (PORT D (11.46:12.63:14.42) (11.03:12.17:13.97))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.81:8.61:9.83) (7.54:8.32:9.55))
     (PORT B (4.74:5.22:5.96) (4.61:5.09:5.84))
     (PORT C (4.18:4.61:5.27) (3.96:4.37:5.02))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_57\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.31:6.95:7.94) (6.19:6.83:7.84))
     (PORT B (13.72:15.12:17.27) (13.19:14.57:16.71))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.26:16.82:19.21) (14.49:16.00:18.35))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.16:5.92))
     (PORT EN (12.83:14.14:16.15) (12.56:13.86:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_9\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.60:5.07:5.79) (4.51:4.98:5.72))
     (PORT EN (6.74:7.42:8.48) (6.77:7.48:8.58))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.03:6.64:7.59) (5.76:6.36:7.30))
     (PORT B (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.34:4.78:5.46) (4.26:4.71:5.40))
     (PORT ALn (4.53:5.00:5.71) (4.47:4.94:5.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_51_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.15:3.48:3.97) (3.07:3.39:3.89))
     (PORT B (14.69:16.19:18.49) (14.09:15.56:17.85))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.67) (2.82:3.12:3.57))
     (PORT B (2.16:2.39:2.72) (2.09:2.31:2.65))
     (PORT C (2.12:2.34:2.67) (2.06:2.28:2.61))
     (PORT D (0.92:1.01:1.15) (0.92:1.02:1.17))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.68:5.16:5.89) (4.58:5.06:5.81))
     (PORT EN (9.16:10.09:11.52) (9.06:10.00:11.48))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_dms2_RNIK45E1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.61:5.08:5.80) (4.46:4.93:5.65))
     (PORT B (5.69:6.27:7.16) (5.47:6.03:6.92))
     (PORT C (7.80:8.60:9.82) (7.44:8.21:9.42))
     (PORT D (8.37:9.23:10.54) (8.11:8.95:10.27))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (3.15:3.47:3.96) (3.37:3.72:4.27))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\stamp0_ready_dms2_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_119\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.32:9.17:10.47) (8.02:8.86:10.16))
     (PORT B (14.11:15.55:17.75) (13.60:15.02:17.23))
     (PORT C (2.92:3.22:3.67) (2.84:3.14:3.60))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/numberofpendingresyncrequest\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.51:7.17:8.19) (6.26:6.91:7.93))
     (PORT CLK (4.40:4.85:5.54) (4.34:4.80:5.50))
     (PORT EN (6.96:7.68:8.77) (6.93:7.66:8.79))
     (PORT ALn (4.58:5.05:5.77) (4.52:4.99:5.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_31\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.73:5.21:5.95) (4.56:5.03:5.78))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_115\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.18:5.71:6.52) (5.02:5.54:6.36))
     (PORT B (8.47:9.34:10.67) (8.14:8.99:10.31))
     (PORT C (14.08:15.51:17.71) (13.54:14.95:17.16))
     (PORT D (16.44:18.11:20.69) (16.21:17.90:20.53))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.51:7.17:8.19) (6.29:6.94:7.96))
     (PORT B (7.82:8.62:9.84) (7.52:8.30:9.52))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_7_1\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.04:13.27:15.15) (11.71:12.93:14.84))
     (PORT B (8.11:8.93:10.20) (7.80:8.61:9.88))
     (PORT C (15.22:16.77:19.15) (14.97:16.53:18.96))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/SYSRESET_POR\/IP_INTERFACE_0\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.74:6.32:7.22) (5.55:6.13:7.03))
     (PORT B (9.25:10.20:11.64) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/un10_count_0_a2_RNI2V9I1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:2.82:3.22) (2.46:2.72:3.12))
     (PORT B (6.51:7.18:8.20) (6.28:6.94:7.96))
     (PORT C (5.83:6.42:7.33) (5.63:6.22:7.13))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_0_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "RCOSC_25_50MHZ")
 (INSTANCE \\sb_sb_0\/FABOSC_0\/I_RCOSC_25_50MHZ\\)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/un10_count_0_a2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:6.43:7.34) (5.63:6.21:7.13))
     (PORT B (5.88:6.48:7.40) (5.69:6.29:7.21))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.31:7.20) (5.58:6.16:7.07))
     (PORT B (8.07:8.89:10.15) (7.73:8.54:9.80))
     (PORT C (9.41:10.37:11.84) (9.09:10.03:11.51))
     (PORT D (11.23:12.38:14.14) (10.85:11.98:13.74))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.16:3.48:3.97) (3.06:3.38:3.88))
     (PORT B (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT C (9.51:10.48:11.97) (9.35:10.32:11.84))
     (PORT D (11.24:12.39:14.15) (11.07:12.22:14.02))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.05:13.28:15.17) (11.50:12.70:14.57))
     (PORT CLK (4.48:4.93:5.64) (4.41:4.87:5.59))
     (PORT EN (8.54:9.41:10.75) (8.47:9.35:10.73))
     (PORT ALn (4.61:5.09:5.81) (4.54:5.02:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.71:5.19:5.93) (4.61:5.09:5.84))
     (PORT EN (5.20:5.74:6.55) (5.27:5.82:6.68))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.74:8.53:9.74) (7.48:8.25:9.47))
     (PORT B (21.92:24.16:27.59) (21.09:23.28:26.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_6\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (0.53:0.58:0.66) (0.52:0.57:0.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (3.57:3.93:4.49) (3.76:4.16:4.77))
     (IOPATH B S (4.39:5.26:6.01) (4.79:5.71:6.55))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.71:4.08:4.66) (3.65:4.03:4.62))
     (PORT B (8.24:9.08:10.38) (7.94:8.77:10.06))
     (PORT C (7.03:7.75:8.85) (6.79:7.50:8.60))
     (PORT D (8.11:8.94:10.21) (7.75:8.56:9.82))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/component_state_RNIFR114\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.84:8.64:9.86) (7.51:8.29:9.52))
     (PORT B (8.30:9.15:10.45) (8.04:8.88:10.19))
     (PORT C (6.86:7.56:8.63) (6.56:7.25:8.32))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.32:11.37:12.98) (9.77:10.78:12.37))
     (PORT CLK (4.75:5.23:5.98) (4.64:5.13:5.88))
     (PORT EN (12.17:13.41:15.32) (11.97:13.22:15.17))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (PORT SLn (13.32:14.70:16.87) (12.06:13.29:15.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.60:7.27:8.31) (6.65:7.35:8.43))
     (PORT CLK (4.66:5.14:5.87) (4.56:5.03:5.77))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_ns_0_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.91:5.41:6.18) (4.74:5.24:6.01))
     (PORT B (10.46:11.53:13.17) (10.04:11.08:12.71))
     (PORT C (6.42:7.08:8.08) (6.19:6.83:7.84))
     (PORT D (7.04:7.76:8.86) (6.78:7.49:8.59))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.30:7.20) (5.51:6.09:6.98))
     (PORT B (4.99:5.50:6.28) (4.79:5.29:6.07))
     (PORT C (7.61:8.39:9.58) (7.33:8.09:9.29))
     (PORT D (3.26:3.59:4.11) (3.16:3.49:4.00))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.92:12.03:13.74) (10.45:11.54:13.24))
     (PORT B (2.25:2.48:2.83) (2.20:2.43:2.79))
     (PORT C (8.29:9.14:10.43) (8.02:8.86:10.17))
     (PORT D (6.08:6.70:7.65) (5.81:6.42:7.36))
     (IOPATH A Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH D Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_2534_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.03:9.95:11.36) (8.63:9.53:10.94))
     (PORT CLK (4.34:4.79:5.47) (4.29:4.74:5.44))
     (PORT ALn (12.06:13.32:15.28) (10.81:11.91:13.60))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_54_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (13.73:15.13:17.28) (13.48:14.88:17.08))
     (PORT ALn (6.70:7.38:8.43) (6.71:7.41:8.50))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.29:14.65:16.73) (12.83:14.17:16.25))
     (PORT B (13.43:14.80:16.90) (12.91:14.25:16.36))
     (PORT C (4.42:4.87:5.56) (4.34:4.79:5.50))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resynceventpulldowncounter_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.52:0.58:0.66) (0.53:0.58:0.67))
     (PORT B (3.08:3.39:3.87) (3.06:3.38:3.88))
     (PORT C (3.32:3.66:4.17) (3.22:3.55:4.07))
     (PORT D (4.43:4.89:5.58) (4.28:4.72:5.42))
     (IOPATH A Y (2.90:3.40:3.89) (2.98:3.61:4.14))
     (IOPATH B Y (0.67:0.98:1.11) (0.78:0.98:1.13))
     (IOPATH C Y (1.79:2.41:2.75) (1.84:2.39:2.75))
     (IOPATH D Y (1.31:1.73:1.98) (1.24:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.70:6.28:7.17) (5.50:6.07:6.97))
     (PORT B (12.45:13.72:15.67) (12.04:13.30:15.26))
     (PORT C (5.66:6.24:7.13) (5.48:6.05:6.94))
     (PORT D (0.84:0.92:1.06) (0.86:0.95:1.09))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.24:9.08:10.37) (7.93:8.75:10.04))
     (PORT CLK (4.26:4.69:5.36) (4.22:4.66:5.35))
     (PORT EN (10.35:11.41:13.03) (10.21:11.27:12.93))
     (PORT ALn (4.50:4.96:5.67) (4.45:4.91:5.63))
     (PORT SLn (18.72:20.63:23.56) (18.26:20.16:23.13))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_temp_cs\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.44:4.90:5.59) (4.39:4.85:5.56))
     (PORT EN (8.74:9.63:11.00) (8.73:9.63:11.05))
     (PORT ALn (4.50:4.96:5.66) (4.45:4.92:5.64))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.35:7.00:7.99) (6.09:6.73:7.72))
     (PORT CLK (4.79:5.28:6.02) (4.67:5.16:5.92))
     (PORT EN (19.51:21.50:24.56) (19.24:21.24:24.38))
     (PORT ALn (4.64:5.11:5.84) (4.57:5.05:5.79))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_13\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.04:6.65:7.60) (5.82:6.43:7.38))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.98:6.59:7.53) (5.76:6.36:7.30))
     (PORT B (1.80:1.98:2.26) (1.89:2.08:2.39))
     (PORT C (5.76:6.34:7.25) (5.56:6.13:7.04))
     (PORT D (10.15:11.18:12.77) (9.80:10.82:12.42))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.29:4.73:5.40) (4.22:4.66:5.34))
     (PORT ALn (9.78:10.77:12.30) (9.71:10.72:12.30))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0_a3_0_a2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.92:4.47) (3.44:3.80:4.36))
     (PORT B (5.09:5.60:6.40) (4.94:5.46:6.26))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/APBState_ns_1_0_\.m5_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.17:13.41:15.32) (11.91:13.15:15.09))
     (PORT B (10.91:12.03:13.73) (10.55:11.65:13.36))
     (PORT C (9.75:10.75:12.27) (9.41:10.39:11.92))
     (PORT D (13.12:14.46:16.51) (12.40:13.69:15.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.66:2.93:3.35) (2.82:3.11:3.57))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_41_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.20:4.63:5.28) (4.03:4.45:5.11))
     (PORT B (16.66:18.36:20.97) (15.97:17.64:20.24))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_RNO\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.56:11.64:13.29) (10.18:11.25:12.90))
     (PORT B (9.64:10.63:12.14) (9.28:10.24:11.75))
     (PORT C (6.08:6.70:7.65) (5.86:6.47:7.42))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.83:6.42:7.34) (5.61:6.19:7.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/measurement_temp_1_sqmuxa_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.63:7.30:8.34) (6.35:7.01:8.05))
     (PORT B (9.92:10.94:12.49) (9.56:10.56:12.11))
     (PORT C (6.84:7.54:8.61) (6.56:7.25:8.31))
     (PORT D (7.51:8.28:9.46) (7.23:7.98:9.16))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_36_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.15:3.48:3.97) (3.07:3.39:3.89))
     (PORT B (12.57:13.85:15.82) (12.09:13.35:15.32))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:6.50:7.43) (5.67:6.26:7.18))
     (PORT B (10.31:11.36:12.97) (10.10:11.15:12.80))
     (PORT C (5.85:6.45:7.36) (5.64:6.23:7.14))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_61\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.46:7.12:8.13) (6.19:6.84:7.85))
     (PORT B (4.17:4.60:5.25) (4.02:4.44:5.09))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.97:3.28:3.74) (2.93:3.23:3.71))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/prescaler\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.69:0.78) (0.63:0.69:0.79))
     (PORT CLK (4.59:5.06:5.78) (4.52:4.99:5.73))
     (PORT ALn (4.66:5.14:5.87) (4.60:5.07:5.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.53:0.60) (0.48:0.54:0.61))
     (PORT B (6.74:7.42:8.48) (6.43:7.10:8.14))
     (PORT C (5.84:6.44:7.35) (5.70:6.29:7.22))
     (PORT D (2.08:2.29:2.62) (2.02:2.23:2.56))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_12_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.26:3.59:4.11) (3.20:3.53:4.05))
     (PORT B (16.73:18.43:21.05) (16.09:17.77:20.39))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_13\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.74:6.33:7.23) (5.58:6.16:7.07))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_116\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_10_rs_RNIRIVU\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.90:3.20:3.65) (2.85:3.14:3.61))
     (PORT B (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT C (0.51:0.56:0.64) (0.50:0.56:0.64))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2_0_sqmuxa_i_0_0_a1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.73:6.31:7.21) (5.50:6.07:6.97))
     (PORT B (12.19:13.44:15.35) (11.76:12.99:14.90))
     (PORT C (20.55:22.65:25.87) (19.57:21.61:24.79))
     (PORT D (6.57:7.24:8.27) (6.32:6.98:8.01))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.92:5.42:6.19) (4.77:5.27:6.05))
     (PORT B (6.49:7.16:8.17) (6.21:6.86:7.87))
     (PORT C (5.11:5.63:6.43) (4.91:5.43:6.23))
     (PORT D (8.27:9.11:10.40) (7.93:8.76:10.05))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.09:4.51:5.15) (4.00:4.42:5.07))
     (PORT B (5.85:6.45:7.37) (5.64:6.23:7.15))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.39:7.05:8.05) (6.18:6.83:7.84))
     (PORT B (4.28:4.72:5.39) (4.10:4.52:5.19))
     (PORT C (8.29:9.14:10.44) (8.01:8.84:10.15))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.69:0.76:0.87))
     (PORT CLK (4.77:5.26:6.00) (4.66:5.15:5.91))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.38:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_58_i_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.58:9.46:10.80) (8.22:9.07:10.41))
     (PORT B (15.20:16.75:19.13) (14.54:16.06:18.43))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_component_state_13_i_a2_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.52:4.98:5.69) (4.37:4.83:5.54))
     (PORT B (6.23:6.87:7.84) (5.96:6.58:7.55))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_s_389\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.88:6.48:7.40) (5.70:6.29:7.22))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_214\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.38:4.83:5.52) (4.34:4.79:5.50))
     (PORT EN (11.78:12.98:14.83) (11.61:12.82:14.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.56:3.93:4.48) (3.45:3.81:4.37))
     (PORT CLK (4.91:5.41:6.17) (4.79:5.29:6.07))
     (PORT EN (19.51:21.50:24.56) (19.24:21.24:24.38))
     (PORT ALn (4.64:5.11:5.84) (4.57:5.05:5.79))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.48:4.94:5.64) (4.40:4.86:5.57))
     (PORT EN (9.31:10.25:11.71) (9.22:10.18:11.68))
     (PORT SLn (10.76:11.88:13.63) (9.72:10.71:12.23))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_12)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_34_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.61:12.79:14.61) (11.15:12.31:14.12))
     (PORT CLK (4.33:4.77:5.45) (4.28:4.73:5.43))
     (PORT ALn (6.86:7.57:8.69) (6.07:6.69:7.64))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_273\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_33\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.73:8.52:9.73) (7.47:8.24:9.46))
     (PORT B (9.01:9.93:11.34) (8.71:9.62:11.03))
     (PORT C (5.94:6.54:7.47) (5.73:6.32:7.25))
     (PORT D (6.67:7.35:8.40) (6.36:7.02:8.05))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/state\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (2.86:3.15:3.60) (2.75:3.03:3.48))
     (PORT CLK (4.50:4.96:5.67) (4.44:4.90:5.62))
     (PORT ALn (4.59:5.06:5.77) (4.52:4.99:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.21:13.45:15.36) (11.98:13.23:15.18))
     (PORT CLK (4.54:5.01:5.72) (4.45:4.91:5.64))
     (PORT EN (10.01:11.03:12.60) (9.94:10.98:12.60))
     (PORT ALn (4.82:5.32:6.07) (4.73:5.22:5.99))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_21_RNI4G2E8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.23:6.87:7.84) (6.06:6.69:7.67))
     (PORT B (8.03:8.85:10.11) (7.76:8.57:9.83))
     (PORT C (5.57:6.14:7.01) (5.32:5.87:6.74))
     (PORT D (6.03:6.65:7.59) (5.75:6.35:7.29))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.99:6.60:7.54) (5.76:6.36:7.30))
     (PORT B (6.69:7.38:8.42) (6.48:7.16:8.21))
     (PORT C (6.86:7.56:8.63) (6.64:7.33:8.41))
     (PORT D (7.82:8.62:9.85) (7.53:8.31:9.54))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.22:3.55:4.05) (3.19:3.52:4.04))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_137\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_35_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.46:3.95) (3.07:3.39:3.89))
     (PORT B (12.57:13.85:15.82) (12.09:13.35:15.32))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_18\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.20:3.52:4.02) (3.14:3.47:3.98))
     (PORT B (3.10:3.42:3.90) (3.02:3.34:3.83))
     (PORT C (3.48:3.84:4.39) (3.43:3.78:4.34))
     (PORT D (2.98:3.28:3.75) (2.97:3.28:3.77))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.73:6.31:7.21) (5.54:6.12:7.02))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_82\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/prescaler\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.71:0.81) (0.63:0.70:0.80))
     (PORT CLK (4.49:4.95:5.65) (4.41:4.87:5.59))
     (PORT ALn (4.66:5.14:5.87) (4.60:5.07:5.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.89:9.80:11.19) (8.59:9.48:10.88))
     (PORT B (9.40:10.36:11.83) (9.03:9.97:11.44))
     (PORT C (12.63:13.92:15.90) (12.13:13.39:15.36))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT B (5.73:6.32:7.21) (5.54:6.12:7.02))
     (PORT C (12.04:13.26:15.15) (11.64:12.85:14.74))
     (PORT D (8.73:9.63:10.99) (8.34:9.21:10.56))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_61_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.17:11.20:12.80) (9.77:10.78:12.37))
     (PORT CLK (4.29:4.73:5.40) (4.24:4.68:5.37))
     (PORT ALn (13.87:15.32:17.57) (12.49:13.77:15.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.96:3.26:3.73) (2.92:3.23:3.70))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_207\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.32:4.76:5.44) (4.26:4.71:5.40))
     (PORT ALn (4.59:5.05:5.77) (4.52:4.99:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.74:0.81:0.93) (0.71:0.78:0.90))
     (PORT CLK (4.50:4.96:5.66) (4.41:4.87:5.59))
     (PORT EN (12.01:13.24:15.12) (11.81:13.04:14.96))
     (PORT ALn (4.80:5.29:6.04) (4.70:5.19:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_152s2_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:3.83:4.37) (3.37:3.72:4.27))
     (PORT B (6.57:7.23:8.26) (6.28:6.94:7.96))
     (PORT C (22.38:24.66:28.16) (22.01:24.30:27.88))
     (PORT D (5.52:6.09:6.95) (5.32:5.88:6.74))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH D Y (2.90:3.19:3.65) (2.98:3.29:3.77))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_172\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "FCEND_BUFF_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_45_FCINST1\\)
 (DELAY
  (ABSOLUTE
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CC CO (0.62:0.68:0.78) (0.68:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_5_i_0_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.87:6.70) (5.14:5.68:6.52))
     (PORT B (15.08:16.62:18.98) (14.51:16.02:18.39))
     (PORT C (7.87:8.67:9.91) (7.63:8.43:9.67))
     (PORT D (8.24:9.08:10.37) (7.97:8.80:10.10))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.70:8.48:9.69) (7.45:8.23:9.44))
     (PORT B (9.19:10.13:11.57) (8.94:9.88:11.33))
     (PORT C (0.51:0.56:0.64) (0.50:0.56:0.64))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_11\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.37:7.02:8.02) (6.08:6.72:7.71))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.88:3.17:3.62) (2.86:3.15:3.62))
     (PORT B (8.89:9.79:11.18) (8.59:9.48:10.88))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\MMUART_0_TXD_M2F_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.28:17.57:20.35) (16.51:37.19:43.38))
     (IOPATH OIN_VDD PAD_P (12.19:13.18:15.26) (14.38:15.54:18.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\MMUART_0_TXD_M2F_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (6.36:7.01:8.00) (6.49:7.17:8.22))
     (PORT EIN_P (6.33:6.97:7.96) (6.46:7.13:8.18))
     (IOPATH EIN_P EIN_VDD (8.21:9.20:11.16) (9.11:10.19:12.29))
     (IOPATH OIN_P OIN_VDD (6.19:6.94:8.41) (7.22:8.08:9.75))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_56_set_RNIPQVF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.17:3.62) (2.82:3.12:3.57))
     (PORT B (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT C (0.49:0.54:0.62) (0.49:0.54:0.62))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.15:4.58:5.23) (3.98:4.39:5.04))
     (PORT B (8.63:9.51:10.86) (8.29:9.15:10.50))
     (PORT C (6.55:7.22:8.25) (6.27:6.92:7.94))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.97:14.29:16.33) (12.63:13.94:16.00))
     (PORT CLK (4.57:5.03:5.75) (4.47:4.94:5.66))
     (PORT EN (6.97:7.68:8.78) (6.99:7.72:8.86))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_0_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_13\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT B (9.07:9.99:11.41) (8.64:9.54:10.95))
     (PORT C (13.10:14.44:16.49) (12.86:14.20:16.29))
     (PORT D (14.03:15.46:17.66) (13.85:15.29:17.54))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_275\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.75:7.44:8.50) (6.44:7.11:8.16))
     (PORT CLK (4.32:4.76:5.43) (4.26:4.71:5.40))
     (PORT ALn (13.20:14.54:16.61) (12.94:14.29:16.40))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.92:5.42:6.19) (4.81:5.31:6.09))
     (PORT B (6.11:6.73:7.69) (5.89:6.51:7.47))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_temp_overwrittenVal\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (4.98:5.49:6.27) (5.05:5.58:6.40))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_RNI2HNK2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.86:0.95:1.08) (0.88:0.98:1.12))
     (PORT B (2.87:3.16:3.61) (2.80:3.09:3.55))
     (PORT C (4.24:4.67:5.33) (4.11:4.54:5.21))
     (PORT D (7.40:8.16:9.32) (7.13:7.87:9.03))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.99:7.71:8.80) (6.73:7.44:8.53))
     (PORT CLK (4.73:5.21:5.95) (4.63:5.11:5.86))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.04:12.17:13.90) (10.57:11.67:13.39))
     (PORT CLK (4.64:5.12:5.84) (4.55:5.03:5.77))
     (PORT EN (14.88:16.40:18.73) (14.60:16.12:18.50))
     (PORT ALn (4.83:5.32:6.08) (4.73:5.22:5.99))
     (PORT SLn (12.44:13.71:15.66) (12.18:13.45:15.43))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.87:6.47:7.39) (5.68:6.27:7.19))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.86:6.46:7.38) (5.66:6.25:7.18))
     (PORT B (4.16:4.58:5.24) (4.02:4.44:5.09))
     (PORT C (1.62:1.78:2.04) (1.68:1.86:2.13))
     (PORT D (3.21:3.54:4.04) (3.12:3.45:3.96))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH D Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.68:0.78) (0.62:0.69:0.79))
     (PORT CLK (4.87:5.37:6.14) (4.76:5.25:6.03))
     (PORT EN (11.29:12.45:14.22) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.79:3.08:3.51) (2.69:2.97:3.41))
     (PORT B (5.90:6.51:7.43) (5.68:6.27:7.20))
     (PORT C (6.44:7.10:8.11) (6.15:6.79:7.80))
     (PORT D (6.24:6.88:7.85) (6.01:6.64:7.62))
     (IOPATH A Y (2.90:3.19:3.65) (2.98:3.29:3.77))
     (IOPATH B Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.33:19.10:21.81) (16.47:18.18:20.86))
     (PORT CLK (4.20:4.62:5.28) (4.16:4.59:5.27))
     (PORT EN (7.36:8.11:9.26) (7.38:8.14:9.34))
     (PORT ALn (4.44:4.89:5.59) (4.39:4.85:5.56))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.03:11.05:12.62) (9.73:10.74:12.33))
     (PORT B (4.35:4.80:5.48) (4.15:4.58:5.26))
     (PORT C (17.30:19.07:21.77) (16.66:18.40:21.11))
     (PORT D (20.15:22.20:25.36) (19.82:21.88:25.11))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_0_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.42:2.67:3.05) (2.31:2.56:2.93))
     (PORT B (4.93:5.43:6.20) (4.79:5.28:6.06))
     (PORT C (7.56:8.33:9.52) (7.29:8.05:9.23))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_108\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.70:0.80))
     (PORT CLK (4.46:4.91:5.61) (4.39:4.84:5.56))
     (PORT EN (5.48:6.04:6.90) (5.51:6.08:6.97))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_1_sqmuxa_1_0_a2_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.25:15.71:17.94) (13.92:15.37:17.64))
     (PORT B (12.46:13.73:15.68) (12.24:13.51:15.50))
     (PORT C (13.95:15.38:17.56) (13.71:15.13:17.36))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.19:2.41:2.76) (2.13:2.35:2.69))
     (PORT B (2.07:2.28:2.60) (2.06:2.27:2.60))
     (PORT C (9.39:10.35:11.82) (9.05:9.99:11.46))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_184\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_35)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_a2_1_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.88:13.09:14.95) (11.38:12.56:14.42))
     (PORT B (5.89:6.49:7.42) (5.64:6.23:7.15))
     (PORT C (4.97:5.47:6.25) (4.83:5.33:6.12))
     (PORT D (6.73:7.42:8.47) (6.48:7.15:8.20))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.50:0.56:0.63) (0.50:0.55:0.64))
     (PORT B (6.45:7.11:8.12) (6.14:6.78:7.78))
     (PORT C (7.49:8.25:9.42) (7.30:8.06:9.25))
     (PORT D (5.76:6.35:7.25) (5.57:6.15:7.06))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB3\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.60:2.86:3.27) (2.66:2.94:3.37))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.91:6.52:7.44) (5.68:6.27:7.20))
     (PORT B (2.86:3.16:3.60) (2.80:3.09:3.54))
     (PORT C (9.73:10.73:12.25) (9.38:10.36:11.88))
     (PORT D (0.86:0.95:1.08) (0.88:0.98:1.12))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.22:2.45:2.79) (2.16:2.38:2.73))
     (PORT B (4.89:5.39:6.15) (4.75:5.24:6.02))
     (PORT C (5.65:6.23:7.11) (5.42:5.98:6.87))
     (PORT D (6.42:7.07:8.08) (6.20:6.85:7.86))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.43:7.09:8.09) (6.13:6.77:7.77))
     (PORT B (7.41:8.17:9.33) (7.16:7.90:9.07))
     (PORT C (6.52:7.19:8.21) (6.20:6.85:7.86))
     (PORT D (6.01:6.62:7.57) (5.84:6.45:7.40))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.42:9.28:10.60) (8.10:8.95:10.27))
     (PORT B (0.58:0.64:0.73) (0.57:0.63:0.72))
     (PORT C (6.26:6.90:7.88) (5.99:6.62:7.59))
     (PORT D (6.03:6.65:7.59) (5.75:6.35:7.29))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.71:2.98:3.41) (2.87:3.17:3.64))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.76:5.25:5.99) (4.66:5.14:5.90))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.87:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_243\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.10:4.52:5.17) (3.98:4.40:5.05))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.55:9.42:10.76) (8.42:9.30:10.67))
     (PORT CLK (4.75:5.23:5.97) (4.64:5.12:5.88))
     (PORT EN (12.17:13.42:15.32) (11.97:13.22:15.17))
     (PORT ALn (4.94:5.44:6.22) (4.86:5.36:6.15))
     (PORT SLn (13.32:14.70:16.87) (12.06:13.29:15.17))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.36:2.69) (2.08:2.30:2.64))
     (PORT B (14.20:15.65:17.88) (13.81:15.25:17.50))
     (PORT C (1.03:1.14:1.30) (1.04:1.15:1.32))
     (PORT D (7.26:8.00:9.14) (6.97:7.70:8.83))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_17_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.93:5.43:6.20) (4.96:5.48:6.29))
     (PORT ALn (4.86:5.36:6.12) (4.93:5.44:6.24))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_85\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.30:2.53:2.89) (2.22:2.45:2.81))
     (PORT B (21.51:23.70:27.07) (20.94:23.12:26.53))
     (PORT C (11.52:12.69:14.49) (11.11:12.26:14.07))
     (PORT D (9.78:10.78:12.31) (9.41:10.39:11.92))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.76:7.45:8.51) (6.50:7.18:8.23))
     (PORT B (6.71:7.39:8.44) (6.43:7.10:8.15))
     (PORT C (7.53:8.30:9.48) (7.22:7.97:9.15))
     (PORT D (9.95:10.97:12.53) (9.62:10.62:12.19))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_59\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.28:3.74) (2.92:3.22:3.70))
     (PORT B (6.82:7.51:8.58) (6.62:7.31:8.39))
     (PORT C (6.26:6.89:7.87) (6.08:6.71:7.70))
     (PORT D (6.69:7.37:8.41) (6.40:7.06:8.10))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_210\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_0_sqmuxa_1_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.21:14.56:16.63) (12.78:14.11:16.19))
     (PORT B (7.82:8.62:9.84) (7.51:8.29:9.51))
     (PORT C (19.51:21.50:24.56) (19.26:21.27:24.40))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_11_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.38:12.54:14.32) (11.23:12.40:14.23))
     (PORT ALn (13.17:14.52:16.58) (12.92:14.27:16.37))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.83:7.52:8.59) (6.56:7.24:8.31))
     (PORT B (4.59:5.05:5.77) (4.49:4.96:5.69))
     (PORT C (8.33:9.18:10.48) (7.97:8.80:10.09))
     (PORT D (7.59:8.37:9.55) (7.31:8.07:9.26))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_prescaler_count\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.52:4.98:5.69) (4.45:4.91:5.64))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.84:7.53:8.61) (6.61:7.30:8.38))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.16:5.92))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT B (2.03:2.24:2.56) (2.04:2.25:2.58))
     (PORT C (6.09:6.71:7.66) (5.85:6.46:7.41))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_79\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\RXSM_SOE_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.14:4.56:5.21) (4.15:4.58:5.25))
     (IOPATH A Y (1.23:1.36:1.55) (1.51:1.66:1.91))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.94:10.96:12.52) (9.60:10.60:12.16))
     (PORT B (7.61:8.38:9.58) (7.36:8.12:9.32))
     (PORT C (7.29:8.03:9.17) (7.02:7.75:8.90))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.02:5.53:6.31) (4.86:5.36:6.15))
     (PORT B (7.45:8.21:9.37) (7.20:7.95:9.12))
     (PORT C (0.53:0.58:0.66) (0.53:0.58:0.67))
     (PORT D (5.73:6.32:7.22) (5.51:6.08:6.97))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.87:9.78:11.17) (8.73:9.64:11.06))
     (PORT CLK (4.72:5.20:5.94) (4.61:5.10:5.85))
     (PORT EN (14.28:15.74:17.97) (14.02:15.48:17.76))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.16:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.32:5.86:6.69) (5.07:5.60:6.43))
     (PORT B (0.54:0.60:0.68) (0.53:0.59:0.68))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (2.83:3.38:3.86) (3.00:3.54:4.07))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.66:5.13:5.86) (4.55:5.02:5.77))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.55:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_25_rs_RNI2LG6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.03:6.64:7.58) (5.84:6.44:7.39))
     (PORT B (4.15:4.57:5.22) (3.96:4.37:5.01))
     (PORT C (0.50:0.56:0.63) (0.50:0.55:0.64))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.81:8.61:9.83) (7.53:8.32:9.54))
     (PORT B (4.79:5.28:6.03) (4.61:5.09:5.84))
     (PORT C (5.16:5.68:6.49) (4.95:5.46:6.27))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.16:6.78:7.75) (5.98:6.61:7.58))
     (PORT B (2.18:2.40:2.74) (2.10:2.32:2.66))
     (PORT C (6.66:7.34:8.38) (6.44:7.11:8.16))
     (PORT D (2.13:2.35:2.68) (2.08:2.29:2.63))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:6.55:7.48) (5.76:6.36:7.30))
     (PORT B (0.51:0.57:0.65) (0.51:0.56:0.65))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.57:4.25:4.85) (3.76:4.41:5.06))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.42:4.87:5.56) (4.16:4.59:5.27))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\nCS2_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.04:18.78:21.44) (16.54:18.26:20.95))
     (PORT CLK (4.78:5.27:6.01) (4.67:5.15:5.91))
     (PORT EN (12.83:14.14:16.15) (12.56:13.86:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_142\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_49_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.83:7.52:8.59) (6.56:7.24:8.31))
     (PORT B (11.06:12.19:13.93) (10.62:11.73:13.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.50:4.96:5.66) (4.43:4.89:5.62))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.09:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_2_rs_RNITBF11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.00:4.40:5.03) (3.84:4.24:4.86))
     (PORT B (2.89:3.18:3.64) (2.81:3.11:3.56))
     (PORT C (0.51:0.56:0.64) (0.50:0.55:0.64))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\debug_led_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.31:9.16:10.46) (8.02:8.86:10.16))
     (PORT B (2.13:2.35:2.68) (2.08:2.29:2.63))
     (PORT C (0.83:0.92:1.05) (0.86:0.95:1.09))
     (PORT D (9.49:10.46:11.95) (9.13:10.08:11.57))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.12:2.34:2.67) (2.06:2.27:2.61))
     (PORT B (17.20:18.95:21.65) (16.74:18.48:21.21))
     (PORT C (6.59:7.26:8.29) (6.33:6.99:8.02))
     (PORT D (10.84:11.94:13.64) (10.42:11.50:13.19))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_74)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.73) (2.10:2.31:2.66))
     (PORT B (12.02:13.25:15.13) (11.82:13.05:14.97))
     (PORT C (0.48:0.53:0.60) (0.48:0.54:0.61))
     (PORT D (8.41:9.26:10.58) (8.27:9.13:10.48))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.01:12.13:13.86) (10.42:11.51:13.20))
     (PORT CLK (4.68:5.16:5.89) (4.59:5.07:5.81))
     (PORT EN (14.70:16.20:18.50) (14.39:15.89:18.23))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_temp_newVal\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.65:10.64:12.15) (9.28:10.25:11.76))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (4.98:5.49:6.27) (5.05:5.58:6.40))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.50:0.55:0.63))
     (PORT B (9.37:10.32:11.79) (9.03:9.97:11.44))
     (PORT C (8.85:9.76:11.14) (8.42:9.29:10.66))
     (PORT D (8.48:9.35:10.68) (8.19:9.05:10.38))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_15\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.12:4.54:5.18) (3.97:4.39:5.04))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.89:14.21:16.23) (12.60:13.91:15.96))
     (PORT CLK (4.68:5.16:5.89) (4.58:5.06:5.81))
     (PORT EN (6.69:7.37:8.42) (6.68:7.38:8.46))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_35\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.94:8.75:9.99) (7.64:8.44:9.68))
     (PORT B (11.99:13.22:15.10) (11.55:12.76:14.64))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_0_sqmuxa_6_i_0_a2_0_32_29\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.08:2.29:2.61) (2.06:2.28:2.61))
     (PORT B (2.86:3.16:3.60) (2.80:3.09:3.54))
     (PORT C (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT D (2.13:2.35:2.68) (2.08:2.29:2.63))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/mosi_1_1_0_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.25:2.47:2.83) (2.16:2.39:2.74))
     (PORT B (10.62:11.71:13.37) (10.31:11.39:13.07))
     (PORT C (3.38:3.72:4.25) (3.28:3.62:4.15))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.61:3.97:4.54) (3.48:3.85:4.41))
     (PORT CLK (4.73:5.21:5.95) (4.64:5.13:5.88))
     (PORT EN (10.71:11.81:13.48) (10.56:11.66:13.38))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB0\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.60:2.86:3.27) (2.77:3.05:3.50))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.08:4.49:5.13) (3.95:4.36:5.00))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_apb_spi_finished_1_f0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.19:2.41:2.76) (2.12:2.34:2.69))
     (PORT B (0.58:0.64:0.74) (0.57:0.63:0.72))
     (PORT C (0.86:0.95:1.08) (0.88:0.98:1.12))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_245\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_RNO\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.15:10.08:11.51) (8.78:9.70:11.13))
     (PORT B (9.83:10.83:12.37) (9.42:10.40:11.93))
     (PORT C (6.09:6.71:7.66) (5.88:6.49:7.44))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.13:10.06:11.49) (8.76:9.67:11.10))
     (PORT B (4.98:5.49:6.27) (4.80:5.30:6.08))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.40:4.85:5.54) (4.33:4.78:5.49))
     (PORT EN (11.68:12.87:14.70) (11.49:12.69:14.56))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.09:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.77:5.26:6.00) (4.66:5.15:5.91))
     (PORT EN (12.32:13.58:15.51) (12.15:13.41:15.39))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (PORT SLn (21.06:23.21:26.51) (20.43:22.55:25.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.37:13.63:15.57) (11.84:13.08:15.00))
     (PORT CLK (4.68:5.16:5.89) (4.58:5.06:5.81))
     (PORT EN (6.80:7.50:8.56) (6.79:7.50:8.61))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_208\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.86:0.95:1.08) (0.88:0.97:1.12))
     (PORT B (2.19:2.41:2.76) (2.13:2.35:2.69))
     (PORT C (5.77:6.36:7.27) (5.58:6.16:7.07))
     (PORT D (7.38:8.13:9.28) (7.10:7.84:8.99))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.60:6.17:7.05) (5.47:6.03:6.92))
     (PORT B (5.79:6.38:7.29) (5.59:6.17:7.08))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.30:6.95:7.93) (6.03:6.66:7.64))
     (PORT B (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT C (6.55:7.22:8.25) (6.32:6.98:8.01))
     (PORT D (2.17:2.39:2.73) (2.11:2.33:2.67))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\adc_clk_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/spi\/count_s_389_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.14:7.87:8.98) (6.90:7.62:8.75))
     (PORT B (10.07:11.10:12.68) (9.67:10.68:12.26))
     (PORT C (5.33:5.87:6.70) (5.14:5.68:6.51))
     (PORT D (6.41:7.06:8.07) (6.14:6.77:7.77))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.57:5.03:5.75) (4.47:4.94:5.66))
     (PORT EN (12.40:13.67:15.61) (12.19:13.46:15.44))
     (PORT ALn (4.87:5.37:6.13) (4.77:5.26:6.04))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un105_in_enable_i_0_a2_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.52:10.49:11.98) (9.18:10.13:11.62))
     (PORT B (6.81:7.51:8.57) (6.53:7.21:8.28))
     (PORT C (3.33:3.67:4.20) (3.23:3.57:4.10))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (2.98:3.28:3.75) (3.08:3.41:3.91))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_37_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.35:12.51:14.29) (11.19:12.35:14.17))
     (PORT ALn (6.62:7.30:8.34) (6.60:7.29:8.36))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.78:0.89) (0.69:0.76:0.87))
     (PORT CLK (4.72:5.21:5.94) (4.62:5.11:5.86))
     (PORT EN (13.88:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.33:2.57:2.94) (2.23:2.46:2.82))
     (PORT B (2.21:2.44:2.79) (2.19:2.42:2.77))
     (PORT C (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT D (6.26:6.90:7.88) (6.00:6.62:7.60))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.06:14.40:16.44) (12.57:13.88:15.92))
     (PORT B (4.35:4.79:5.47) (4.19:4.62:5.30))
     (PORT C (0.52:0.58:0.66) (0.52:0.57:0.66))
     (PORT D (6.51:7.17:8.19) (6.19:6.83:7.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.19:9.02:10.30) (7.88:8.70:9.98))
     (PORT B (10.25:11.29:12.90) (10.14:11.20:12.85))
     (PORT C (6.78:7.48:8.54) (6.49:7.16:8.22))
     (PORT D (8.49:9.35:10.68) (8.17:9.03:10.36))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.46:3.81:4.35) (3.35:3.70:4.24))
     (PORT CLK (4.91:5.41:6.17) (4.79:5.29:6.07))
     (PORT EN (21.08:23.23:26.53) (20.54:22.68:26.02))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.36:4.81:5.49) (4.29:4.73:5.43))
     (PORT ALn (4.80:5.29:6.04) (4.88:5.39:6.19))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_31_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (13.30:14.65:16.73) (13.00:14.36:16.47))
     (PORT ALn (11.74:12.94:14.77) (11.58:12.79:14.67))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_7\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.16:5.68:6.49) (4.95:5.46:6.26))
     (PORT CLK (4.61:5.09:5.81) (4.54:5.01:5.75))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.99:6.60:7.54) (5.77:6.37:7.31))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.03:3.34:3.82) (2.98:3.29:3.78))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_1_a2_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.05:8.87:10.13) (7.71:8.51:9.77))
     (PORT B (4.15:4.58:5.23) (4.07:4.49:5.15))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_99)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_53_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.75:7.44:8.50) (6.48:7.16:8.21))
     (PORT B (16.85:18.57:21.20) (16.42:18.13:20.81))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.08:4.50:5.14) (3.96:4.37:5.02))
     (PORT B (4.23:4.66:5.32) (4.09:4.51:5.18))
     (PORT C (3.59:3.95:4.52) (3.47:3.83:4.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.59:2.86:3.26) (2.65:2.93:3.36))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_42)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_ns_0_i_0_tz\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.11:8.94:10.21) (7.87:8.69:9.97))
     (PORT B (7.53:8.29:9.47) (7.27:8.03:9.22))
     (PORT C (5.16:5.68:6.49) (4.97:5.49:6.30))
     (PORT D (4.58:5.05:5.76) (4.40:4.86:5.57))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_97)
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\MOSI_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.70:17.30:19.76) (15.75:17.39:19.96))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_35_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.10:16.64:19.00) (14.54:16.05:18.41))
     (PORT CLK (4.19:4.61:5.27) (4.14:4.57:5.25))
     (PORT ALn (14.21:15.69:18.01) (12.77:14.08:16.08))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.38:10.34:11.81) (9.04:9.99:11.46))
     (PORT B (4.89:5.39:6.16) (4.73:5.22:5.99))
     (PORT C (8.82:9.72:11.10) (8.51:9.39:10.78))
     (PORT D (2.87:3.17:3.62) (2.81:3.10:3.56))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (3.02:3.33:3.81) (3.12:3.45:3.95))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_75\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.57:8.34:9.53) (7.29:8.05:9.24))
     (PORT B (6.68:7.36:8.41) (6.36:7.02:8.06))
     (PORT C (6.61:7.28:8.32) (6.37:7.04:8.07))
     (PORT D (6.70:7.38:8.43) (6.39:7.06:8.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.83:10.84:12.38) (9.53:10.53:12.08))
     (PORT B (3.05:3.36:3.84) (3.00:3.31:3.80))
     (PORT C (7.11:7.83:8.95) (6.72:7.42:8.51))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB5\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.61:2.87:3.28) (2.67:2.95:3.38))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.45:7.11:8.12) (6.14:6.78:7.78))
     (PORT B (12.97:14.30:16.33) (12.55:13.85:15.89))
     (PORT C (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT D (8.13:8.96:10.23) (7.86:8.68:9.96))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_171\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_17_RNI7UO58\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.68:11.77:13.45) (10.33:11.40:13.08))
     (PORT B (6.61:7.29:8.32) (6.35:7.01:8.05))
     (PORT C (4.05:4.47:5.10) (3.90:4.31:4.94))
     (PORT D (6.52:7.19:8.21) (6.20:6.85:7.85))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/async_state\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.46:4.92:5.62) (4.40:4.86:5.57))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:3.64:4.16) (3.21:3.55:4.07))
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.87))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.99:23.14:26.42) (20.40:22.52:25.84))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.24:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/status_async_cycles_lm_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.73:7.42:8.48) (6.47:7.14:8.19))
     (PORT B (4.04:4.46:5.09) (3.88:4.28:4.91))
     (PORT C (5.14:5.67:6.47) (4.97:5.49:6.29))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.22:4.65:5.30) (4.17:4.61:5.29))
     (PORT ALn (6.62:7.30:8.34) (6.60:7.29:8.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.91) (0.70:0.77:0.89))
     (PORT CLK (4.61:5.08:5.80) (4.53:5.00:5.74))
     (PORT EN (13.87:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.13:4.55:5.20) (3.98:4.40:5.04))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/async_prescaler_count_5\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.10:1.21:1.39) (1.10:1.22:1.40))
     (PORT B (6.05:6.67:7.62) (5.76:6.36:7.29))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_226\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/prescaler\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.60:0.67:0.76) (0.61:0.68:0.78))
     (PORT CLK (4.60:5.06:5.78) (4.52:4.99:5.73))
     (PORT ALn (4.66:5.14:5.87) (4.60:5.07:5.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_lm_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.35:7.00:7.99) (6.11:6.74:7.74))
     (PORT B (4.12:4.55:5.19) (3.96:4.37:5.02))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_55_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (10.15:11.19:12.78) (10.05:11.10:12.73))
     (PORT ALn (13.20:14.54:16.61) (12.94:14.29:16.40))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.83:10.83:12.37) (9.39:10.36:11.89))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (12.32:13.57:15.50) (12.15:13.41:15.39))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.49:4.95:5.65) (4.39:4.85:5.56))
     (PORT EN (15.35:16.92:19.32) (15.08:16.65:19.10))
     (PORT ALn (4.74:5.22:5.96) (4.65:5.13:5.89))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.96:8.77:10.01) (7.58:8.36:9.60))
     (PORT B (8.87:9.77:11.16) (8.55:9.44:10.83))
     (PORT C (5.78:6.37:7.27) (5.57:6.15:7.05))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.49:4.95:5.65) (4.39:4.85:5.56))
     (PORT EN (15.35:16.92:19.32) (15.08:16.65:19.10))
     (PORT ALn (4.74:5.22:5.96) (4.65:5.14:5.89))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_27\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.37:4.81:5.50) (4.23:4.67:5.35))
     (PORT B (4.99:5.49:6.27) (4.79:5.29:6.07))
     (PORT C (4.36:4.81:5.49) (4.18:4.62:5.30))
     (PORT D (6.63:7.31:8.35) (6.36:7.02:8.06))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_RNO\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.00:8.81:10.06) (7.79:8.60:9.87))
     (PORT B (10.52:11.60:13.25) (10.16:11.22:12.87))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_31)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.05:3.36:3.83) (3.01:3.32:3.81))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_31_RNISAUC\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:4.53:5.17) (3.95:4.36:5.01))
     (PORT B (4.73:5.21:5.95) (4.59:5.07:5.82))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/numberofnewavails_RNIVL541_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.14:4.57:5.21) (4.00:4.42:5.07))
     (PORT B (6.05:6.66:7.61) (5.78:6.38:7.32))
     (PORT C (3.16:3.48:3.98) (3.14:3.47:3.98))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.77:5.25:6.00) (4.54:5.01:5.75))
     (PORT CLK (4.66:5.14:5.87) (4.56:5.03:5.77))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/numberofpendingresyncrequest\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.84:14.15:16.16) (12.32:13.60:15.61))
     (PORT CLK (4.60:5.07:5.79) (4.49:4.96:5.69))
     (PORT EN (9.55:10.52:12.01) (9.42:10.40:11.93))
     (PORT ALn (4.93:5.43:6.20) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_2\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.65:6.22:7.10) (5.43:6.00:6.89))
     (PORT B (3.10:3.42:3.91) (3.09:3.41:3.92))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_217\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.33:4.77:5.44) (4.28:4.72:5.42))
     (PORT ALn (6.66:7.34:8.38) (6.69:7.38:8.47))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.13:10.06:11.49) (8.76:9.67:11.10))
     (PORT B (5.87:6.47:7.38) (5.63:6.22:7.14))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_222\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.20:6.84:7.81) (6.03:6.66:7.64))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.08:4.50:5.14) (3.96:4.37:5.02))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.26:11.31:12.92) (9.69:10.70:12.28))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (12.32:13.57:15.50) (12.15:13.41:15.39))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.05:10.33) (7.86:8.68:9.96))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (7.37:8.12:9.27) (7.35:8.12:9.32))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.27:4.71:5.38) (4.22:4.66:5.35))
     (PORT ALn (6.50:7.17:8.18) (6.53:7.21:8.28))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.85:9.76:11.14) (8.43:9.31:10.68))
     (PORT B (8.46:9.33:10.65) (8.19:9.04:10.37))
     (PORT C (5.92:6.52:7.45) (5.68:6.27:7.20))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.67:5.15:5.88) (4.59:5.07:5.81))
     (PORT EN (10.09:11.12:12.69) (9.90:10.93:12.55))
     (PORT ALn (4.88:5.38:6.15) (4.78:5.28:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\stamp0_spi_temp_cs_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.67:20.57:23.49) (18.12:20.01:22.95))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (22.98:25.33:28.92) (21.84:24.12:27.67))
     (PORT CLK (4.72:5.20:5.94) (4.61:5.09:5.85))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.25:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.08:4.49:5.13) (3.94:4.35:4.99))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_0_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.93:6.54:7.47) (5.78:6.38:7.32))
     (PORT B (6.39:7.05:8.05) (6.16:6.80:7.80))
     (PORT C (2.98:3.28:3.74) (2.93:3.24:3.72))
     (PORT D (2.19:2.41:2.76) (2.13:2.35:2.69))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.16:6.79:7.75) (5.95:6.57:7.54))
     (PORT B (8.74:9.63:11.00) (8.50:9.38:10.77))
     (PORT C (5.72:6.31:7.20) (5.56:6.14:7.05))
     (PORT D (10.49:11.56:13.21) (10.07:11.12:12.76))
     (IOPATH A Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH D Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg_1_sqmuxa_i_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.88:8.68:9.92) (7.65:8.45:9.69))
     (PORT B (2.17:2.40:2.74) (2.10:2.32:2.66))
     (PORT C (7.21:7.94:9.07) (6.92:7.64:8.77))
     (PORT D (15.32:16.89:19.28) (14.91:16.47:18.89))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_40_rs_RNIUP7G\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.85:3.15:3.61))
     (PORT B (3.00:3.31:3.78) (2.94:3.24:3.72))
     (PORT C (2.95:3.25:3.72) (2.89:3.19:3.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.56:3.93:4.48) (3.45:3.81:4.37))
     (PORT CLK (4.90:5.40:6.17) (4.79:5.28:6.06))
     (PORT EN (21.08:23.23:26.53) (20.54:22.68:26.02))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_55\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.42:3.77:4.31) (3.41:3.77:4.33))
     (PORT B (14.57:16.06:18.34) (13.97:15.43:17.70))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT B (6.11:6.73:7.69) (5.90:6.52:7.48))
     (PORT C (12.04:13.26:15.15) (11.64:12.85:14.75))
     (PORT D (8.74:9.63:11.00) (8.34:9.21:10.57))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.05:9.97:11.39) (8.81:9.72:11.16))
     (PORT B (15.18:16.73:19.10) (14.66:16.19:18.58))
     (PORT C (6.23:6.86:7.84) (6.02:6.64:7.62))
     (PORT D (8.42:9.28:10.60) (8.03:8.86:10.17))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_17\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.06:6.68:7.62) (5.85:6.46:7.42))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.93:4.48) (3.40:3.75:4.30))
     (PORT B (4.15:4.57:5.22) (3.97:4.39:5.03))
     (PORT C (6.21:6.84:7.81) (5.95:6.57:7.53))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_12\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.40:8.16:9.32) (7.42:8.19:9.40))
     (PORT B (13.12:14.46:16.52) (12.74:14.07:16.14))
     (PORT C (3.54:3.90:4.45) (3.42:3.78:4.33))
     (PORT D (6.19:6.82:7.79) (5.90:6.52:7.48))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.60:7.27:8.30) (6.38:7.05:8.09))
     (PORT B (0.48:0.53:0.60) (0.48:0.54:0.61))
     (PORT C (9.19:10.13:11.57) (8.95:9.88:11.33))
     (PORT D (11.49:12.67:14.47) (11.26:12.43:14.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.56:5.03:5.74) (4.46:4.92:5.65))
     (PORT EN (14.08:15.51:17.71) (13.83:15.27:17.52))
     (PORT ALn (4.87:5.36:6.12) (4.75:5.25:6.02))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_o2_1_3_0\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.42:7.08:8.08) (6.14:6.78:7.77))
     (PORT B (6.26:6.90:7.88) (6.14:6.78:7.78))
     (PORT C (2.98:3.29:3.75) (2.94:3.25:3.72))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_2533_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (19.64:21.65:24.72) (18.89:20.85:23.93))
     (PORT CLK (4.25:4.68:5.35) (4.20:4.63:5.32))
     (PORT ALn (7.20:7.95:9.12) (6.36:7.01:8.01))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/un1_prescaler_axbxc5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.44:3.93) (3.03:3.34:3.84))
     (PORT B (0.83:0.92:1.05) (0.85:0.94:1.08))
     (PORT C (4.25:4.68:5.34) (4.09:4.52:5.19))
     (IOPATH A Y (1.79:2.41:2.75) (1.84:2.39:2.75))
     (IOPATH B Y (0.67:0.98:1.11) (0.78:0.98:1.13))
     (IOPATH C Y (1.31:1.73:1.98) (1.24:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.17:4.59:5.24) (4.00:4.42:5.07))
     (PORT B (2.52:2.78:3.18) (2.43:2.68:3.07))
     (PORT C (6.51:7.18:8.20) (6.28:6.94:7.96))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNIH6GE\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.99:3.30:3.76) (2.98:3.29:3.77))
     (PORT B (3.11:3.43:3.92) (3.06:3.38:3.88))
     (PORT C (0.47:0.51:0.59) (0.47:0.52:0.60))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (2.58:2.85:3.25) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNIL18V\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.85:3.15:3.61))
     (PORT B (3.03:3.34:3.82) (2.96:3.27:3.75))
     (PORT C (2.95:3.25:3.72) (2.89:3.19:3.66))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.78:12.98:14.82) (11.42:12.61:14.47))
     (PORT CLK (4.41:4.86:5.55) (4.34:4.79:5.50))
     (PORT EN (17.50:19.28:22.02) (17.14:18.93:21.72))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_279\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_118\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un27_paddr_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.60:13.89:15.86) (12.19:13.45:15.44))
     (PORT B (14.05:15.48:17.68) (13.62:15.04:17.26))
     (PORT C (12.35:13.60:15.54) (12.08:13.34:15.30))
     (PORT D (15.49:17.08:19.50) (14.78:16.32:18.73))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.65:6.22:7.11) (5.54:6.12:7.02))
     (PORT B (0.50:0.56:0.63) (0.50:0.55:0.64))
     (PORT C (9.19:10.13:11.57) (8.95:9.88:11.33))
     (PORT D (11.49:12.67:14.47) (11.26:12.43:14.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_141\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.82:6.41:7.32) (5.63:6.21:7.13))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.20:6.83:7.80) (5.96:6.58:7.55))
     (PORT B (0.52:0.58:0.66) (0.52:0.58:0.66))
     (PORT C (6.40:7.06:8.06) (6.10:6.73:7.72))
     (PORT D (13.33:14.69:16.78) (12.92:14.26:16.36))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.10:13.33:15.23) (11.67:12.89:14.79))
     (PORT B (9.36:10.31:11.78) (9.02:9.96:11.43))
     (PORT C (0.49:0.54:0.62) (0.49:0.55:0.63))
     (PORT D (2.93:3.23:3.69) (2.87:3.17:3.64))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_256\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_56_i_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.94:9.85:11.25) (8.56:9.45:10.84))
     (PORT B (16.78:18.49:21.12) (16.11:17.78:20.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB3\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.73:3.01:3.44) (2.88:3.18:3.65))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.73:6.31:7.21) (5.51:6.08:6.98))
     (PORT B (10.98:12.10:13.82) (10.76:11.88:13.63))
     (PORT C (0.49:0.54:0.62) (0.49:0.55:0.63))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.38:9.24:10.55) (8.07:8.91:10.22))
     (PORT B (2.87:3.16:3.61) (2.80:3.09:3.55))
     (PORT C (5.74:6.32:7.22) (5.51:6.08:6.98))
     (PORT D (11.46:12.63:14.42) (11.03:12.17:13.97))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.28:4.72:5.39) (4.24:4.68:5.37))
     (PORT ALn (4.93:5.43:6.21) (5.00:5.52:6.34))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_164\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_28_0_a3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:3.41:3.89) (3.08:3.40:3.90))
     (PORT B (14.57:16.05:18.33) (13.97:15.43:17.70))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.25:4.68:5.35) (4.20:4.64:5.33))
     (PORT ALn (4.45:4.91:5.60) (4.40:4.85:5.57))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (18.31:20.17:23.04) (17.43:19.25:22.08))
     (PORT B (10.38:11.44:13.07) (9.91:10.94:12.55))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_47_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.48:11.55:13.19) (10.36:11.44:13.13))
     (PORT CLK (4.34:4.79:5.47) (4.29:4.74:5.43))
     (PORT ALn (13.84:15.28:17.53) (12.51:13.78:15.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.91:8.72:9.96) (7.59:8.38:9.61))
     (PORT B (3.50:3.86:4.40) (3.41:3.77:4.32))
     (PORT C (7.55:8.32:9.50) (7.25:8.01:9.19))
     (PORT D (12.97:14.30:16.33) (12.55:13.85:15.89))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (6.36:7.01:8.00) (6.14:6.78:7.78))
     (PORT C (6.48:7.14:8.16) (6.22:6.87:7.89))
     (PORT D (10.62:11.71:13.37) (10.14:11.19:12.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_52\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (22.79:25.12:28.69) (22.37:24.70:28.34))
     (PORT B (12.23:13.48:15.40) (11.74:12.96:14.87))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_a3_1\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.18:5.71:6.52) (5.02:5.54:6.36))
     (PORT B (6.63:7.31:8.34) (6.36:7.02:8.06))
     (PORT C (14.07:15.51:17.71) (13.54:14.95:17.16))
     (PORT D (16.44:18.11:20.69) (16.21:17.90:20.53))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_24\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_54_i_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:9.14:10.43) (8.03:8.86:10.17))
     (PORT B (17.06:18.80:21.48) (16.33:18.03:20.69))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (2.18:2.41:2.75) (2.17:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.82:6.41:7.32) (5.67:6.26:7.18))
     (PORT B (4.07:4.49:5.12) (3.95:4.36:5.01))
     (PORT C (6.23:6.86:7.84) (5.93:6.54:7.51))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (16.51:18.20:20.78) (16.11:17.79:20.41))
     (PORT B (12.20:13.45:15.36) (11.70:12.92:14.83))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.59:14.98:17.10) (13.07:14.43:16.55))
     (PORT B (2.90:3.20:3.65) (2.81:3.10:3.56))
     (PORT C (3.60:3.96:4.52) (3.54:3.91:4.49))
     (PORT D (3.87:4.26:4.87) (3.74:4.13:4.74))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_RNO\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.56:13.84:15.81) (12.14:13.40:15.38))
     (PORT B (7.74:8.53:9.74) (7.48:8.25:9.47))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.11:15.55:17.76) (13.37:14.76:16.94))
     (PORT CLK (4.68:5.15:5.89) (4.58:5.06:5.80))
     (PORT EN (8.74:9.64:11.00) (8.66:9.56:10.97))
     (PORT ALn (4.88:5.38:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_49_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.01:12.13:13.86) (10.56:11.66:13.38))
     (PORT CLK (4.48:4.94:5.64) (4.42:4.88:5.60))
     (PORT ALn (6.99:7.72:8.86) (6.20:6.83:7.80))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_72\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_252\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.88:8.69:9.92) (7.61:8.41:9.64))
     (PORT B (0.47:0.52:0.59) (0.48:0.53:0.60))
     (PORT C (10.98:12.10:13.82) (10.76:11.88:13.63))
     (PORT D (9.82:10.82:12.36) (9.64:10.65:12.22))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.77:10.77:12.30) (9.50:10.49:12.04))
     (PORT B (0.59:0.65:0.74) (0.58:0.64:0.74))
     (PORT C (8.08:8.90:10.16) (7.74:8.55:9.81))
     (PORT D (6.84:7.54:8.61) (6.57:7.25:8.32))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "SYSRESET_FF")
 (INSTANCE \\sb_sb_0\/SYSRESET_POR\/INST_SYSRESET_FF_IP\\)
 (DELAY
  (ABSOLUTE
     (PORT UTDO (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DEVRST_N (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge TCK) (235.28:235.28:235.28))
     (WIDTH (negedge TCK) (235.28:235.28:235.28))
     (SETUP (posedge UTDO) (negedge TCK) (0:0:0))
     (SETUP (negedge UTDO) (negedge TCK) (0:0:0))
     (HOLD (posedge UTDO) (negedge TCK) (3.05:3.37:3.87))
     (HOLD (negedge UTDO) (negedge TCK) (8.57:9.46:10.86))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_s_390_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.52:0.58:0.66) (0.52:0.58:0.66))
     (PORT B (9.33:10.28:11.74) (8.91:9.84:11.29))
     (PORT C (0.89:0.99:1.13) (0.92:1.01:1.16))
     (IOPATH A Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.55:0.61:0.70) (0.55:0.60:0.69))
     (PORT B (4.22:4.65:5.31) (4.12:4.55:5.22))
     (PORT C (6.26:6.90:7.88) (5.99:6.62:7.59))
     (PORT D (6.03:6.65:7.59) (5.76:6.35:7.29))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\stamp0_spi_dms1_cs_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\stamp0_spi_dms1_cs_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (5.43:5.99:6.84) (5.27:5.81:6.67))
     (PORT EIN_P (5.40:5.95:6.79) (5.22:5.76:6.61))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.72:0.80:0.91) (0.70:0.77:0.88))
     (PORT CLK (4.61:5.08:5.80) (4.53:5.00:5.74))
     (PORT EN (13.88:15.29:17.46) (13.60:15.02:17.23))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.62:5.09:5.82) (4.53:5.00:5.74))
     (PORT EN (10.14:11.17:12.76) (10.03:11.07:12.70))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.37:7.02:8.02) (6.20:6.84:7.85))
     (PORT B (6.29:6.94:7.92) (6.05:6.68:7.67))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_6\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.69:10.67:12.19) (9.38:10.36:11.89))
     (PORT B (6.70:7.39:8.44) (6.43:7.10:8.15))
     (PORT C (13.41:14.78:16.88) (12.92:14.27:16.37))
     (PORT D (8.83:9.73:11.11) (8.47:9.35:10.73))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.87:6.47:7.39) (5.63:6.21:7.13))
     (PORT B (21.59:23.79:27.17) (20.79:22.96:26.34))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_26\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.43:14.80:16.90) (12.74:14.06:16.14))
     (PORT B (10.06:11.09:12.66) (9.96:10.99:12.61))
     (PORT C (9.52:10.50:11.99) (9.13:10.08:11.57))
     (PORT D (6.16:6.79:7.75) (5.93:6.54:7.51))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.01:11.03:12.60) (9.50:10.48:12.03))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT EN (12.51:13.79:15.75) (12.28:13.56:15.56))
     (PORT ALn (4.70:5.18:5.92) (4.62:5.10:5.85))
     (PORT SLn (18.34:20.25:23.23) (16.57:18.26:20.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.92:1.01:1.16) (0.94:1.03:1.19))
     (PORT B (13.94:15.36:17.54) (13.33:14.72:16.88))
     (PORT C (19.50:21.49:24.54) (18.86:20.82:23.89))
     (PORT D (8.17:9.00:10.28) (7.82:8.63:9.90))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_49\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.60:11.68:13.34) (10.25:11.31:12.98))
     (PORT B (21.97:24.21:27.65) (21.07:23.26:26.69))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_31\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.81:3.10:3.55))
     (PORT B (2.09:2.30:2.63) (2.04:2.26:2.59))
     (PORT C (7.39:8.14:9.30) (7.11:7.85:9.01))
     (PORT D (4.91:5.42:6.18) (4.77:5.26:6.04))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/measurement_dms1_0_sqmuxa_1_1_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.63:7.30:8.34) (6.35:7.01:8.04))
     (PORT B (9.92:10.94:12.49) (9.56:10.56:12.11))
     (PORT C (6.84:7.54:8.61) (6.56:7.25:8.32))
     (PORT D (7.51:8.28:9.46) (7.23:7.98:9.16))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.45:4.91:5.60) (4.37:4.83:5.54))
     (PORT EN (15.66:17.26:19.71) (15.38:16.99:19.49))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_temp_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.11:12.25:13.99) (10.76:11.88:13.63))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/clk_toggles_cry\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.88))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_78)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.15:10.08:11.51) (8.78:9.70:11.13))
     (PORT B (9.83:10.83:12.37) (9.42:10.40:11.93))
     (PORT C (9.45:10.41:11.89) (9.10:10.05:11.53))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_47\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.61:3.98:4.54) (3.55:3.92:4.50))
     (PORT B (8.79:9.69:11.06) (8.57:9.46:10.86))
     (PORT C (0.49:0.54:0.62) (0.49:0.54:0.62))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1_0_sqmuxa_1_i_0_0_a0_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.39:9.24:10.55) (8.02:8.86:10.16))
     (PORT B (6.45:7.11:8.12) (6.21:6.86:7.87))
     (PORT C (8.97:9.89:11.29) (8.64:9.54:10.95))
     (PORT D (7.60:8.38:9.57) (7.33:8.09:9.28))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_45_set_RNI93UF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.90:5.40:6.17) (4.75:5.25:6.02))
     (PORT B (2.89:3.18:3.64) (2.85:3.14:3.61))
     (PORT C (0.49:0.54:0.62) (0.49:0.54:0.62))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.67:5.15:5.88) (4.58:5.05:5.80))
     (PORT EN (22.83:25.16:28.73) (22.32:24.65:28.28))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_221\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_10\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.55:0.64))
     (PORT B (2.32:2.55:2.92) (2.30:2.54:2.91))
     (PORT C (4.49:4.94:5.65) (4.29:4.73:5.43))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:4.52:5.17) (3.93:4.34:4.98))
     (PORT B (4.18:4.61:5.27) (4.00:4.41:5.07))
     (PORT C (1.82:2.01:2.29) (1.91:2.11:2.42))
     (PORT D (3.28:3.61:4.13) (3.19:3.52:4.04))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.35:10.31:11.77) (9.03:9.97:11.44))
     (PORT B (24.34:26.82:30.63) (23.28:25.70:29.49))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG1")
 (INSTANCE \\STAMP_0\/drdy_flank_detected_dms2_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.74:14.04:16.03) (12.33:13.61:15.62))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/un1_prescaler_axbxc0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.50:3.86:4.41) (3.45:3.81:4.38))
     (PORT B (3.44:3.79:4.33) (3.34:3.69:4.23))
     (PORT C (0.85:0.94:1.07) (0.87:0.96:1.11))
     (PORT D (0.53:0.58:0.67) (0.53:0.58:0.67))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:2.41:2.75) (1.84:2.39:2.75))
     (IOPATH C Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH D Y (2.76:3.25:3.71) (2.89:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.50:4.96:5.67) (4.43:4.90:5.62))
     (PORT ALn (4.69:5.16:5.90) (4.61:5.08:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_249\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.80:17.41:19.89) (15.51:17.13:19.66))
     (PORT CLK (4.35:4.79:5.47) (4.27:4.71:5.41))
     (PORT EN (10.28:11.33:12.94) (10.13:11.18:12.83))
     (PORT ALn (4.60:5.06:5.78) (4.52:4.99:5.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.86:10.87:12.41) (9.51:10.50:12.04))
     (PORT B (6.56:7.23:8.26) (6.33:6.99:8.02))
     (PORT C (6.95:7.66:8.75) (6.77:7.48:8.58))
     (PORT D (5.97:6.58:7.51) (5.74:6.33:7.27))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH D Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (21.45:23.64:27.00) (20.45:22.58:25.91))
     (PORT CLK (4.78:5.26:6.01) (4.67:5.15:5.91))
     (PORT EN (12.83:14.14:16.15) (12.56:13.87:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_3_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.43:9.29:10.61) (8.10:8.94:10.26))
     (PORT B (16.05:17.69:20.20) (15.46:17.07:19.58))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_218\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_40_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.99:13.22:15.09) (11.53:12.73:14.61))
     (PORT CLK (4.34:4.78:5.46) (4.28:4.73:5.42))
     (PORT ALn (5.24:5.78:6.63) (4.57:5.03:5.75))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.44:7.10:8.11) (6.18:6.82:7.82))
     (PORT CLK (4.90:5.40:6.17) (4.79:5.29:6.06))
     (PORT EN (9.13:10.06:11.49) (9.06:10.01:11.48))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_36_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.18:12.32:14.07) (10.70:11.82:13.56))
     (PORT CLK (4.34:4.78:5.46) (4.30:4.74:5.44))
     (PORT ALn (11.86:13.09:15.02) (10.60:11.68:13.34))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.83:10.84:12.38) (9.53:10.53:12.08))
     (PORT B (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT C (7.11:7.83:8.95) (6.72:7.42:8.51))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/prescaler_5\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.58:2.95) (2.25:2.49:2.85))
     (PORT B (2.29:2.52:2.88) (2.21:2.44:2.80))
     (PORT C (0.51:0.56:0.64) (0.51:0.56:0.64))
     (PORT D (3.45:3.80:4.34) (3.46:3.82:4.38))
     (IOPATH A Y (1.79:2.41:2.75) (1.84:2.39:2.75))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (2.63:3.19:3.65) (2.83:3.29:3.77))
     (IOPATH D Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_3_sqmuxa_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.24:12.38:14.14) (10.82:11.95:13.71))
     (PORT B (24.48:26.98:30.81) (24.04:26.55:30.46))
     (PORT C (2.92:3.22:3.68) (2.85:3.15:3.61))
     (PORT D (6.53:7.20:8.22) (6.29:6.94:7.97))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.38:8.14:9.29) (7.14:7.88:9.04))
     (PORT B (1.81:1.99:2.28) (1.90:2.10:2.40))
     (PORT C (0.84:0.93:1.06) (0.87:0.96:1.10))
     (PORT D (7.75:8.54:9.76) (7.44:8.22:9.43))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.69:0.80))
     (PORT CLK (4.30:4.73:5.41) (4.24:4.68:5.37))
     (PORT ALn (14.33:15.80:18.04) (14.09:15.55:17.84))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_24\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.35:2.69) (2.11:2.33:2.68))
     (PORT B (2.18:2.40:2.74) (2.13:2.35:2.69))
     (PORT C (2.25:2.48:2.83) (2.17:2.40:2.75))
     (PORT D (6.55:7.21:8.24) (6.30:6.96:7.98))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_37_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.44:12.61:14.40) (10.90:12.04:13.81))
     (PORT CLK (4.28:4.71:5.38) (4.23:4.67:5.36))
     (PORT ALn (11.60:12.80:14.69) (10.37:11.43:13.05))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\adc_start_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_55\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.05:3.37:3.84) (3.05:3.36:3.86))
     (PORT B (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT C (8.39:9.24:10.56) (8.02:8.85:10.16))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.51:7.17:8.19) (6.27:6.92:7.94))
     (PORT CLK (4.56:5.02:5.73) (4.46:4.93:5.65))
     (PORT EN (14.88:16.40:18.73) (14.60:16.12:18.50))
     (PORT ALn (4.83:5.32:6.07) (4.73:5.22:5.99))
     (PORT SLn (12.44:13.71:15.66) (12.18:13.45:15.43))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_52)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.77:5.26:6.01) (4.67:5.15:5.91))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2_0_sqmuxa_i_0_0_a1_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.57:13.85:15.82) (12.02:13.27:15.23))
     (PORT B (18.03:19.87:22.69) (17.67:19.51:22.39))
     (PORT C (15.52:17.11:19.54) (15.16:16.74:19.20))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\LED_HEARTBEAT_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\LED_HEARTBEAT_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (5.67:6.25:7.14) (5.78:6.39:7.33))
     (PORT EIN_P (5.65:6.23:7.12) (5.77:6.38:7.32))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.68:7.36:8.41) (6.43:7.10:8.15))
     (PORT B (7.75:8.54:9.75) (7.46:8.23:9.45))
     (PORT C (6.55:7.22:8.25) (6.32:6.98:8.01))
     (PORT D (2.17:2.39:2.73) (2.10:2.32:2.66))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_75\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT B (8.29:9.14:10.44) (8.02:8.86:10.16))
     (PORT C (6.22:6.85:7.83) (5.95:6.57:7.53))
     (PORT D (7.87:8.68:9.91) (7.53:8.32:9.54))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_15)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/count\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.30:4.74:5.42) (4.25:4.69:5.38))
     (PORT EN (13.43:14.80:16.90) (13.22:14.59:16.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.46:3.95) (3.12:3.45:3.96))
     (PORT B (3.23:3.56:4.07) (3.18:3.51:4.03))
     (PORT C (3.18:3.51:4.01) (3.12:3.45:3.96))
     (PORT D (3.85:4.24:4.85) (3.75:4.14:4.76))
     (IOPATH A Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH B Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (2.90:3.19:3.65) (2.98:3.29:3.77))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.28:3.75) (2.92:3.22:3.69))
     (PORT B (3.03:3.34:3.82) (2.96:3.27:3.75))
     (PORT C (11.68:12.88:14.71) (11.31:12.49:14.33))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\MOSI_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\MOSI_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (4.98:5.49:6.27) (4.79:5.29:6.07))
     (PORT EIN_P (4.93:5.43:6.21) (4.74:5.23:6.00))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.16:2.39:2.72) (2.10:2.32:2.66))
     (PORT B (16.13:17.78:20.31) (15.71:17.35:19.91))
     (PORT C (8.67:9.56:10.91) (8.34:9.21:10.57))
     (PORT D (10.29:11.34:12.95) (9.82:10.84:12.44))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.73:3.25:3.71) (2.89:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchronizerInterrupt_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.06:8.88:10.14) (7.71:8.52:9.77))
     (PORT B (7.90:8.70:9.94) (7.60:8.40:9.63))
     (PORT C (11.12:12.26:14.00) (10.65:11.76:13.49))
     (PORT D (13.27:14.62:16.70) (12.70:14.02:16.09))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.77:11.86:13.55) (10.64:11.75:13.48))
     (PORT CLK (4.72:5.20:5.93) (4.62:5.10:5.85))
     (PORT EN (8.58:9.46:10.80) (8.51:9.39:10.78))
     (PORT ALn (4.90:5.40:6.17) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_10_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.68:5.15:5.88) (4.72:5.21:5.98))
     (PORT ALn (11.24:12.38:14.14) (11.02:12.17:13.96))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.31:6.95:7.94) (6.04:6.67:7.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.59:14.97:17.10) (13.06:14.43:16.55))
     (PORT B (2.13:2.35:2.68) (2.08:2.29:2.63))
     (PORT C (0.54:0.59:0.68) (0.54:0.60:0.68))
     (PORT D (4.76:5.25:5.99) (4.62:5.10:5.85))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_103)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_29_RNI3CT6A\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.89:6.49:7.42) (5.64:6.23:7.14))
     (PORT B (4.97:5.47:6.25) (4.83:5.33:6.12))
     (PORT C (11.88:13.09:14.95) (11.38:12.56:14.42))
     (PORT D (6.89:7.59:8.67) (6.59:7.28:8.35))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.92:10.94:12.49) (9.60:10.60:12.16))
     (PORT B (3.28:3.61:4.12) (3.18:3.51:4.03))
     (PORT C (6.83:7.52:8.59) (6.53:7.21:8.27))
     (PORT D (13.02:14.35:16.39) (12.54:13.84:15.88))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.12:4.55:5.19) (3.95:4.36:5.00))
     (PORT B (6.53:7.19:8.21) (6.28:6.93:7.95))
     (PORT C (8.22:9.05:10.34) (8.01:8.84:10.14))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.04:8.86:10.12) (7.78:8.59:9.85))
     (PORT B (7.91:8.72:9.96) (7.59:8.38:9.61))
     (PORT C (5.80:6.40:7.31) (5.55:6.13:7.03))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.40:4.85:5.53) (4.33:4.78:5.48))
     (PORT EN (14.22:15.68:17.90) (13.95:15.41:17.68))
     (PORT ALn (4.68:5.16:5.89) (4.60:5.08:5.83))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_7_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.84:5.34:6.09) (4.91:5.42:6.22))
     (PORT ALn (4.80:5.29:6.04) (4.88:5.39:6.19))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.67:13.96:15.95) (12.39:13.68:15.70))
     (PORT CLK (4.50:4.96:5.67) (4.43:4.89:5.61))
     (PORT EN (17.49:19.28:22.02) (17.14:18.93:21.71))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_88\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_26_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (18.60:20.50:23.41) (18.10:19.99:22.94))
     (PORT ALn (11.72:12.92:14.75) (11.60:12.81:14.70))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.98:3.29:3.75) (2.94:3.25:3.72))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.50:0.56:0.63) (0.50:0.55:0.64))
     (PORT B (5.98:6.59:7.52) (5.74:6.34:7.28))
     (PORT C (12.04:13.26:15.15) (11.64:12.85:14.74))
     (PORT D (8.74:9.63:10.99) (8.34:9.21:10.56))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.89))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.63))
     (PORT EN (16.84:18.56:21.20) (16.50:18.22:20.91))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_28\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.18:4.60:5.26) (4.01:4.43:5.08))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_3\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:6.91:7.89) (6.05:6.68:7.66))
     (PORT B (7.12:7.85:8.97) (6.83:7.54:8.65))
     (PORT C (8.15:8.99:10.26) (7.82:8.64:9.91))
     (PORT D (0.85:0.93:1.07) (0.87:0.96:1.10))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.un151_in_enablelto30_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.99:4.39:5.02) (3.80:4.20:4.81))
     (PORT B (4.87:5.37:6.13) (4.68:5.17:5.93))
     (PORT C (8.58:9.46:10.80) (8.21:9.06:10.40))
     (PORT D (4.09:4.51:5.15) (3.96:4.38:5.02))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.58:5.05:5.77) (4.50:4.97:5.70))
     (PORT EN (17.91:19.74:22.54) (17.51:19.33:22.18))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.76:5.24:5.99) (4.65:5.14:5.89))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.86:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.30:9.14:10.44) (7.93:8.75:10.04))
     (PORT CLK (4.56:5.02:5.74) (4.46:4.93:5.65))
     (PORT EN (9.62:10.60:12.11) (9.46:10.44:11.98))
     (PORT ALn (4.84:5.33:6.09) (4.74:5.23:6.01))
     (PORT SLn (13.96:15.39:17.57) (13.70:15.13:17.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.34:6.99:7.98) (6.10:6.73:7.73))
     (PORT CLK (4.90:5.40:6.17) (4.78:5.28:6.06))
     (PORT EN (11.29:12.44:14.21) (11.11:12.26:14.07))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_33\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:7.52:8.59) (6.57:7.25:8.32))
     (PORT B (6.60:7.28:8.31) (6.37:7.03:8.07))
     (PORT C (6.48:7.14:8.16) (6.22:6.87:7.89))
     (PORT D (10.62:11.71:13.37) (10.14:11.19:12.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.78:6.37:7.28) (5.59:6.18:7.09))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_1_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_4\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.45:7.10:8.11) (6.24:6.89:7.91))
     (PORT B (6.46:7.12:8.13) (6.18:6.82:7.83))
     (PORT C (7.77:8.56:9.78) (7.45:8.23:9.44))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_20\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.80:6.39:7.30) (5.57:6.15:7.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.86:5.36:6.12) (4.65:5.13:5.89))
     (PORT CLK (4.61:5.09:5.81) (4.54:5.01:5.75))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_192\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.84:6.44:7.35) (5.61:6.20:7.11))
     (PORT B (0.47:0.52:0.59) (0.48:0.53:0.60))
     (PORT C (9.51:10.48:11.97) (9.35:10.32:11.84))
     (PORT D (11.24:12.39:14.15) (11.07:12.22:14.02))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.63:4.00:4.57) (3.58:3.95:4.54))
     (PORT B (7.38:8.13:9.29) (7.11:7.85:9.01))
     (PORT C (7.03:7.75:8.85) (6.79:7.50:8.61))
     (PORT D (8.11:8.94:10.21) (7.75:8.56:9.82))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_251\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un52_paddr_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.72:8.51:9.72) (7.66:8.46:9.70))
     (PORT B (9.16:10.10:11.53) (9.15:10.10:11.59))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.06:13.29:15.18) (11.79:13.02:14.94))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.77))
     (PORT EN (13.43:14.80:16.90) (13.16:14.53:16.67))
     (PORT ALn (4.82:5.32:6.07) (4.73:5.22:5.99))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_44\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.70:0.80) (0.63:0.69:0.80))
     (PORT CLK (4.26:4.70:5.37) (4.22:4.66:5.35))
     (PORT ALn (6.70:7.38:8.43) (6.71:7.41:8.50))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.07:3.39:3.87) (3.03:3.34:3.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.43:7.09:8.10) (6.18:6.82:7.82))
     (PORT B (3.10:3.42:3.90) (3.01:3.32:3.81))
     (PORT C (5.83:6.43:7.34) (5.65:6.24:7.16))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_RNIKM2J\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.46:3.95) (3.05:3.36:3.86))
     (PORT B (3.01:3.31:3.79) (3.00:3.31:3.80))
     (PORT C (3.06:3.37:3.85) (3.02:3.33:3.82))
     (PORT D (3.71:4.09:4.67) (3.61:3.98:4.57))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.64:10.63:12.13) (9.77:10.79:12.38))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (17.21:18.96:21.66) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_13_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.82:5.31:6.07) (4.85:5.36:6.14))
     (PORT ALn (5.07:5.58:6.38) (5.11:5.64:6.47))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_26\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.99:3.29:3.76) (2.94:3.24:3.72))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_12\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.79:6.38:7.28) (5.54:6.12:7.02))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\SCLK_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_async_prescaler_countlto11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.16:4.58:5.23) (4.01:4.42:5.08))
     (PORT B (2.11:2.33:2.66) (2.08:2.30:2.64))
     (PORT C (3.01:3.31:3.78) (2.95:3.26:3.73))
     (PORT D (4.98:5.49:6.26) (4.80:5.30:6.08))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.71:0.81) (0.63:0.70:0.80))
     (PORT CLK (4.76:5.25:5.99) (4.64:5.13:5.88))
     (PORT EN (7.80:8.59:9.81) (7.75:8.56:9.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.39:14.75:16.85) (12.93:14.27:16.38))
     (PORT B (7.61:8.39:9.58) (7.33:8.09:9.29))
     (PORT C (13.54:14.93:17.05) (13.06:14.42:16.54))
     (PORT D (4.94:5.44:6.22) (4.73:5.23:6.00))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.12:10.05:11.48) (8.58:9.47:10.87))
     (PORT CLK (4.51:4.97:5.67) (4.42:4.88:5.60))
     (PORT EN (10.37:11.42:13.05) (10.24:11.31:12.98))
     (PORT ALn (4.47:4.93:5.63) (4.42:4.88:5.60))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.80:5.29:6.04) (4.58:5.06:5.81))
     (PORT CLK (4.61:5.09:5.81) (4.54:5.01:5.75))
     (PORT EN (7.87:8.67:9.90) (7.81:8.62:9.89))
     (PORT ALn (4.95:5.45:6.23) (4.86:5.37:6.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_RNICHGB\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (22.00:24.24:27.69) (21.63:23.88:27.40))
     (PORT B (6.60:7.27:8.30) (6.32:6.97:8.00))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.18:6.81:7.78) (5.96:6.58:7.55))
     (PORT B (2.12:2.34:2.67) (2.06:2.27:2.61))
     (PORT C (0.83:0.92:1.05) (0.86:0.95:1.09))
     (PORT D (11.73:12.93:14.76) (11.32:12.50:14.35))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.32:3.65:4.17) (3.21:3.55:4.07))
     (PORT B (3.06:3.37:3.85) (3.02:3.33:3.82))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_33_rs_RNIF3FB\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.85:3.15:3.61))
     (PORT B (3.02:3.32:3.80) (2.95:3.26:3.74))
     (PORT C (3.03:3.34:3.82) (2.96:3.27:3.75))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_94)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_51\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.87:8.67:9.90) (7.60:8.40:9.63))
     (PORT B (24.19:26.65:30.44) (23.13:25.54:29.31))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_26\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.66:6.24:7.13) (5.50:6.07:6.96))
     (PORT B (8.88:9.79:11.18) (8.39:9.26:10.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.30:6.95:7.93) (6.15:6.79:7.79))
     (PORT B (2.99:3.29:3.76) (2.94:3.24:3.72))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.88))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.49:4.94:5.64) (4.40:4.86:5.58))
     (PORT EN (8.55:9.43:10.77) (8.51:9.39:10.78))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (1.91:2.10:2.40) (1.97:2.17:2.49))
     (PORT B (2.13:2.35:2.68) (2.11:2.33:2.67))
     (PORT C (2.23:2.46:2.81) (2.15:2.37:2.72))
     (PORT D (7.44:8.20:9.37) (7.17:7.91:9.08))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_61_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.84:5.33:6.09) (4.86:5.37:6.16))
     (PORT ALn (11.74:12.94:14.78) (11.55:12.75:14.63))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.06:3.37:3.85) (3.02:3.33:3.82))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.58:0.63:0.72) (0.56:0.62:0.71))
     (PORT B (6.42:7.08:8.08) (6.14:6.78:7.77))
     (PORT C (2.12:2.34:2.67) (2.07:2.28:2.62))
     (PORT D (3.37:3.71:4.24) (3.27:3.61:4.15))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_14\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.05:6.67:7.61) (5.83:6.44:7.39))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_7\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.57:0.63:0.72) (0.57:0.63:0.73))
     (PORT B (7.96:8.77:10.01) (7.71:8.51:9.77))
     (PORT C (6.26:6.90:7.88) (5.99:6.62:7.59))
     (PORT D (6.03:6.65:7.59) (5.75:6.35:7.29))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.02:17.66:20.17) (15.26:16.85:19.33))
     (PORT CLK (4.32:4.76:5.44) (4.25:4.69:5.39))
     (PORT EN (9.98:10.99:12.56) (9.91:10.94:12.55))
     (PORT ALn (4.51:4.97:5.67) (4.44:4.90:5.63))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.43:3.78:4.32) (3.44:3.80:4.36))
     (PORT B (4.20:4.63:5.29) (4.08:4.51:5.17))
     (PORT C (2.95:3.25:3.72) (2.88:3.18:3.65))
     (PORT D (5.89:6.49:7.41) (5.63:6.21:7.13))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PSELSBUS\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.63:8.41:9.60) (7.55:8.33:9.56))
     (PORT B (5.92:6.53:7.46) (5.94:6.56:7.52))
     (PORT C (3.44:3.79:4.33) (3.27:3.62:4.15))
     (PORT D (6.77:7.47:8.53) (6.79:7.49:8.60))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_30_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.92:5.43:6.20) (4.96:5.47:6.28))
     (PORT ALn (4.93:5.43:6.21) (5.00:5.52:6.34))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.26:16.82:19.20) (14.81:16.35:18.76))
     (PORT CLK (4.42:4.87:5.56) (4.35:4.81:5.52))
     (PORT EN (8.53:9.40:10.74) (8.47:9.35:10.73))
     (PORT ALn (4.58:5.05:5.76) (4.51:4.98:5.71))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_async_prescaler_countlto8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.99:3.29:3.76) (2.94:3.24:3.72))
     (PORT B (0.84:0.93:1.06) (0.87:0.96:1.10))
     (PORT C (3.65:4.02:4.59) (3.59:3.97:4.55))
     (PORT D (3.11:3.43:3.92) (3.01:3.32:3.81))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.62:0.69:0.79) (0.63:0.69:0.79))
     (PORT CLK (4.88:5.38:6.14) (4.76:5.26:6.04))
     (PORT EN (11.29:12.45:14.22) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.12:18.87:21.55) (16.18:17.87:20.50))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (13.71:15.10:17.25) (13.49:14.89:17.09))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.25:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.17:11.21:12.80) (9.74:10.75:12.34))
     (PORT B (9.80:10.80:12.33) (9.48:10.46:12.00))
     (PORT C (16.06:17.70:20.21) (15.60:17.23:19.77))
     (PORT D (20.15:22.20:25.36) (19.82:21.88:25.11))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.10:3.41:3.90) (3.05:3.37:3.87))
     (PORT B (8.66:9.54:10.90) (8.51:9.40:10.78))
     (PORT C (0.49:0.54:0.62) (0.50:0.55:0.63))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.67:5.14:5.88) (4.47:4.94:5.67))
     (PORT CLK (4.36:4.81:5.49) (4.30:4.74:5.44))
     (PORT ALn (6.58:7.25:8.28) (6.58:7.26:8.34))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/iPSELS_raw\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.63:8.41:9.60) (7.55:8.33:9.56))
     (PORT B (5.93:6.53:7.46) (5.94:6.56:7.52))
     (PORT C (3.44:3.79:4.33) (3.28:3.62:4.15))
     (PORT D (6.77:7.46:8.53) (6.79:7.49:8.60))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_34_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.82:15.23:17.39) (13.29:14.67:16.84))
     (PORT CLK (4.25:4.68:5.35) (4.20:4.64:5.32))
     (PORT ALn (10.45:11.54:13.24) (9.38:10.34:11.81))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg_RNO\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.27:14.62:16.70) (12.70:14.02:16.09))
     (PORT B (9.95:10.96:12.52) (9.61:10.61:12.17))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_s\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.11:3.43:3.91) (3.06:3.38:3.88))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[0\]_CC_2\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_173\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_0_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.96:8.77:10.01) (7.57:8.36:9.60))
     (PORT B (8.87:9.77:11.16) (8.55:9.44:10.83))
     (PORT C (5.94:6.54:7.47) (5.70:6.30:7.23))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO_3\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:3.83:4.37) (3.37:3.72:4.27))
     (PORT B (2.07:2.28:2.61) (2.02:2.23:2.55))
     (PORT C (6.61:7.28:8.32) (6.34:7.00:8.04))
     (PORT D (7.20:7.94:9.06) (6.93:7.65:8.78))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.05:5.56:6.35) (4.85:5.36:6.15))
     (PORT B (2.09:2.30:2.62) (2.07:2.29:2.62))
     (PORT C (7.60:8.37:9.56) (7.32:8.08:9.27))
     (PORT D (2.19:2.41:2.75) (2.12:2.34:2.69))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.93:6.54:7.47) (5.69:6.29:7.21))
     (PORT B (2.43:2.68:3.06) (2.33:2.57:2.95))
     (PORT C (6.51:7.18:8.20) (6.28:6.94:7.96))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH C Y (0.67:0.74:0.85) (0.78:0.86:0.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:9.13:10.43) (7.93:8.76:10.05))
     (PORT B (2.98:3.28:3.75) (2.97:3.28:3.76))
     (PORT C (7.11:7.83:8.95) (6.72:7.42:8.51))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampReg\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.85:5.34:6.10) (4.64:5.13:5.88))
     (PORT CLK (4.66:5.14:5.87) (4.56:5.03:5.77))
     (PORT EN (9.07:10.00:11.42) (8.95:9.88:11.34))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\MISO_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.00:3.30:3.77) (2.95:3.26:3.74))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/assert_data_RNI4NTB2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.86:4.25:4.86) (3.77:4.17:4.78))
     (PORT B (2.90:3.19:3.65) (2.83:3.12:3.58))
     (PORT C (4.23:4.66:5.33) (4.15:4.58:5.25))
     (PORT D (5.92:6.52:7.45) (5.64:6.23:7.14))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.94:3.24:3.70) (3.15:3.48:4.00))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.19:16.74:19.11) (14.37:15.86:18.20))
     (PORT CLK (4.44:4.89:5.59) (4.36:4.82:5.53))
     (PORT EN (10.28:11.33:12.94) (10.13:11.18:12.83))
     (PORT ALn (4.59:5.06:5.78) (4.52:4.99:5.72))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.06:3.38:3.85) (2.97:3.28:3.76))
     (PORT B (3.09:3.40:3.88) (3.04:3.35:3.85))
     (PORT C (14.46:15.93:18.19) (13.96:15.41:17.68))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_a2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.25:15.71:17.94) (13.92:15.37:17.64))
     (PORT B (0.84:0.93:1.06) (0.87:0.96:1.10))
     (PORT C (9.08:10.01:11.43) (8.64:9.54:10.95))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1_RGB0\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.61:2.87:3.28) (2.66:2.93:3.36))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_1_sqmuxa_1_0_a2_RNIP7FF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.52:4.98:5.68) (4.32:4.77:5.48))
     (PORT B (4.52:4.98:5.69) (4.37:4.82:5.53))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0_0_0_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.57:8.34:9.53) (7.25:8.00:9.18))
     (PORT B (7.69:8.48:9.68) (7.46:8.24:9.45))
     (PORT C (3.31:3.64:4.16) (3.22:3.55:4.08))
     (PORT D (14.03:15.47:17.66) (13.54:14.95:17.15))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH D Y (2.90:3.19:3.65) (2.98:3.29:3.77))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.13:14.47:16.53) (12.46:13.76:15.79))
     (PORT CLK (4.68:5.16:5.89) (4.58:5.06:5.81))
     (PORT EN (8.74:9.63:11.00) (8.66:9.56:10.97))
     (PORT ALn (4.88:5.38:6.14) (4.77:5.27:6.05))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_152_m1_0_0_a2\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:3.83:4.37) (3.37:3.72:4.27))
     (PORT B (6.57:7.24:8.26) (6.28:6.94:7.96))
     (PORT C (22.37:24.66:28.16) (22.00:24.29:27.88))
     (PORT D (5.52:6.09:6.95) (5.32:5.88:6.74))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH D Y (2.90:3.19:3.65) (2.98:3.29:3.77))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.32:3.66:4.17) (3.21:3.54:4.06))
     (PORT B (3.06:3.37:3.85) (3.02:3.33:3.82))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.65:5.12:5.85) (4.54:5.01:5.75))
     (PORT EN (7.83:8.63:9.85) (7.78:8.59:9.85))
     (PORT ALn (4.98:5.49:6.27) (4.87:5.37:6.16))
     (PORT SLn (14.37:15.84:18.09) (14.03:15.49:17.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.41:11.47:13.10) (10.16:11.22:12.88))
     (PORT CLK (4.80:5.29:6.05) (4.69:5.18:5.94))
     (PORT EN (17.21:18.96:21.66) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_53_set_RNI0JNK\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT B (3.00:3.31:3.78) (2.94:3.24:3.72))
     (PORT C (2.87:3.17:3.62) (2.82:3.12:3.58))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.97:3.28:3.74) (2.93:3.23:3.71))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi_dms1_cs_14_iv_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.77:5.25:6.00) (4.54:5.01:5.75))
     (PORT B (4.15:4.57:5.22) (4.06:4.48:5.14))
     (PORT C (11.38:12.54:14.32) (11.21:12.38:14.20))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.63:13.92:15.89) (12.13:13.39:15.36))
     (PORT B (3.26:3.60:4.11) (3.13:3.46:3.97))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (11.55:12.73:14.54) (10.97:12.11:13.90))
     (PORT CLK (4.41:4.86:5.55) (4.34:4.80:5.50))
     (PORT EN (10.48:11.55:13.19) (10.34:11.42:13.10))
     (PORT ALn (4.68:5.16:5.89) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_33_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.93:13.15:15.02) (11.70:12.92:14.83))
     (PORT ALn (4.93:5.43:6.21) (5.00:5.52:6.34))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms1\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.96:7.67:8.76) (6.67:7.36:8.45))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (9.16:10.10:11.53) (9.04:9.98:11.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_45_RNIRI17A\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.17:7.90:9.03) (6.87:7.58:8.70))
     (PORT B (9.09:10.02:11.44) (8.76:9.67:11.10))
     (PORT C (2.23:2.46:2.80) (2.16:2.38:2.73))
     (PORT D (6.27:6.91:7.89) (5.99:6.61:7.59))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/iprdata51\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.22:2.44:2.79) (2.11:2.33:2.68))
     (PORT B (2.15:2.37:2.71) (2.09:2.31:2.65))
     (PORT C (2.12:2.34:2.67) (2.12:2.34:2.68))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\nCS1_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.28:17.57:20.35) (16.51:37.19:43.38))
     (IOPATH OIN_VDD PAD_P (12.19:13.18:15.26) (14.38:15.54:18.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\nCS1_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (4.62:5.09:5.81) (4.42:4.88:5.60))
     (PORT EIN_P (4.55:5.01:5.73) (4.35:4.80:5.51))
     (IOPATH EIN_P EIN_VDD (8.21:9.20:11.16) (9.11:10.19:12.29))
     (IOPATH OIN_P OIN_VDD (6.19:6.94:8.41) (7.22:8.08:9.75))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_6_rs_RNIDJIR\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.02:3.32:3.80) (2.95:3.26:3.74))
     (PORT B (3.00:3.30:3.77) (2.97:3.28:3.76))
     (PORT C (0.49:0.54:0.62) (0.50:0.55:0.63))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.12:8.95:10.22) (7.79:8.60:9.87))
     (PORT B (6.22:6.85:7.82) (5.96:6.58:7.55))
     (PORT C (3.52:3.87:4.42) (3.39:3.74:4.30))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.78:0.89) (0.69:0.76:0.87))
     (PORT CLK (4.77:5.26:6.01) (4.67:5.16:5.92))
     (PORT EN (11.10:12.23:13.97) (10.91:12.05:13.82))
     (PORT ALn (5.00:5.51:6.29) (4.88:5.39:6.18))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_58_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.27:12.42:14.18) (11.12:12.27:14.08))
     (PORT ALn (4.94:5.44:6.22) (5.01:5.53:6.35))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.23:9.07:10.36) (7.91:8.74:10.03))
     (PORT CLK (4.56:5.02:5.74) (4.48:4.95:5.68))
     (PORT EN (15.17:16.72:19.09) (14.77:16.31:18.72))
     (PORT ALn (4.75:5.23:5.98) (4.67:5.16:5.92))
     (PORT SLn (5.64:6.22:7.10) (5.65:6.24:7.16))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\stamp0_spi_mosi_obuft\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.84:15.25:17.41) (13.37:14.76:16.94))
     (PORT E (14.98:16.51:18.85) (14.45:15.95:18.30))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.43:4.88:5.57) (4.35:4.81:5.52))
     (PORT EN (6.87:7.57:8.64) (6.87:7.59:8.70))
     (PORT ALn (4.71:5.19:5.93) (4.64:5.12:5.88))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_106)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_11)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.89:3.18:3.64) (2.81:3.11:3.56))
     (PORT B (4.01:4.42:5.05) (3.87:4.27:4.90))
     (PORT C (13.42:14.79:16.89) (12.93:14.28:16.38))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_97\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.27:17.93:20.48) (15.46:17.07:19.58))
     (PORT CLK (4.42:4.87:5.56) (4.37:4.83:5.54))
     (PORT EN (7.61:8.39:9.58) (7.54:8.32:9.55))
     (PORT ALn (4.60:5.07:5.79) (4.53:5.00:5.74))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.38:7.03:8.03) (6.14:6.78:7.78))
     (PORT B (6.23:6.86:7.84) (5.93:6.54:7.51))
     (PORT C (5.93:6.53:7.46) (5.72:6.31:7.24))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.70:10.69:12.21) (9.29:10.26:11.77))
     (PORT B (12.29:13.55:15.47) (11.83:13.06:14.99))
     (PORT C (4.14:4.56:5.21) (4.00:4.42:5.07))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_19\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.03:4.44:5.07) (3.96:4.37:5.01))
     (PORT B (5.56:6.13:7.00) (5.36:5.92:6.79))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_29\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.77:6.36:7.27) (5.55:6.12:7.03))
     (PORT B (2.10:2.32:2.65) (2.05:2.27:2.60))
     (PORT C (0.91:1.00:1.15) (0.93:1.03:1.18))
     (PORT D (1.85:2.04:2.33) (1.94:2.14:2.46))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_2_sqmuxa_1_0_a2_0_a2_RNIQI741\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.09:10.02:11.44) (8.76:9.67:11.10))
     (PORT B (9.08:10.01:11.43) (8.78:9.70:11.12))
     (PORT C (7.65:8.43:9.62) (7.36:8.12:9.32))
     (PORT D (4.52:4.98:5.68) (4.32:4.77:5.48))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_5_rs_RNIV9221\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.82) (2.97:3.28:3.77))
     (PORT B (3.04:3.35:3.82) (3.01:3.32:3.81))
     (PORT C (2.87:3.17:3.62) (2.82:3.12:3.58))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.69:0.76:0.87))
     (PORT CLK (4.67:5.15:5.88) (4.57:5.05:5.79))
     (PORT EN (10.09:11.11:12.69) (9.90:10.93:12.54))
     (PORT ALn (4.88:5.38:6.15) (4.78:5.27:6.05))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_107\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.45:7.11:8.12) (6.14:6.78:7.78))
     (PORT B (12.97:14.30:16.33) (12.55:13.85:15.90))
     (PORT C (0.51:0.56:0.64) (0.50:0.55:0.64))
     (PORT D (7.27:8.01:9.14) (7.08:7.82:8.98))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT B (7.63:8.41:9.61) (7.37:8.14:9.34))
     (PORT C (8.85:9.76:11.14) (8.42:9.29:10.66))
     (PORT D (8.48:9.35:10.68) (8.19:9.05:10.38))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\MMUART_0_TXD_M2F_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.12:17.76:20.28) (16.06:17.73:20.35))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.84:6.44:7.35) (5.59:6.17:7.08))
     (PORT B (4.76:5.25:5.99) (4.61:5.09:5.84))
     (PORT C (7.45:8.21:9.37) (7.20:7.95:9.12))
     (PORT D (5.02:5.53:6.31) (4.86:5.36:6.15))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.67:15.06:17.20) (13.09:14.46:16.59))
     (PORT B (12.91:14.23:16.25) (12.48:13.78:15.81))
     (PORT C (6.12:6.75:7.71) (5.86:6.47:7.42))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.38:7.03:8.03) (6.15:6.79:7.79))
     (PORT B (8.43:9.29:10.61) (8.10:8.94:10.26))
     (PORT C (3.33:3.67:4.19) (3.24:3.58:4.11))
     (PORT D (8.38:9.24:10.55) (8.03:8.87:10.17))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.29:10.24:11.69) (8.98:9.91:11.37))
     (PORT B (5.06:5.57:6.36) (4.90:5.41:6.21))
     (PORT C (4.52:4.98:5.69) (4.29:4.74:5.44))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.95:6.56:7.49) (5.72:6.32:7.25))
     (PORT B (6.92:7.62:8.71) (6.66:7.35:8.44))
     (PORT C (8.22:9.05:10.34) (8.01:8.84:10.14))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL1_INST\/U0_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.70:2.97:3.39) (2.66:2.93:3.36))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.83:4.22:4.82) (3.73:4.12:4.72))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (19.04:20.98:23.96) (18.57:20.50:23.52))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.76:0.87))
     (PORT CLK (4.60:5.07:5.79) (4.53:5.00:5.74))
     (PORT EN (12.01:13.24:15.12) (11.81:13.04:14.96))
     (PORT ALn (4.80:5.29:6.04) (4.70:5.19:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.81) (2.97:3.28:3.76))
     (PORT B (7.44:8.20:9.36) (7.17:7.92:9.09))
     (PORT C (4.73:5.21:5.95) (4.50:4.96:5.69))
     (PORT D (3.67:4.05:4.62) (3.55:3.92:4.50))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_17\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_33_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.35:11.41:13.03) (9.95:10.98:12.60))
     (PORT CLK (4.26:4.69:5.36) (4.22:4.66:5.35))
     (PORT ALn (12.91:14.25:16.35) (11.55:12.73:14.54))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.63:7.31:8.34) (6.35:7.01:8.04))
     (PORT B (0.79:0.87:1.00) (0.81:0.89:1.03))
     (PORT C (7.91:8.72:9.95) (7.61:8.40:9.64))
     (PORT D (2.17:2.40:2.74) (2.12:2.34:2.69))
     (IOPATH A Y (2.47:2.73:3.11) (2.61:2.88:3.31))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH D Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (5.20:5.74:6.55) (5.27:5.82:6.68))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_50_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.36:9.22:10.53) (7.99:8.82:10.12))
     (PORT CLK (4.35:4.80:5.48) (4.30:4.75:5.44))
     (PORT ALn (6.95:7.68:8.81) (6.15:6.78:7.75))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_143\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.41:7.07:8.07) (6.18:6.82:7.83))
     (PORT CLK (4.23:4.67:5.33) (4.20:4.63:5.32))
     (PORT ALn (9.70:10.69:12.21) (9.59:10.59:12.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_45)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.46:15.93:18.19) (13.96:15.41:17.68))
     (PORT B (3.05:3.36:3.83) (2.96:3.27:3.76))
     (IOPATH A Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT B (7.36:8.11:9.26) (7.10:7.84:9.00))
     (PORT C (7.03:7.75:8.85) (6.79:7.50:8.60))
     (PORT D (8.11:8.94:10.21) (7.75:8.56:9.82))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un60_paddr_3_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.54:10.52:12.01) (9.42:10.41:11.94))
     (PORT B (9.16:10.10:11.53) (9.15:10.10:11.59))
     (PORT C (8.60:9.48:10.82) (8.51:9.39:10.78))
     (PORT D (7.57:8.34:9.52) (7.53:8.31:9.54))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_enable_RNO\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.49:7.15:8.16) (6.27:6.92:7.94))
     (PORT B (3.48:3.84:4.38) (3.44:3.79:4.35))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.57:3.94:4.50) (3.48:3.84:4.40))
     (PORT CLK (4.79:5.28:6.02) (4.67:5.16:5.92))
     (PORT EN (21.08:23.23:26.53) (20.54:22.68:26.02))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.97:8.79:10.03) (7.70:8.50:9.75))
     (PORT CLK (4.56:5.02:5.73) (4.46:4.93:5.65))
     (PORT EN (14.88:16.40:18.73) (14.60:16.12:18.50))
     (PORT ALn (4.83:5.32:6.08) (4.73:5.22:5.99))
     (PORT SLn (12.44:13.71:15.66) (12.18:13.45:15.43))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.03:8.85:10.11) (7.99:8.82:10.12))
     (PORT CLK (4.75:5.24:5.98) (4.65:5.13:5.89))
     (PORT EN (12.17:13.42:15.32) (11.97:13.22:15.17))
     (PORT ALn (4.94:5.44:6.22) (4.86:5.36:6.15))
     (PORT SLn (13.32:14.70:16.87) (12.06:13.29:15.17))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_49_set_RNINFNL\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.29:3.63:4.14) (3.19:3.52:4.04))
     (PORT B (2.90:3.20:3.65) (2.85:3.14:3.61))
     (PORT C (0.49:0.54:0.62) (0.49:0.55:0.63))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.69:7.37:8.42) (6.43:7.10:8.15))
     (PORT CLK (4.58:5.04:5.76) (4.51:4.98:5.71))
     (PORT EN (18.38:20.26:23.13) (17.94:19.80:22.72))
     (PORT ALn (4.71:5.19:5.93) (4.65:5.14:5.89))
     (PORT SLn (20.17:22.22:25.38) (19.67:21.71:24.92))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_request_resync_0_sqmuxa_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.96:6.57:7.50) (5.76:6.36:7.30))
     (PORT B (2.10:2.32:2.64) (2.08:2.29:2.63))
     (PORT C (8.76:9.66:11.03) (8.45:9.33:10.71))
     (PORT D (7.97:8.78:10.03) (7.67:8.47:9.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.80:6.39:7.29) (5.56:6.13:7.04))
     (PORT B (4.88:5.38:6.15) (4.65:5.13:5.89))
     (PORT C (5.08:5.60:6.39) (4.93:5.44:6.24))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResetTimerValueReg\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (10.48:11.54:13.18) (10.29:11.36:13.04))
     (PORT CLK (4.59:5.06:5.78) (4.50:4.97:5.70))
     (PORT EN (14.70:16.20:18.50) (14.39:15.89:18.23))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/un45_async_state_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/N_2535_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.58:9.45:10.79) (8.24:9.10:10.44))
     (PORT CLK (4.37:4.82:5.50) (4.33:4.78:5.49))
     (PORT ALn (23.70:26.16:30.02) (21.39:23.57:26.92))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_70)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.93:6.53:7.46) (5.72:6.31:7.24))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNI7RIN\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.25:3.72) (2.89:3.19:3.66))
     (PORT B (3.00:3.30:3.77) (2.97:3.28:3.77))
     (PORT C (0.48:0.52:0.60) (0.48:0.53:0.61))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.64:2.91:3.32) (2.75:3.04:3.49))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_s_1_391_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0_0\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.99:5.50:6.28) (4.79:5.29:6.07))
     (PORT B (15.81:17.42:19.90) (15.05:16.61:19.06))
     (PORT C (13.35:14.71:16.80) (12.86:14.20:16.30))
     (PORT D (7.01:7.72:8.82) (6.76:7.47:8.57))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un94_in_enable_20\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.38:3.86) (2.95:3.25:3.73))
     (PORT B (9.68:10.67:12.18) (9.28:10.24:11.75))
     (PORT C (4.88:5.37:6.14) (4.72:5.21:5.98))
     (PORT D (5.87:6.46:7.38) (5.59:6.18:7.09))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.91:8.72:9.95) (7.57:8.36:9.60))
     (PORT B (8.12:8.95:10.22) (7.81:8.62:9.90))
     (PORT C (6.80:7.49:8.55) (6.52:7.20:8.26))
     (PORT D (4.92:5.43:6.20) (4.77:5.27:6.04))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_223\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB8\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.75:3.03:3.46) (2.90:3.20:3.67))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/delay_counter_cry\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.22:4.65:5.31) (4.03:4.45:5.11))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.87:9.77:11.16) (8.33:9.20:10.55))
     (PORT CLK (4.64:5.11:5.84) (4.55:5.03:5.77))
     (PORT EN (8.95:9.87:11.27) (8.93:9.86:11.31))
     (PORT ALn (4.94:5.45:6.22) (4.86:5.36:6.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_286\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.85:6.45:7.37) (5.64:6.22:7.14))
     (PORT B (8.88:9.79:11.18) (8.39:9.26:10.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.85:5.35:6.11) (4.66:5.15:5.91))
     (PORT CLK (4.74:5.23:5.97) (4.64:5.12:5.88))
     (PORT EN (19.04:20.98:23.96) (18.57:20.50:23.52))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_29\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.75:5.24:5.98) (4.58:5.05:5.80))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (20.52:22.61:25.83) (19.99:22.07:25.32))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (PORT SLn (14.61:16.10:18.39) (14.29:15.77:18.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.26:19.03:21.73) (16.37:18.08:20.74))
     (PORT CLK (4.66:5.14:5.87) (4.55:5.02:5.76))
     (PORT EN (12.83:14.14:16.15) (12.56:13.86:15.91))
     (PORT ALn (4.96:5.47:6.25) (4.85:5.35:6.14))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.71:6.29:7.18) (5.58:6.16:7.07))
     (PORT B (5.79:6.38:7.29) (5.58:6.16:7.07))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_179\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_a2_1\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.16:10.10:11.53) (8.74:9.65:11.07))
     (PORT B (9.74:10.73:12.26) (9.37:10.34:11.87))
     (PORT C (6.01:6.63:7.57) (5.80:6.40:7.34))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNINACO\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (2.97:3.27:3.76))
     (PORT B (2.96:3.26:3.72) (2.95:3.25:3.73))
     (PORT C (3.13:3.45:3.94) (3.06:3.37:3.87))
     (IOPATH A Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_175\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.53:7.19:8.22) (6.30:6.96:7.98))
     (PORT B (2.10:2.32:2.65) (2.05:2.27:2.60))
     (PORT C (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT D (6.71:7.39:8.44) (6.49:7.16:8.22))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_0_iv_0_a2_1\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.15:10.08:11.51) (8.78:9.70:11.13))
     (PORT B (3.12:3.44:3.93) (3.02:3.34:3.83))
     (PORT C (7.84:8.64:9.87) (7.57:8.36:9.59))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/assert_data\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.51:4.96:5.67) (4.44:4.90:5.62))
     (PORT EN (11.09:12.22:13.96) (11.01:12.16:13.95))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.97:10.99:12.55) (9.46:10.45:11.99))
     (PORT CLK (4.65:5.12:5.85) (4.57:5.04:5.79))
     (PORT EN (12.51:13.79:15.75) (12.28:13.56:15.56))
     (PORT ALn (4.70:5.18:5.92) (4.62:5.10:5.85))
     (PORT SLn (18.34:20.25:23.24) (16.57:18.27:20.86))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.49:4.95:5.65) (4.42:4.88:5.59))
     (PORT EN (8.99:9.90:11.31) (8.96:9.89:11.35))
     (PORT ALn (4.79:5.28:6.03) (4.71:5.20:5.96))
     (PORT SLn (13.40:14.77:16.86) (13.16:14.53:16.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.45:7.11:8.12) (6.27:6.92:7.94))
     (PORT B (6.32:6.96:7.95) (6.05:6.68:7.66))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_104)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.76:5.25:5.99) (4.61:5.09:5.84))
     (PORT B (5.88:6.48:7.40) (5.67:6.26:7.18))
     (PORT C (3.96:4.37:4.99) (3.86:4.26:4.89))
     (PORT D (6.31:6.96:7.95) (6.07:6.70:7.69))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_9\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.70:7.38:8.43) (6.50:7.17:8.23))
     (PORT B (2.42:2.67:3.04) (2.31:2.56:2.93))
     (PORT C (8.95:9.86:11.27) (8.55:9.44:10.83))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_122\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_282\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.44:7.10:8.11) (6.18:6.82:7.82))
     (PORT CLK (4.90:5.40:6.17) (4.79:5.29:6.07))
     (PORT EN (11.29:12.44:14.21) (11.11:12.26:14.07))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_86\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.77:6.35:7.26) (5.59:6.17:7.08))
     (PORT B (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT C (8.83:9.74:11.12) (8.64:9.54:10.95))
     (PORT D (10.61:11.70:13.36) (10.47:11.56:13.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.49:0.54:0.62) (0.49:0.54:0.62))
     (PORT B (8.18:9.01:10.29) (7.85:8.67:9.94))
     (PORT C (8.85:9.76:11.14) (8.42:9.29:10.66))
     (PORT D (8.48:9.35:10.68) (8.19:9.05:10.38))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.17:11.21:12.80) (9.74:10.75:12.34))
     (PORT B (6.01:6.62:7.56) (5.73:6.33:7.26))
     (PORT C (16.06:17.70:20.21) (15.60:17.23:19.77))
     (PORT D (21.16:23.32:26.63) (20.82:22.98:26.37))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/counter_cry\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.10:3.41:3.90) (3.05:3.37:3.87))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_52_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.83:7.53:8.60) (6.56:7.24:8.31))
     (PORT CLK (4.29:4.72:5.39) (4.24:4.68:5.37))
     (PORT ALn (10.63:11.74:13.47) (9.52:10.49:11.98))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.83:6.42:7.33) (5.63:6.22:7.13))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.47:4.92:5.62) (4.26:4.71:5.40))
     (PORT B (2.96:3.26:3.72) (2.88:3.18:3.65))
     (PORT C (2.17:2.39:2.73) (2.15:2.38:2.73))
     (PORT D (2.08:2.29:2.62) (2.02:2.23:2.56))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.57:5.04:5.75) (4.49:4.96:5.69))
     (PORT EN (15.87:17.48:19.97) (15.55:17.16:19.69))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1_0_sqmuxa_1_i_0_a2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.90:13.11:14.97) (11.74:12.96:14.87))
     (PORT B (15.29:16.85:19.24) (14.94:16.50:18.93))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.30:3.64:4.15) (3.22:3.56:4.08))
     (PORT B (5.94:6.54:7.47) (5.70:6.29:7.22))
     (PORT C (6.20:6.83:7.80) (5.93:6.54:7.51))
     (PORT D (8.65:9.53:10.89) (8.39:9.27:10.63))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.22:6.86:7.83) (6.01:6.64:7.62))
     (PORT B (5.99:6.60:7.54) (5.82:6.42:7.37))
     (PORT C (10.55:11.63:13.28) (10.15:11.20:12.85))
     (PORT D (5.76:6.35:7.25) (5.58:6.16:7.07))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_dms1_cs\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.35:4.80:5.48) (4.29:4.73:5.43))
     (PORT EN (7.05:7.77:8.87) (7.08:7.82:8.97))
     (PORT ALn (4.45:4.90:5.60) (4.41:4.87:5.58))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_RNO\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.17:2.39:2.73) (2.10:2.31:2.66))
     (PORT B (3.37:3.71:4.24) (3.27:3.61:4.15))
     (PORT C (8.05:8.87:10.13) (7.71:8.51:9.77))
     (PORT D (7.12:7.85:8.97) (6.88:7.60:8.72))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_i_i_a2_33_15\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.54:0.59:0.67) (0.54:0.59:0.68))
     (PORT B (3.29:3.62:4.14) (3.21:3.54:4.06))
     (PORT C (3.18:3.50:4.00) (3.09:3.41:3.92))
     (PORT D (4.96:5.47:6.25) (4.81:5.31:6.10))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_RNIGLGB\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (22.38:24.66:28.16) (22.01:24.30:27.88))
     (PORT B (4.26:4.70:5.36) (4.17:4.61:5.29))
     (IOPATH A Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.33:6.98:7.97) (6.12:6.76:7.75))
     (PORT CLK (4.33:4.77:5.45) (4.29:4.74:5.43))
     (PORT EN (11.44:12.60:14.40) (11.31:12.49:14.33))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\stamp0_spi_miso_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.11:2.32:2.65) (2.04:2.25:2.58))
     (PORT B (5.73:6.31:7.21) (5.50:6.07:6.97))
     (PORT C (3.59:3.95:4.52) (3.47:3.83:4.40))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0_0\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.66:7.34:8.38) (6.41:7.08:8.12))
     (PORT B (15.90:17.53:20.02) (15.22:16.80:19.28))
     (PORT C (9.72:10.71:12.23) (9.36:10.33:11.85))
     (PORT D (10.56:11.64:13.29) (10.18:11.24:12.90))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.46:3.95) (3.08:3.40:3.90))
     (PORT B (4.28:4.72:5.39) (4.11:4.54:5.21))
     (PORT C (11.88:13.09:14.95) (11.67:12.88:14.78))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_225\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_36_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.22:13.47:15.38) (11.75:12.97:14.89))
     (PORT CLK (4.36:4.81:5.49) (4.31:4.76:5.46))
     (PORT ALn (15.77:17.42:19.98) (14.13:15.57:17.79))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_168_0_iv_0_o2_0_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.93:6.54:7.46) (5.76:6.36:7.30))
     (PORT B (12.62:13.90:15.88) (12.13:13.39:15.37))
     (PORT C (4.16:4.59:5.24) (3.98:4.40:5.05))
     (PORT D (7.50:8.27:9.44) (7.24:7.99:9.17))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (3.13:3.45:3.94) (3.29:3.63:4.16))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.07:4.49:5.13) (3.95:4.36:5.00))
     (PORT B (8.03:8.85:10.11) (7.77:8.58:9.85))
     (PORT C (6.46:7.12:8.13) (6.19:6.83:7.84))
     (PORT D (9.54:10.51:12.01) (9.22:10.18:11.68))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_request_for_RNO\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.44:2.79) (2.13:2.36:2.70))
     (PORT B (7.18:7.91:9.03) (6.88:7.59:8.71))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_1_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/spi_tx_data_RNO\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (17.82:19.63:22.42) (16.90:18.66:21.41))
     (PORT B (10.21:11.25:12.85) (9.84:10.86:12.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un120_in_enable_a_4_cry_25\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.82:6.42:7.33) (5.64:6.23:7.15))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.32:4.76:5.44) (4.26:4.70:5.40))
     (PORT EN (9.85:10.86:12.40) (9.77:10.78:12.37))
     (PORT ALn (4.59:5.05:5.77) (4.52:4.99:5.72))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.24:3.57:4.08) (3.18:3.51:4.03))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.90:5.40:6.17) (4.74:5.24:6.01))
     (PORT B (8.30:9.15:10.45) (8.03:8.86:10.17))
     (PORT C (5.33:5.87:6.70) (5.14:5.67:6.51))
     (PORT D (6.41:7.06:8.07) (6.13:6.77:7.77))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_67\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_24_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.83:7.53:8.60) (6.59:7.28:8.35))
     (PORT B (12.85:14.17:16.18) (12.28:13.56:15.56))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_12_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.30:12.45:14.22) (11.10:12.26:14.06))
     (PORT ALn (4.82:5.31:6.06) (4.87:5.37:6.17))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_RNIOJIK\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.09:3.40:3.88) (3.04:3.35:3.85))
     (PORT B (2.96:3.26:3.72) (2.95:3.25:3.73))
     (PORT C (0.46:0.51:0.58) (0.47:0.52:0.59))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH C Y (2.58:2.85:3.25) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.51:7.18:8.20) (6.24:6.89:7.90))
     (PORT CLK (4.78:5.27:6.02) (4.67:5.15:5.91))
     (PORT EN (11.41:12.57:14.35) (11.19:12.35:14.17))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.52:7.18:8.20) (6.26:6.91:7.93))
     (PORT CLK (4.57:5.04:5.75) (4.49:4.96:5.69))
     (PORT EN (9.31:10.25:11.71) (9.22:10.18:11.68))
     (PORT SLn (10.76:11.88:13.63) (9.72:10.71:12.23))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_176\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.19:4.61:5.27) (4.14:4.57:5.25))
     (PORT ALn (4.81:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_6\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.62:6.19:7.07) (5.48:6.05:6.94))
     (PORT B (0.49:0.54:0.62) (0.50:0.55:0.63))
     (PORT C (2.21:2.44:2.79) (2.15:2.38:2.73))
     (PORT D (2.22:2.44:2.79) (2.11:2.33:2.68))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_253\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_23\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.14:4.57:5.21) (4.02:4.44:5.09))
     (PORT B (4.95:5.45:6.23) (4.75:5.24:6.01))
     (PORT C (4.20:4.62:5.28) (4.00:4.41:5.06))
     (PORT D (4.05:4.46:5.10) (3.85:4.26:4.88))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_98)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_274\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_17\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.95:7.66:8.75) (6.77:7.48:8.58))
     (PORT B (17.26:19.02:21.72) (16.58:18.31:21.01))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/component_state_ns_0_0_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.45:6.00:6.86) (5.26:5.81:6.66))
     (PORT B (6.58:7.25:8.28) (6.30:6.95:7.98))
     (PORT C (13.56:14.94:17.06) (13.34:14.73:16.90))
     (PORT D (6.80:7.50:8.56) (6.47:7.14:8.19))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_100)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.89:9.79:11.18) (8.52:9.41:10.80))
     (PORT CLK (4.70:5.18:5.92) (4.60:5.08:5.83))
     (PORT EN (8.87:9.77:11.16) (8.78:9.69:11.12))
     (PORT ALn (4.90:5.40:6.17) (4.82:5.32:6.11))
     (PORT SLn (9.23:10.17:11.61) (9.19:10.15:11.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_93\\)
 (DELAY
  (ABSOLUTE
     (PORT A (16.41:18.08:20.65) (15.77:17.41:19.98))
     (PORT B (6.55:7.21:8.24) (6.26:6.91:7.93))
     (PORT C (7.54:8.31:9.49) (7.33:8.09:9.28))
     (PORT D (7.47:8.23:9.40) (7.16:7.90:9.07))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D P (3.33:4.10:4.68) (3.55:4.26:4.89))
  )
 )
 )
 (CELL
 (CELLTYPE "FCEND_BUFF_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_31_FCINST1\\)
 (DELAY
  (ABSOLUTE
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CC CO (0.62:0.68:0.78) (0.68:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.22:9.05:10.34) (7.90:8.73:10.01))
     (PORT CLK (4.68:5.16:5.90) (4.60:5.08:5.83))
     (PORT EN (9.41:10.37:11.84) (9.27:10.24:11.75))
     (PORT ALn (4.90:5.40:6.17) (4.81:5.31:6.09))
     (PORT SLn (12.08:13.31:15.20) (11.90:13.14:15.07))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un112_in_enable_0_I_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.61:8.39:9.58) (7.33:8.09:9.28))
     (PORT B (9.18:10.11:11.55) (8.83:9.75:11.19))
     (PORT C (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT D (7.32:8.07:9.22) (7.03:7.77:8.91))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:3.64:4.16) (3.22:3.55:4.08))
     (PORT B (0.49:0.54:0.62) (0.50:0.55:0.63))
     (PORT C (9.20:10.13:11.57) (8.95:9.88:11.33))
     (PORT D (11.49:12.67:14.47) (11.26:12.43:14.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.06:8.88:10.14) (7.83:8.64:9.92))
     (PORT B (3.95:4.36:4.98) (3.80:4.19:4.81))
     (PORT C (3.26:3.59:4.10) (3.15:3.48:3.99))
     (PORT D (6.59:7.27:8.30) (6.34:7.00:8.04))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.56:5.02:5.73) (4.48:4.95:5.68))
     (PORT EN (14.15:15.59:17.81) (13.91:15.36:17.62))
     (PORT SLn (14.89:16.44:18.86) (13.47:14.85:16.95))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_58\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_149\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.94:10.95:12.51) (9.53:10.52:12.08))
     (PORT CLK (4.49:4.95:5.65) (4.42:4.88:5.59))
     (PORT EN (9.15:10.09:11.52) (9.07:10.01:11.49))
     (PORT ALn (4.79:5.28:6.03) (4.71:5.20:5.96))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/un1_prescaler_axbxc2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:2.69:3.07) (2.36:2.60:2.99))
     (PORT B (3.45:3.80:4.34) (3.46:3.82:4.38))
     (IOPATH A Y (1.79:2.41:2.75) (1.84:2.39:2.75))
     (IOPATH B Y (0.67:0.98:1.11) (0.78:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_102)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_145\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_dms1_newVal\\)
 (DELAY
  (ABSOLUTE
     (PORT D (5.26:5.80:6.62) (5.08:5.61:6.43))
     (PORT CLK (4.43:4.88:5.58) (4.35:4.81:5.52))
     (PORT EN (15.28:16.84:19.23) (15.05:16.61:19.06))
     (PORT ALn (4.69:5.17:5.90) (4.61:5.09:5.84))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.56:14.95:17.07) (12.75:14.08:16.15))
     (PORT CLK (4.46:4.91:5.61) (4.37:4.83:5.54))
     (PORT EN (7.26:8.00:9.14) (7.25:8.01:9.19))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (8.34:9.19:10.49) (8.08:8.92:10.24))
     (PORT B (2.98:3.29:3.75) (2.94:3.25:3.72))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.79:6.38:7.28) (5.62:6.20:7.12))
     (PORT B (9.15:10.09:11.52) (8.66:9.56:10.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.50:4.96:5.67) (4.41:4.87:5.59))
     (PORT EN (9.96:10.98:12.54) (9.80:10.83:12.42))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.17:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_152\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_78\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (20.99:23.14:26.42) (20.39:22.52:25.84))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.24:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (23.31:25.69:29.34) (22.23:24.54:28.16))
     (PORT CLK (4.44:4.90:5.59) (4.37:4.83:5.54))
     (PORT EN (11.54:12.71:14.52) (11.41:12.59:14.45))
     (PORT ALn (4.53:5.00:5.71) (4.47:4.94:5.67))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\ResetAND_RNIMHJB\/U0_RGB1_RGB6\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.62:2.88:3.29) (2.68:2.96:3.40))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_2\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.26:6.90:7.88) (6.01:6.64:7.61))
     (PORT B (3.27:3.60:4.11) (3.17:3.50:4.02))
     (PORT C (6.23:6.86:7.84) (5.93:6.54:7.51))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.29:4.73:5.40) (4.25:4.69:5.38))
     (PORT ALn (4.89:5.39:6.16) (4.93:5.44:6.24))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.16:6.78:7.75) (5.98:6.61:7.58))
     (PORT B (5.88:6.48:7.40) (5.64:6.23:7.15))
     (PORT C (8.42:9.28:10.60) (8.14:8.98:10.31))
     (PORT D (2.07:2.28:2.61) (2.02:2.23:2.56))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_component_state_9_i_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.14:2.36:2.69) (2.05:2.26:2.60))
     (PORT B (5.74:6.32:7.22) (5.53:6.11:7.01))
     (PORT C (6.24:6.88:7.86) (6.03:6.66:7.64))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_2_N_2L1_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.25:10.19:11.64) (8.90:9.82:11.27))
     (PORT B (16.41:18.08:20.65) (15.77:17.41:19.98))
     (PORT C (6.37:7.02:8.02) (6.12:6.75:7.75))
     (PORT D (2.13:2.35:2.68) (2.08:2.29:2.63))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/prescaler\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.64:0.71:0.81) (0.63:0.70:0.80))
     (PORT CLK (4.49:4.95:5.65) (4.41:4.87:5.59))
     (PORT ALn (4.66:5.14:5.87) (4.60:5.07:5.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_7)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_6\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.05:3.36:3.83) (3.01:3.32:3.81))
     (PORT B (0.57:0.62:0.71) (0.56:0.62:0.71))
     (PORT C (5.93:6.54:7.47) (5.78:6.38:7.32))
     (PORT D (2.16:2.38:2.72) (2.10:2.32:2.66))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:6.54:7.47) (5.73:6.33:7.26))
     (PORT B (9.81:10.81:12.35) (9.49:10.48:12.03))
     (PORT C (0.48:0.52:0.60) (0.48:0.53:0.61))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (2.83:3.12:3.56) (3.00:3.31:3.80))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ConfigReg\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.56:14.95:17.07) (12.75:14.08:16.15))
     (PORT CLK (4.46:4.91:5.61) (4.37:4.83:5.54))
     (PORT EN (14.19:15.64:17.86) (13.84:15.28:17.53))
     (PORT ALn (4.78:5.27:6.02) (4.69:5.18:5.94))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/end_one_counter_0_i_0_o2\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (22.00:24.24:27.69) (21.63:23.88:27.40))
     (PORT B (10.21:11.25:12.85) (9.80:10.83:12.42))
     (PORT C (5.07:5.59:6.38) (4.86:5.36:6.15))
     (IOPATH A Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (2.18:2.41:2.75) (2.17:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_1_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT B (6.33:6.98:7.97) (6.05:6.68:7.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/un5_async_prescaler_count_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.02:3.33:3.80) (2.97:3.28:3.76))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/status_async_cycles\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.51:4.97:5.67) (4.42:4.88:5.60))
     (PORT EN (7.13:7.86:8.98) (7.12:7.86:9.01))
     (PORT ALn (4.60:5.07:5.79) (4.54:5.01:5.75))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/config_8_0_a3\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.08:14.41:16.46) (12.53:13.84:15.87))
     (PORT B (6.44:7.09:8.10) (6.14:6.78:7.78))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_50_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.90:8.70:9.94) (7.61:8.41:9.65))
     (PORT B (16.18:17.83:20.36) (15.56:17.18:19.71))
     (IOPATH A Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH B Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_41)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.44:2.79) (2.13:2.36:2.70))
     (PORT B (13.63:15.02:17.16) (12.90:14.24:16.34))
     (PORT C (9.72:10.71:12.23) (9.35:10.33:11.85))
     (PORT D (10.56:11.64:13.29) (10.18:11.25:12.90))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:1.02:1.17) (0.81:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_0\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.72:6.30:7.20) (5.54:6.12:7.02))
     (PORT B (10.26:11.31:12.92) (9.89:10.92:12.52))
     (PORT C (9.81:10.81:12.35) (9.49:10.48:12.03))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:7.73:8.83) (6.77:7.47:8.57))
     (PORT B (8.69:9.57:10.93) (8.38:9.25:10.61))
     (PORT C (6.57:7.25:8.27) (6.29:6.95:7.97))
     (PORT D (6.37:7.02:8.02) (6.11:6.75:7.75))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH C S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH D P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D S (2.53:2.91:3.32) (2.66:3.15:3.62))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_255\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_49_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.82:7.52:8.58) (6.79:7.49:8.60))
     (PORT ALn (6.54:7.21:8.23) (6.56:7.24:8.31))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\sb_sb_0\/CoreAPB3_0\/u_mux_p_to_b3\/PRDATA_0_iv\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:7.19:8.21) (6.28:6.94:7.96))
     (PORT B (9.88:10.89:12.43) (9.50:10.49:12.04))
     (PORT C (2.24:2.46:2.81) (2.16:2.38:2.74))
     (PORT D (2.24:2.47:2.82) (2.23:2.47:2.83))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_RNI2V9V\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.96:3.26:3.72) (2.95:3.25:3.73))
     (PORT B (3.10:3.41:3.90) (3.02:3.34:3.83))
     (PORT C (0.46:0.51:0.58) (0.47:0.52:0.59))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.57:1.73:1.98) (1.66:1.84:2.11))
     (IOPATH C Y (2.58:2.85:3.25) (2.71:2.99:3.43))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_s\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.41:3.76:4.29) (3.38:3.73:4.28))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_3_i_0_m2_i_m2\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.56:3.93:4.48) (3.40:3.75:4.30))
     (PORT B (3.11:3.43:3.92) (3.06:3.38:3.87))
     (PORT C (5.92:6.52:7.45) (5.66:6.25:7.17))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.00:6.61:7.55) (5.77:6.37:7.31))
     (PORT B (2.07:2.28:2.60) (2.06:2.27:2.60))
     (PORT C (2.08:2.29:2.62) (2.02:2.23:2.56))
     (PORT D (10.71:11.80:13.48) (10.32:11.39:13.07))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_enabletimestampgen2_3_i_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.78:8.57:9.79) (7.46:8.24:9.45))
     (PORT B (22.14:24.39:27.86) (21.76:24.02:27.56))
     (PORT C (4.17:4.59:5.25) (4.08:4.51:5.17))
     (IOPATH A Y (2.18:2.41:2.75) (2.17:2.39:2.75))
     (IOPATH B Y (2.58:2.85:3.25) (2.71:2.99:3.43))
     (IOPATH C Y (0.89:0.98:1.11) (0.89:0.98:1.13))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.70:0.78:0.89))
     (PORT CLK (4.27:4.71:5.38) (4.21:4.65:5.34))
     (PORT ALn (6.42:7.07:8.07) (6.42:7.09:8.14))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.52:4.98:5.68) (4.44:4.91:5.63))
     (PORT EN (11.86:13.07:14.92) (11.55:12.75:14.63))
     (PORT ALn (4.66:5.14:5.87) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_32_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.83:5.32:6.08) (4.90:5.41:6.20))
     (PORT ALn (4.82:5.31:6.06) (4.89:5.40:6.20))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_49\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\/U0_RGB1_RGB11\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.77:3.06:3.49) (2.92:3.23:3.70))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.54:5.01:5.72) (4.45:4.91:5.64))
     (PORT EN (10.69:11.78:13.45) (10.59:11.69:13.42))
     (PORT ALn (4.82:5.32:6.07) (4.73:5.22:5.99))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/status_async_cycles_cry\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (2.97:3.27:3.74) (2.90:3.21:3.68))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.21:2.44:2.79) (2.25:2.49:2.85))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.39:15.86:18.11) (14.07:15.54:17.83))
     (PORT CLK (4.36:4.81:5.49) (4.31:4.76:5.46))
     (PORT EN (8.85:9.75:11.14) (8.79:9.71:11.14))
     (PORT ALn (4.50:4.96:5.66) (4.44:4.91:5.63))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_4\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.16:6.79:7.76) (5.93:6.54:7.51))
     (PORT B (8.90:9.81:11.20) (8.57:9.46:10.86))
     (PORT C (0.52:0.57:0.65) (0.51:0.57:0.65))
     (PORT D (11.66:12.85:14.68) (11.42:12.61:14.47))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.46:4.91:5.61) (4.38:4.83:5.54))
     (PORT EN (8.93:9.84:11.23) (8.85:9.77:11.21))
     (PORT SLn (11.24:12.41:14.24) (10.08:11.11:12.68))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_64\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_281\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_12\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.77:6.36:7.26) (5.60:6.19:7.10))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\STAMP_0\/spi\/count_cry\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.41:3.75:4.29) (3.34:3.69:4.24))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.83:2.01:2.30) (1.86:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.21:9.04:10.33) (7.88:8.70:9.98))
     (PORT CLK (4.56:5.02:5.73) (4.46:4.93:5.65))
     (PORT EN (14.88:16.40:18.73) (14.60:16.12:18.50))
     (PORT ALn (4.83:5.32:6.08) (4.73:5.22:5.99))
     (PORT SLn (12.44:13.71:15.66) (12.18:13.45:15.43))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_44_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.95:15.38:17.56) (13.38:14.78:16.95))
     (PORT CLK (4.33:4.77:5.45) (4.28:4.72:5.42))
     (PORT ALn (12.05:13.30:15.26) (10.78:11.88:13.57))
     (IOPATH ALn Q (4.25:4.69:5.36) ())
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_146\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.91:12.03:13.74) (10.76:11.88:13.63))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_60_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (6.40:7.05:8.06) (6.42:7.09:8.14))
     (PORT ALn (4.93:5.43:6.21) (5.00:5.52:6.34))
     (IOPATH ALn Q () (5.47:6.04:6.93))
     (IOPATH CLK Q (0.81:0.90:1.02) (0.99:1.10:1.26))
     (IOPATH D Q (2.83:3.12:3.57) (2.60:2.87:3.29))
     (IOPATH SLn Q (2.87:3.17:3.62) (3.53:3.90:4.48))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.06:3.38:3.88))
     (SETUP (negedge D) (negedge CLK) (2.54:2.81:3.22))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.07:3.39:3.90))
     (SETUP (negedge SLn) (negedge CLK) (3.78:4.17:4.79))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\nCS2_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.39:14.76:16.85) (13.36:14.76:16.93))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.56:5.03:5.74) (4.46:4.92:5.65))
     (PORT EN (14.08:15.51:17.71) (13.83:15.27:17.52))
     (PORT ALn (4.87:5.36:6.12) (4.75:5.25:6.02))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.80:3.09:3.55))
     (PORT B (5.69:6.28:7.17) (5.51:6.09:6.99))
     (PORT C (7.82:8.62:9.85) (7.50:8.28:9.50))
     (PORT D (7.46:8.22:9.39) (7.24:8.00:9.17))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_244\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_117\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncStatece\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.91:1.00:1.14) (0.92:1.01:1.16))
     (PORT B (16.44:18.11:20.69) (16.21:17.90:20.53))
     (PORT C (8.14:8.97:10.24) (7.82:8.63:9.90))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg_1_sqmuxa_1_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.94:6.55:7.48) (5.78:6.38:7.33))
     (PORT B (8.92:9.83:11.23) (8.50:9.39:10.77))
     (PORT C (12.57:13.85:15.82) (12.02:13.27:15.23))
     (PORT D (4.70:5.18:5.92) (4.57:5.04:5.79))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.95:3.25:3.71) (3.02:3.34:3.83))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_a2_1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.56:8.33:9.51) (7.27:8.02:9.21))
     (PORT B (0.97:1.07:1.22) (0.97:1.07:1.23))
     (PORT C (8.95:9.86:11.27) (8.55:9.44:10.83))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_55)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_27\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.99:6.60:7.54) (5.79:6.40:7.34))
     (PORT B (8.88:9.79:11.18) (8.39:9.26:10.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.61:8.39:9.58) (7.33:8.09:9.29))
     (PORT B (17.81:19.62:22.41) (17.02:18.79:21.56))
     (PORT C (13.35:14.71:16.81) (12.86:14.20:16.30))
     (PORT D (7.79:8.58:9.80) (7.50:8.28:9.50))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_38_set_RNI3PRI\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.47:0.52:0.59))
     (PORT B (2.89:3.18:3.64) (2.81:3.11:3.56))
     (PORT C (2.90:3.20:3.66) (2.88:3.18:3.65))
     (IOPATH A Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un104_in_enable_cry_26\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.24:11.29:12.89) (9.97:11.00:12.63))
     (PORT B (2.21:2.44:2.78) (2.14:2.37:2.72))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.77:14.07:16.07) (12.11:13.37:15.35))
     (PORT CLK (4.71:5.19:5.93) (4.61:5.09:5.84))
     (PORT EN (14.28:15.74:17.97) (14.02:15.48:17.76))
     (PORT ALn (4.76:5.25:5.99) (4.68:5.16:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_buffer\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.35:7.00:7.99) (6.09:6.73:7.72))
     (PORT CLK (4.91:5.41:6.18) (4.79:5.29:6.07))
     (PORT EN (21.08:23.23:26.53) (20.54:22.68:26.02))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.18:5.71:6.52) (5.02:5.54:6.36))
     (PORT B (5.04:5.55:6.34) (4.88:5.39:6.19))
     (PORT C (14.07:15.51:17.71) (13.54:14.95:17.16))
     (PORT D (16.44:18.11:20.69) (16.21:17.90:20.53))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/waitingtimercounter_10_iv_0_0\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (13.43:14.80:16.90) (12.86:14.19:16.29))
     (PORT B (2.18:2.40:2.74) (2.10:2.32:2.67))
     (PORT C (4.06:4.48:5.11) (3.92:4.33:4.97))
     (PORT D (11.20:12.34:14.09) (10.85:11.98:13.74))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.62:0.68:0.78))
     (PORT CLK (4.40:4.85:5.53) (4.34:4.79:5.50))
     (PORT ALn (14.83:16.34:18.66) (14.69:16.22:18.61))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.00:7.72:8.82) (6.70:7.39:8.48))
     (PORT B (2.91:3.21:3.67) (2.82:3.12:3.58))
     (PORT C (10.68:11.77:13.44) (10.29:11.36:13.04))
     (PORT D (8.81:9.71:11.09) (8.48:9.36:10.74))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/delay_counter_RNI6DFR\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.28:3.74) (2.93:3.24:3.72))
     (PORT B (3.16:3.48:3.97) (3.07:3.38:3.88))
     (PORT C (3.72:4.10:4.68) (3.64:4.02:4.62))
     (PORT D (3.14:3.46:3.95) (3.13:3.46:3.97))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_21\\)
 (DELAY
  (ABSOLUTE
     (PORT B (9.10:10.02:11.45) (8.76:9.68:11.10))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (2.43:2.68:3.06) (2.39:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_2\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.46:0.51:0.58) (0.47:0.52:0.59))
     (PORT B (2.90:3.20:3.66) (2.88:3.18:3.65))
     (PORT C (8.74:9.63:10.99) (8.34:9.21:10.56))
     (PORT D (6.24:6.88:7.86) (6.03:6.65:7.63))
     (IOPATH A Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_a2_1_21_x\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.32:3.66:4.18) (3.18:3.51:4.02))
     (PORT B (5.92:6.52:7.45) (5.68:6.27:7.19))
     (PORT C (4.26:4.69:5.36) (4.04:4.46:5.12))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/spi\/un7_count_NE_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.89:3.18:3.64) (2.82:3.11:3.57))
     (PORT B (5.77:6.36:7.27) (5.57:6.15:7.05))
     (PORT C (3.26:3.59:4.10) (3.16:3.49:4.01))
     (PORT D (2.17:2.39:2.73) (2.10:2.32:2.66))
     (IOPATH A Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/config\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.68:9.57:10.93) (8.19:9.04:10.37))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (17.21:18.96:21.66) (16.80:18.55:21.28))
     (PORT ALn (4.91:5.42:6.18) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.91:5.41:6.18) (4.77:5.27:6.04))
     (PORT B (6.71:7.40:8.45) (6.49:7.16:8.22))
     (PORT C (2.08:2.29:2.61) (2.02:2.23:2.56))
     (PORT D (7.92:8.73:9.97) (7.65:8.45:9.69))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_RNO\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.80:7.49:8.56) (6.59:7.28:8.35))
     (PORT B (5.96:6.57:7.50) (5.69:6.28:7.21))
     (PORT C (18.68:20.58:23.51) (17.90:19.77:22.68))
     (PORT D (19.60:21.60:24.67) (19.27:21.28:24.41))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un6_in_enable_0_a3_21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.58:7.25:8.28) (6.37:7.03:8.07))
     (PORT B (6.40:7.05:8.05) (6.12:6.75:7.75))
     (PORT C (6.12:6.74:7.70) (5.90:6.51:7.47))
     (PORT D (5.98:6.58:7.52) (5.70:6.30:7.22))
     (IOPATH A Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH B Y (2.90:3.19:3.65) (2.98:3.29:3.77))
     (IOPATH C Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH D Y (2.18:2.41:2.75) (2.17:2.39:2.75))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.63:7.31:8.34) (6.44:7.11:8.16))
     (PORT B (5.04:5.55:6.34) (4.85:5.35:6.14))
     (PORT C (6.83:7.52:8.59) (6.53:7.21:8.27))
     (PORT D (13.02:14.35:16.39) (12.54:13.84:15.88))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (3.02:3.33:3.81) (3.12:3.45:3.95))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_49\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.60:8.37:9.56) (7.32:8.08:9.27))
     (PORT B (21.92:24.16:27.59) (21.09:23.28:26.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.44:10.40:11.88) (9.18:10.14:11.63))
     (PORT B (2.17:2.39:2.73) (2.10:2.32:2.66))
     (PORT C (6.10:6.72:7.67) (5.87:6.48:7.43))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/delay_counter_lm_0\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (12.63:13.92:15.90) (12.13:13.39:15.36))
     (PORT B (3.26:3.59:4.10) (3.14:3.46:3.97))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_270\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_11\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un41_in_enable_0_a2_0_a2_25\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.60:8.37:9.56) (7.31:8.07:9.25))
     (PORT B (0.90:1.00:1.14) (0.90:1.00:1.14))
     (PORT C (5.16:5.69:6.50) (5.03:5.56:6.38))
     (PORT D (5.78:6.37:7.27) (5.55:6.13:7.04))
     (IOPATH A Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_fast\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (18.84:20.76:23.71) (18.09:19.97:22.91))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT EN (11.02:12.15:13.87) (10.86:11.99:13.75))
     (PORT ALn (4.84:5.34:6.09) (4.75:5.24:6.02))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_dms2\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.91:9.82:11.21) (8.55:9.44:10.83))
     (PORT CLK (4.56:5.03:5.75) (4.49:4.95:5.68))
     (PORT EN (5.27:5.81:6.63) (5.30:5.85:6.71))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_121\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\stamp0_spi_temp_cs_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.28:17.57:20.35) (16.51:37.19:43.38))
     (IOPATH OIN_VDD PAD_P (12.19:13.18:15.26) (14.38:15.54:18.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\stamp0_spi_temp_cs_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (6.61:7.29:8.32) (6.74:7.44:8.54))
     (PORT EIN_P (6.60:7.27:8.30) (6.73:7.43:8.52))
     (IOPATH EIN_P EIN_VDD (8.21:9.20:11.16) (9.11:10.19:12.29))
     (IOPATH OIN_P OIN_VDD (6.19:6.94:8.41) (7.22:8.08:9.75))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_5\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.50:7.16:8.18) (6.27:6.92:7.94))
     (PORT B (0.85:0.94:1.08) (0.88:0.97:1.11))
     (PORT C (10.20:11.24:12.84) (9.80:10.82:12.41))
     (PORT D (8.91:9.82:11.22) (8.55:9.44:10.83))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.73:3.01:3.43) (2.89:3.19:3.66))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un4_waitingtimercounter_cry_28\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.67:5.15:5.88) (4.56:5.03:5.78))
     (PORT B (6.88:7.58:8.66) (6.64:7.33:8.41))
     (PORT C (8.03:8.85:10.11) (7.75:8.56:9.82))
     (PORT D (7.96:8.78:10.02) (7.60:8.39:9.63))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (3.69:4.19:4.79) (3.93:4.34:4.98))
     (IOPATH B S (4.86:5.58:6.37) (5.37:6.08:6.98))
     (IOPATH B UB (4.19:4.62:5.28) (3.88:4.28:4.92))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH C S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH D S (3.05:3.57:4.08) (3.27:3.77:4.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/PRDATA\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.37:7.02:8.01) (6.13:6.77:7.77))
     (PORT CLK (4.59:5.06:5.78) (4.51:4.98:5.71))
     (PORT EN (8.55:9.43:10.77) (8.51:9.39:10.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un5_resettimercounter_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT B (5.83:6.43:7.34) (5.58:6.16:7.07))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:1.89:2.16) (1.65:1.82:2.09))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.56:11.63:13.28) (10.06:11.11:12.75))
     (PORT B (13.43:14.80:16.90) (12.91:14.25:16.35))
     (PORT C (0.92:1.01:1.16) (0.93:1.02:1.17))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/tx_buffer\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.62:5.10:5.82) (4.53:5.01:5.74))
     (PORT EN (16.84:18.56:21.20) (16.50:18.22:20.91))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1_RGB3\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.66:2.93:3.34) (2.72:3.00:3.44))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg2\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.89:7.59:8.67) (6.58:7.27:8.34))
     (PORT CLK (4.64:5.11:5.84) (4.55:5.02:5.76))
     (PORT EN (14.88:16.40:18.73) (14.60:16.12:18.50))
     (PORT ALn (4.83:5.32:6.07) (4.73:5.22:5.99))
     (PORT SLn (12.44:13.71:15.65) (12.18:13.45:15.43))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_37_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.46:7.12:8.13) (6.26:6.91:7.93))
     (PORT B (11.07:12.19:13.93) (10.62:11.73:13.46))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/CCC_0\/CCC_INST\/IP_INTERFACE_2\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi_tx_data\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.61:0.67:0.76) (0.62:0.68:0.78))
     (PORT CLK (4.88:5.38:6.14) (4.76:5.26:6.03))
     (PORT EN (7.80:8.59:9.81) (7.75:8.56:9.82))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.62:8.39:9.59) (7.40:8.17:9.38))
     (PORT B (0.48:0.52:0.60) (0.48:0.53:0.61))
     (PORT C (9.20:10.13:11.57) (8.95:9.88:11.33))
     (PORT D (11.49:12.67:14.47) (11.26:12.43:14.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_22\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_cry_29\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.84:6.44:7.35) (5.64:6.23:7.15))
     (PORT B (8.88:9.79:11.18) (8.39:9.26:10.62))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (2.21:2.68:3.06) (2.25:2.64:3.03))
     (IOPATH B S (3.05:3.57:4.08) (3.27:3.77:4.33))
     (IOPATH B UB (2.72:3.00:3.42) (2.78:3.07:3.52))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter_5_i_m2_i_m2\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (14.16:15.61:17.83) (13.62:15.04:17.25))
     (PORT B (17.10:18.85:21.52) (16.42:18.13:20.80))
     (PORT C (3.29:3.63:4.15) (3.20:3.53:4.05))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_48_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (12.10:13.34:15.23) (11.63:12.84:14.73))
     (PORT CLK (4.27:4.70:5.37) (4.21:4.65:5.33))
     (PORT ALn (14.24:15.73:18.05) (12.84:14.15:16.16))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_0_iv_0\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.20:2.43:2.78) (2.13:2.35:2.69))
     (PORT B (4.35:4.80:5.48) (4.21:4.65:5.34))
     (PORT C (0.54:0.59:0.67) (0.54:0.59:0.68))
     (PORT D (5.02:5.53:6.32) (4.82:5.32:6.11))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_55_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.59:14.98:17.11) (13.06:14.43:16.55))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT ALn (8.59:9.48:10.88) (7.66:8.44:9.64))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un27_paddr\\)
 (DELAY
  (ABSOLUTE
     (PORT A (11.38:12.54:14.32) (11.21:12.38:14.20))
     (PORT B (2.06:2.27:2.59) (2.06:2.27:2.60))
     (PORT C (11.77:12.98:14.82) (11.45:12.64:14.50))
     (PORT D (11.47:12.64:14.43) (11.25:12.42:14.26))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.06:11.08:12.66) (9.73:10.74:12.33))
     (PORT B (0.53:0.59:0.67) (0.53:0.58:0.67))
     (PORT C (8.93:9.84:11.24) (8.56:9.45:10.85))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/SynchStatusReg2_79_fast\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.03:6.64:7.59) (5.76:6.36:7.30))
     (PORT B (0.53:0.58:0.66) (0.53:0.58:0.67))
     (PORT C (7.25:7.99:9.13) (6.84:7.55:8.66))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.83:3.12:3.56) (3.00:3.31:3.80))
     (IOPATH C Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_14_rs\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (11.67:12.86:14.69) (11.40:12.58:14.44))
     (PORT ALn (13.34:14.70:16.79) (13.08:14.44:16.57))
     (IOPATH ALn Q () (5.54:6.12:7.02))
     (IOPATH CLK Q (0.86:0.95:1.08) (1.01:1.11:1.28))
     (IOPATH D Q (2.87:3.16:3.61) (2.54:2.80:3.22))
     (IOPATH SLn Q (2.92:3.22:3.67) (3.58:3.95:4.54))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (WIDTH (posedge CLK) (0.78:0.78:0.78))
     (WIDTH (negedge CLK) (0.67:0.67:0.67))
     (SETUP (posedge D) (negedge CLK) (3.08:3.40:3.90))
     (SETUP (negedge D) (negedge CLK) (2.43:2.69:3.08))
     (HOLD (posedge D) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (negedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (negedge CLK) (3.13:3.45:3.96))
     (SETUP (negedge SLn) (negedge CLK) (3.83:4.23:4.85))
     (HOLD (posedge SLn) (negedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (negedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.85:5.34:6.10) (4.63:5.11:5.87))
     (PORT CLK (4.19:4.62:5.28) (4.15:4.59:5.26))
     (PORT ALn (4.80:5.29:6.04) (4.88:5.39:6.19))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.54:8.31:9.49) (7.32:8.08:9.27))
     (PORT B (7.17:7.90:9.02) (6.95:7.67:8.80))
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_266\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\STAMP_0\/un1_presetn_inv_RNIVNUF1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.96:6.57:7.50) (5.78:6.39:7.33))
     (PORT B (9.29:10.24:11.70) (8.95:9.88:11.33))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_i\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.80:10.80:12.34) (9.46:10.45:11.99))
     (PORT B (6.61:7.29:8.32) (6.41:7.07:8.12))
     (PORT C (2.11:2.32:2.65) (2.04:2.25:2.58))
     (PORT D (8.98:9.90:11.31) (8.63:9.52:10.93))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (9.39:10.35:11.82) (8.94:9.87:11.32))
     (PORT CLK (4.69:5.16:5.90) (4.57:5.05:5.79))
     (PORT EN (8.95:9.86:11.26) (8.81:9.73:11.17))
     (PORT ALn (4.71:5.19:5.93) (4.63:5.11:5.86))
     (PORT SLn (15.83:17.48:20.06) (14.29:15.75:17.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "GB_NG")
 (INSTANCE \\sb_sb_0\/CCC_0\/GL0_INST\\)
 (DELAY
  (ABSOLUTE
     (PORT An (1.78:1.96:2.24) (1.96:2.17:2.48))
     (IOPATH An YNn (1.62:1.78:2.04) (1.53:1.69:1.94))
     (IOPATH An YSn (1.62:1.79:2.04) (1.54:1.70:1.95))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (2.13:2.13:2.13))
     (WIDTH (negedge An) (1.71:1.71:1.71))
     (SETUP (posedge ENn) (posedge An) (1.70:1.87:2.14))
     (SETUP (negedge ENn) (posedge An) (0:0:0))
     (HOLD (posedge ENn) (posedge An) (0.05:0.05:0.06))
     (HOLD (negedge ENn) (posedge An) (0.48:0.52:0.60))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\RXSM_SOE_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_22)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.52:3.88:4.43) (3.40:3.75:4.31))
     (PORT CLK (4.85:5.34:6.10) (4.74:5.23:6.00))
     (PORT EN (16.22:17.87:20.41) (16.02:17.69:20.30))
     (PORT ALn (4.63:5.10:5.82) (4.55:5.03:5.77))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/delay_counter\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.61:5.08:5.80) (4.53:5.00:5.73))
     (PORT EN (9.96:10.98:12.54) (9.80:10.83:12.42))
     (PORT ALn (4.76:5.24:5.99) (4.68:5.17:5.93))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\stamp0_spi_clock_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.28:17.57:20.35) (16.51:37.19:43.38))
     (IOPATH OIN_VDD PAD_P (12.19:13.18:15.26) (14.38:15.54:18.13))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\stamp0_spi_clock_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (3.40:3.75:4.28) (3.03:3.35:3.84))
     (PORT EIN_P (3.58:3.94:4.50) (3.20:3.54:4.06))
     (IOPATH EIN_P EIN_VDD (8.21:9.20:11.16) (9.11:10.19:12.29))
     (IOPATH OIN_P OIN_VDD (6.19:6.94:8.41) (7.22:8.08:9.75))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_82)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/resynctimercounter\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.68:0.75:0.86) (0.68:0.75:0.86))
     (PORT CLK (4.65:5.12:5.85) (4.55:5.02:5.76))
     (PORT EN (14.08:15.51:17.72) (13.83:15.27:17.52))
     (PORT ALn (4.87:5.36:6.13) (4.75:5.25:6.02))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_109)
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResyncTimerValueReg_48_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.18:6.81:7.77) (5.96:6.58:7.55))
     (PORT B (17.04:18.78:21.45) (16.58:18.31:21.01))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\stamp0_spi_mosi_obuft\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/spi\/count_lm_0\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.12:4.54:5.18) (3.95:4.36:5.00))
     (PORT B (5.06:5.57:6.36) (4.90:5.41:6.21))
     (PORT C (4.52:4.98:5.68) (4.29:4.74:5.44))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_nreset_60_0_a2_0_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.19:6.82:7.79) (5.95:6.56:7.53))
     (PORT B (17.61:19.40:22.16) (17.12:18.91:21.69))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\MemorySynchronizer_0\/TimeStampGen\/un1_prescaler_axbxc1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.43:3.78:4.32) (3.33:3.68:4.22))
     (PORT B (3.49:3.85:4.39) (3.50:3.86:4.43))
     (PORT C (3.37:3.72:4.24) (3.30:3.65:4.18))
     (IOPATH A Y (1.79:2.41:2.75) (1.84:2.39:2.75))
     (IOPATH B Y (0.67:0.98:1.11) (0.78:0.98:1.13))
     (IOPATH C Y (1.31:1.73:1.98) (1.24:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/spi\/rx_data\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.76:5.25:6.00) (4.56:5.03:5.78))
     (PORT CLK (4.79:5.28:6.02) (4.67:5.16:5.92))
     (PORT EN (19.51:21.50:24.56) (19.24:21.25:24.38))
     (PORT ALn (4.64:5.11:5.84) (4.57:5.05:5.79))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_59_set\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.06:14.40:16.44) (12.51:13.81:15.85))
     (PORT CLK (4.31:4.75:5.43) (4.27:4.72:5.42))
     (PORT ALn (8.57:9.46:10.86) (7.64:8.42:9.61))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/MemorySyncState_ns_0\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.72:2.99:3.42) (2.62:2.89:3.32))
     (PORT B (13.71:15.11:17.26) (13.23:14.61:16.76))
     (PORT C (7.93:8.74:9.98) (7.64:8.44:9.68))
     (PORT D (10.15:11.19:12.78) (9.78:10.80:12.39))
     (IOPATH A Y (3.09:3.40:3.89) (3.27:3.61:4.14))
     (IOPATH B Y (1.31:1.44:1.64) (1.24:1.37:1.57))
     (IOPATH C Y (0.89:0.98:1.11) (0.89:0.98:1.13))
     (IOPATH D Y (1.79:1.97:2.25) (1.84:2.03:2.33))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.58:7.25:8.28) (6.33:6.99:8.02))
     (PORT CLK (4.63:5.10:5.83) (4.55:5.02:5.76))
     (PORT EN (20.52:22.61:25.83) (19.99:22.07:25.32))
     (PORT ALn (4.93:5.43:6.20) (4.84:5.35:6.14))
     (PORT SLn (14.61:16.10:18.39) (14.29:15.77:18.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/ResyncTimerValueReg\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (13.49:14.87:16.98) (12.77:14.10:16.18))
     (PORT CLK (4.43:4.88:5.58) (4.37:4.82:5.53))
     (PORT EN (11.54:12.71:14.52) (11.41:12.59:14.45))
     (PORT ALn (4.53:5.00:5.71) (4.47:4.94:5.67))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/dummy\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.98:9.90:11.30) (8.89:9.82:11.26))
     (PORT CLK (4.71:5.20:5.93) (4.61:5.09:5.84))
     (PORT EN (12.10:13.34:15.23) (11.95:13.20:15.14))
     (PORT ALn (4.71:5.19:5.92) (4.62:5.11:5.86))
     (PORT SLn (11.66:12.87:14.77) (10.43:11.50:13.13))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un85_paddr_3_0_tz\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.33:8.08:9.22) (7.20:7.95:9.13))
     (PORT B (2.92:3.22:3.67) (2.83:3.12:3.58))
     (PORT C (7.44:8.20:9.36) (7.40:8.17:9.37))
     (PORT D (0.84:0.92:1.05) (0.86:0.95:1.09))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (3.15:3.47:3.96) (3.37:3.72:4.27))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_262\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/resettimercounter_9_iv_0\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.81:0.89:1.02) (0.82:0.90:1.03))
     (PORT B (9.18:10.12:11.56) (8.85:9.77:11.21))
     (PORT C (2.69:2.96:3.39) (2.60:2.87:3.29))
     (PORT D (11.13:12.26:14.00) (10.66:11.77:13.51))
     (IOPATH A Y (0.67:0.74:0.85) (0.78:0.86:0.99))
     (IOPATH B Y (1.79:1.97:2.25) (1.84:2.03:2.33))
     (IOPATH C Y (2.63:2.90:3.31) (2.83:3.12:3.58))
     (IOPATH D Y (1.57:1.73:1.98) (1.66:1.84:2.11))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/PRDATA_21_0_iv_0_0_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (7.91:8.71:9.95) (7.57:8.36:9.60))
     (PORT B (8.12:8.95:10.22) (7.81:8.62:9.89))
     (PORT C (3.33:3.67:4.19) (3.22:3.56:4.08))
     (PORT D (6.74:7.43:8.48) (6.54:7.22:8.28))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH D Y (3.02:3.33:3.81) (3.12:3.45:3.95))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/WaitingTimerValueReg_RNIC38O1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (10.13:11.16:12.75) (9.77:10.79:12.38))
     (PORT B (12.29:13.54:15.47) (11.85:13.09:15.02))
     (PORT C (4.25:4.69:5.36) (4.12:4.55:5.22))
     (PORT D (6.42:7.08:8.08) (6.16:6.80:7.81))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH B P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH D P (2.21:2.68:3.06) (2.25:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.40:7.05:8.05) (6.19:6.83:7.84))
     (PORT B (3.24:3.57:4.08) (3.17:3.50:4.02))
     (PORT C (8.07:8.90:10.16) (7.76:8.56:9.83))
     (IOPATH A Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\MemorySynchronizer_0\/un1_ResetTimerValueReg_34\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (3.05:3.36:3.86))
     (PORT B (14.57:16.05:18.34) (13.97:15.43:17.70))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\MemorySynchronizer_0\/Stamp1ShadowReg1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.11:8.94:10.21) (8.09:8.93:10.25))
     (PORT CLK (4.65:5.12:5.85) (4.58:5.05:5.80))
     (PORT EN (9.62:10.60:12.11) (9.46:10.44:11.98))
     (PORT ALn (4.84:5.33:6.09) (4.74:5.23:6.01))
     (PORT SLn (13.96:15.39:17.57) (13.70:15.13:17.36))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_33)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_240\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\MemorySynchronizer_0\/un1_waitingtimercounter_1_sqmuxa_i_0_2_RNILIDKC\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.26:2.49:2.84) (2.18:2.41:2.76))
     (PORT B (1.80:1.98:2.27) (1.89:2.09:2.39))
     (PORT C (2.13:2.35:2.68) (2.08:2.29:2.63))
     (PORT D (3.44:3.80:4.34) (3.32:3.67:4.21))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_151\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\sb_sb_0\/sb_sb_MSS_0\/MSS_ADLIB_INST\/IP_INTERFACE_130\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\STAMP_0\/measurement_temp\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.48:7.14:8.16) (6.24:6.89:7.91))
     (PORT CLK (4.54:5.01:5.72) (4.47:4.93:5.66))
     (PORT EN (10.54:11.62:13.27) (10.45:11.54:13.24))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_sn_m3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (9.51:10.48:11.97) (9.35:10.32:11.84))
     (PORT B (9.18:10.11:11.55) (9.07:10.02:11.50))
     (PORT C (11.24:12.39:14.15) (11.07:12.22:14.02))
     (IOPATH A Y (0.93:1.02:1.17) (0.93:1.03:1.18))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\MemorySynchronizer_0\/copy_and_mark_data\.temp_1_cry_22\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.38:4.83:5.51) (4.30:4.75:5.45))
     (PORT B (3.05:3.36:3.84) (3.00:3.31:3.80))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (1.95:2.15:2.46) (2.07:2.28:2.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\STAMP_0\/un1_spi_rx_data_1\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.92:5.42:6.19) (4.77:5.26:6.04))
     (PORT B (0.51:0.56:0.64) (0.50:0.55:0.64))
     (PORT C (9.20:10.13:11.57) (8.95:9.88:11.33))
     (PORT D (11.49:12.67:14.47) (11.26:12.43:14.26))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (2.64:2.91:3.32) (2.75:3.04:3.49))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
     (IOPATH D Y (1.89:2.28:2.61) (1.94:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\resetn_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\resetn_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (3.53:3.89:4.45) (3.17:3.50:4.02))
     (PORT EIN_P (3.68:4.06:4.63) (3.33:3.67:4.21))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
)
