
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Thu Oct 12 20:19:05 2023
| Design       : sd_bmp_lcd
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           6  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3448           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  20.0000      {10.0000 20.0000}   Generated (sys_clk)      34           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)     389           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    133.1735 MHz        10.0000         7.5090          2.491
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                            50.0000 MHz    295.0723 MHz        20.0000         3.3890         16.611
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    170.6485 MHz        20.0000         5.8600         14.140
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       2.491       0.000              0          12730
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       1.048       0.000              0             41
 ioclk1                 ioclk1                       1.698       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    16.611       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     7.332       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    14.140       0.000              0           1398
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.828       0.000              0             63
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.891       0.000              0             36
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.109       0.000              0          12730
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       0.319       0.000              0             41
 ioclk1                 ioclk1                       0.444       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.314       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    10.005       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.273       0.000              0           1398
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.226       0.000              0             63
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     9.764       0.000              0             36
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       4.994       0.000              0           1784
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       0.903       0.000              0           1455
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.011       0.000              0            170
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     8.471       0.000              0             62
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.363       0.000              0           1784
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.631     -77.776             23           1455
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.207       0.000              0            170
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.634       0.000              0             62
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3448
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.380       0.000              0             34
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.102       0.000              0            389
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       4.647       0.000              0          12730
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       3.523       0.000              0             41
 ioclk1                 ioclk1                       1.836       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    17.524       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     8.199       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    15.873       0.000              0           1398
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.904       0.000              0             63
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     7.898       0.000              0             36
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.100       0.000              0          12730
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       0.636       0.000              0             41
 ioclk1                 ioclk1                       0.380       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.252       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    10.126       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.245       0.000              0           1398
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.691       0.000              0             63
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     9.968       0.000              0             36
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.442       0.000              0           1784
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       3.411       0.000              0           1455
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     5.026       0.000              0            170
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    12.058       0.000              0             62
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.242       0.000              0           1784
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -1.950     -40.794             23           1455
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.363       0.000              0            170
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.496       0.000              0             62
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.480       0.000              0           3448
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.504       0.000              0             34
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.282       0.000              0            389
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.113
  Launch Clock Delay      :  8.605
  Clock Pessimism Removal :  1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.135       8.605         ntclkbufg_0      
 CLMA_214_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_120/Q3                   tco                   0.288       8.893 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.444       9.337         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_214_125/Y1                   td                    0.460       9.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.409      10.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.326      10.532 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.532         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_121/Y3                   td                    0.501      11.033 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.398      11.431         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_214_124/Y2                   td                    0.210      11.641 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.455      12.096         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_214_116/COUT                 td                    0.507      12.603 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.603         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4314
 CLMA_214_120/Y0                   td                    0.269      12.872 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.576      13.448         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_226_124/Y3                   td                    0.303      13.751 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       0.662      14.413         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7582
 CLMS_214_113/Y2                   td                    0.487      14.900 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[1]/gateop/F
                                   net (fanout=1)        0.556      15.456         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7640
 CLMA_222_116/AD                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  15.456         Logic Levels: 7  
                                                                                   Logic: 3.351ns(48.913%), Route: 3.500ns(51.087%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.796      17.113         ntclkbufg_0      
 CLMA_222_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.380      18.493                          
 clock uncertainty                                      -0.350      18.143                          

 Setup time                                             -0.196      17.947                          

 Data required time                                                 17.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.947                          
 Data arrival time                                                  15.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.131
  Launch Clock Delay      :  8.605
  Clock Pessimism Removal :  1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.135       8.605         ntclkbufg_0      
 CLMA_214_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_120/Q3                   tco                   0.288       8.893 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.444       9.337         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_214_125/Y1                   td                    0.460       9.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.409      10.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.326      10.532 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.532         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_121/Y3                   td                    0.501      11.033 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.398      11.431         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_214_124/Y2                   td                    0.210      11.641 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.455      12.096         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_214_116/COUT                 td                    0.507      12.603 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.603         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4314
 CLMA_214_120/Y0                   td                    0.269      12.872 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.576      13.448         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_226_124/Y3                   td                    0.303      13.751 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       0.813      14.564         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7582
 CLMS_226_125/Y3                   td                    0.468      15.032 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[7]/gateop/F
                                   net (fanout=1)        0.403      15.435         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7614
 CLMA_230_124/A0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  15.435         Logic Levels: 7  
                                                                                   Logic: 3.332ns(48.785%), Route: 3.498ns(51.215%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.814      17.131         ntclkbufg_0      
 CLMA_230_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.380      18.511                          
 clock uncertainty                                      -0.350      18.161                          

 Setup time                                             -0.194      17.967                          

 Data required time                                                 17.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.967                          
 Data arrival time                                                  15.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.131
  Launch Clock Delay      :  8.605
  Clock Pessimism Removal :  1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.135       8.605         ntclkbufg_0      
 CLMA_214_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_120/Q3                   tco                   0.288       8.893 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.444       9.337         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_214_125/Y1                   td                    0.460       9.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.409      10.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.326      10.532 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.532         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_121/Y3                   td                    0.501      11.033 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.398      11.431         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_214_124/Y2                   td                    0.210      11.641 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.455      12.096         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_214_116/COUT                 td                    0.507      12.603 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.603         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4314
 CLMA_214_120/Y0                   td                    0.269      12.872 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.576      13.448         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_226_124/Y3                   td                    0.303      13.751 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       0.460      14.211         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7582
 CLMS_226_117/Y3                   td                    0.468      14.679 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[5]/gateop/F
                                   net (fanout=1)        0.551      15.230         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7668
 CLMA_230_124/D3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  15.230         Logic Levels: 7  
                                                                                   Logic: 3.332ns(50.294%), Route: 3.293ns(49.706%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.814      17.131         ntclkbufg_0      
 CLMA_230_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.380      18.511                          
 clock uncertainty                                      -0.350      18.161                          

 Setup time                                             -0.377      17.784                          

 Data required time                                                 17.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.784                          
 Data arrival time                                                  15.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[3]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.614
  Launch Clock Delay      :  7.131
  Clock Pessimism Removal :  -1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.814       7.131         ntclkbufg_0      
 CLMA_118_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[3]/opit_0/CLK

 CLMA_118_124/Q3                   tco                   0.221       7.352 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[3]/opit_0/Q
                                   net (fanout=10)       0.394       7.746         u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0 [3]
 CLMA_130_125/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[3]/opit_0/D

 Data arrival time                                                   7.746         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.935%), Route: 0.394ns(64.065%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.144       8.614         ntclkbufg_0      
 CLMA_130_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[3]/opit_0/CLK
 clock pessimism                                        -1.153       7.461                          
 clock uncertainty                                       0.200       7.661                          

 Hold time                                              -0.024       7.637                          

 Data required time                                                  7.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.637                          
 Data arrival time                                                   7.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[6]/opit_0_inv_L5Q_perm/L1
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.604
  Launch Clock Delay      :  7.093
  Clock Pessimism Removal :  -1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.776       7.093         ntclkbufg_0      
 CLMS_198_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d/opit_0_inv/CLK

 CLMS_198_129/Q3                   tco                   0.226       7.319 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d/opit_0_inv/Q
                                   net (fanout=4)        0.342       7.661         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d
 CLMA_206_124/D1                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.789%), Route: 0.342ns(60.211%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.134       8.604         ntclkbufg_0      
 CLMA_206_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.153       7.451                          
 clock uncertainty                                       0.200       7.651                          

 Hold time                                              -0.100       7.551                          

 Data required time                                                  7.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.551                          
 Data arrival time                                                   7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[10]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[17]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.582
  Launch Clock Delay      :  7.106
  Clock Pessimism Removal :  -1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.789       7.106         ntclkbufg_0      
 CLMS_122_141/CLK                                                          r       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[10]/opit_0_A2Q21/CLK

 CLMS_122_141/Q2                   tco                   0.224       7.330 f       u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[10]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.376       7.706         u_ddr3_ctrl_top/axi_awaddr [9]
 CLMA_134_140/D4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[17]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.706         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.333%), Route: 0.376ns(62.667%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.112       8.582         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.153       7.429                          
 clock uncertainty                                       0.200       7.629                          

 Hold time                                              -0.034       7.595                          

 Data required time                                                  7.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.595                          
 Data arrival time                                                   7.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_rd_size/ddr_max_addr[19]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[19]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.107
  Launch Clock Delay      :  4.503
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.131       4.503         ntR1446          
 CLMA_118_136/CLK                                                          r       u_sd_rd_size/ddr_max_addr[19]/opit_0_L5Q_perm/CLK

 CLMA_118_136/Q1                   tco                   0.289       4.792 f       u_sd_rd_size/ddr_max_addr[19]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        1.633       6.425         ddr_max_addr[19] 
 CLMA_110_52/Y6CD                  td                    0.134       6.559 f       CLKROUTE_81/Z    
                                   net (fanout=1)        1.056       7.615         ntR1418          
 CLMA_46_52/Y6CD                   td                    0.134       7.749 f       CLKROUTE_80/Z    
                                   net (fanout=1)        0.466       8.215         ntR1417          
 CLMS_38_57/Y6CD                   td                    0.134       8.349 f       CLKROUTE_79/Z    
                                   net (fanout=1)        0.269       8.618         ntR1416          
 CLMS_38_53/Y6CD                   td                    0.134       8.752 f       CLKROUTE_78/Z    
                                   net (fanout=1)        0.296       9.048         ntR1415          
 CLMS_38_61/Y6AB                   td                    0.132       9.180 f       CLKROUTE_77/Z    
                                   net (fanout=1)        0.269       9.449         ntR1414          
 CLMA_38_56/Y6AB                   td                    0.132       9.581 f       CLKROUTE_76/Z    
                                   net (fanout=1)        6.525      16.106         ntR1413          
 CLMA_126_132/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[19]/opit_0/D

 Data arrival time                                                  16.106         Logic Levels: 6  
                                                                                   Logic: 1.089ns(9.386%), Route: 10.514ns(90.614%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.790      17.107         ntclkbufg_0      
 CLMA_126_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[19]/opit_0/CLK
 clock pessimism                                         0.485      17.592                          
 clock uncertainty                                      -0.350      17.242                          

 Setup time                                             -0.088      17.154                          

 Data required time                                                 17.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.154                          
 Data arrival time                                                  16.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.086
  Launch Clock Delay      :  4.480
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.108       4.480         ntR1446          
 CLMS_138_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_138_105/Q1                   tco                   0.291       4.771 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       11.383      16.154         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_138_104/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  16.154         Logic Levels: 0  
                                                                                   Logic: 0.291ns(2.493%), Route: 11.383ns(97.507%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.769      17.086         ntclkbufg_0      
 CLMA_138_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.485      17.571                          
 clock uncertainty                                      -0.350      17.221                          

 Setup time                                              0.029      17.250                          

 Data required time                                                 17.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.250                          
 Data arrival time                                                  16.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_rd_size/ddr_max_addr[17]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[17]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.102
  Launch Clock Delay      :  4.503
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.131       4.503         ntR1446          
 CLMA_118_136/CLK                                                          r       u_sd_rd_size/ddr_max_addr[17]/opit_0_L5Q_perm/CLK

 CLMA_118_136/Q0                   tco                   0.287       4.790 f       u_sd_rd_size/ddr_max_addr[17]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        3.357       8.147         ddr_max_addr[17] 
 CLMA_186_57/Y6AB                  td                    0.132       8.279 f       CLKROUTE_101/Z   
                                   net (fanout=1)        7.676      15.955         ntR1438          
 CLMA_126_136/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[17]/opit_0/D

 Data arrival time                                                  15.955         Logic Levels: 1  
                                                                                   Logic: 0.419ns(3.659%), Route: 11.033ns(96.341%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.785      17.102         ntclkbufg_0      
 CLMA_126_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[17]/opit_0/CLK
 clock pessimism                                         0.485      17.587                          
 clock uncertainty                                      -0.350      17.237                          

 Setup time                                             -0.088      17.149                          

 Data required time                                                 17.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.149                          
 Data arrival time                                                  15.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.578
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.753       3.600         ntR1446          
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q0                   tco                   0.226       3.826 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.922       8.748         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_138_104/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   8.748         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.390%), Route: 4.922ns(95.610%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.108       8.578         ntclkbufg_0      
 CLMA_138_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.485       8.093                          
 clock uncertainty                                       0.350       8.443                          

 Hold time                                              -0.014       8.429                          

 Data required time                                                  8.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.429                          
 Data arrival time                                                   8.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.576
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.973       3.820         ntR1446          
 CLMA_114_132/Y2                   td                    0.208       4.028 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.844       4.872         lcd_clk          
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_162_112/Q0                   tco                   0.226       5.098 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.707       8.805         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_154_113/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                   8.805         Logic Levels: 0  
                                                                                   Logic: 0.226ns(5.746%), Route: 3.707ns(94.254%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.106       8.576         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.485       8.091                          
 clock uncertainty                                       0.350       8.441                          

 Hold time                                              -0.014       8.427                          

 Data required time                                                  8.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.427                          
 Data arrival time                                                   8.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_rd_size/ddr_max_addr[18]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.600
  Launch Clock Delay      :  3.644
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.797       3.644         ntR1446          
 CLMA_118_133/CLK                                                          r       u_sd_rd_size/ddr_max_addr[18]/opit_0_L5Q_perm/CLK

 CLMA_118_133/Q2                   tco                   0.228       3.872 r       u_sd_rd_size/ddr_max_addr[18]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        5.055       8.927         ddr_max_addr[18] 
 CLMA_126_132/CD                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0/D

 Data arrival time                                                   8.927         Logic Levels: 0  
                                                                                   Logic: 0.228ns(4.316%), Route: 5.055ns(95.684%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.130       8.600         ntclkbufg_0      
 CLMA_126_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0/CLK
 clock pessimism                                        -0.485       8.115                          
 clock uncertainty                                       0.350       8.465                          

 Hold time                                               0.044       8.509                          

 Data required time                                                  8.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.509                          
 Data arrival time                                                   8.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  4.431
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.065      14.431         ntclkbufg_1      
 CLMA_162_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_162_88/Q0                    tco                   0.289      14.720 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.405      15.125         u_sd_ctrl_top/u_sd_read/rx_data_cnt [1]
 CLMA_158_89/Y2                    td                    0.487      15.612 r       u_sd_ctrl_top/u_sd_read/N336_8/gateop_perm/Z
                                   net (fanout=2)        0.398      16.010         u_sd_ctrl_top/u_sd_read/_N43340
 CLMS_162_89/Y0                    td                    0.341      16.351 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.537      16.888         u_sd_ctrl_top/u_sd_read/_N24310
                                   td                    0.474      17.362 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.362         u_sd_ctrl_top/u_sd_read/_N4942
 CLMA_162_88/COUT                  td                    0.058      17.420 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.420         u_sd_ctrl_top/u_sd_read/_N4944
                                   td                    0.058      17.478 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.478         u_sd_ctrl_top/u_sd_read/_N4946
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  17.478         Logic Levels: 3  
                                                                                   Logic: 1.707ns(56.022%), Route: 1.340ns(43.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      31.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      31.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.732      33.575         ntclkbufg_1      
 CLMA_162_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.831      34.406                          
 clock uncertainty                                      -0.150      34.256                          

 Setup time                                             -0.167      34.089                          

 Data required time                                                 34.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.089                          
 Data arrival time                                                  17.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  4.431
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.065      14.431         ntclkbufg_1      
 CLMA_162_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_162_88/Q0                    tco                   0.289      14.720 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.405      15.125         u_sd_ctrl_top/u_sd_read/rx_data_cnt [1]
 CLMA_158_89/Y2                    td                    0.487      15.612 r       u_sd_ctrl_top/u_sd_read/N336_8/gateop_perm/Z
                                   net (fanout=2)        0.398      16.010         u_sd_ctrl_top/u_sd_read/_N43340
 CLMS_162_89/Y0                    td                    0.341      16.351 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.537      16.888         u_sd_ctrl_top/u_sd_read/_N24310
                                   td                    0.474      17.362 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.362         u_sd_ctrl_top/u_sd_read/_N4942
 CLMA_162_88/COUT                  td                    0.058      17.420 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.420         u_sd_ctrl_top/u_sd_read/_N4944
 CLMA_162_92/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  17.420         Logic Levels: 3  
                                                                                   Logic: 1.649ns(55.169%), Route: 1.340ns(44.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      31.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      31.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.732      33.575         ntclkbufg_1      
 CLMA_162_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.831      34.406                          
 clock uncertainty                                      -0.150      34.256                          

 Setup time                                             -0.170      34.086                          

 Data required time                                                 34.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.086                          
 Data arrival time                                                  17.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.666                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  4.431
  Clock Pessimism Removal :  0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.065      14.431         ntclkbufg_1      
 CLMA_162_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_162_88/Q0                    tco                   0.289      14.720 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.405      15.125         u_sd_ctrl_top/u_sd_read/rx_data_cnt [1]
 CLMA_158_89/Y2                    td                    0.487      15.612 r       u_sd_ctrl_top/u_sd_read/N336_8/gateop_perm/Z
                                   net (fanout=2)        0.398      16.010         u_sd_ctrl_top/u_sd_read/_N43340
 CLMS_162_89/Y0                    td                    0.341      16.351 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.537      16.888         u_sd_ctrl_top/u_sd_read/_N24310
                                   td                    0.458      17.346 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.346         u_sd_ctrl_top/u_sd_read/_N4942
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  17.346         Logic Levels: 2  
                                                                                   Logic: 1.575ns(54.031%), Route: 1.340ns(45.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      31.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      31.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.727      33.570         ntclkbufg_1      
 CLMA_162_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.861      34.431                          
 clock uncertainty                                      -0.150      34.281                          

 Setup time                                             -0.167      34.114                          

 Data required time                                                 34.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.114                          
 Data arrival time                                                  17.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.446
  Launch Clock Delay      :  3.584
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.741      13.584         ntclkbufg_1      
 CLMA_158_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK

 CLMA_158_97/Q2                    tco                   0.224      13.808 f       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      13.893         u_sd_ctrl_top/u_sd_read/rx_data_t [11]
 CLMA_158_96/A4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.893         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.080      14.446         ntclkbufg_1      
 CLMA_158_96/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832      13.614                          
 clock uncertainty                                       0.000      13.614                          

 Hold time                                              -0.035      13.579                          

 Data required time                                                 13.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.579                          
 Data arrival time                                                  13.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.582
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.739      13.582         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK

 CLMS_154_93/Q1                    tco                   0.224      13.806 f       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      13.891         u_sd_ctrl_top/u_sd_read/rx_data_t [3]
 CLMS_154_93/C4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.891         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.078      14.444         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861      13.583                          
 clock uncertainty                                       0.000      13.583                          

 Hold time                                              -0.034      13.549                          

 Data required time                                                 13.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.549                          
 Data arrival time                                                  13.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.439
  Launch Clock Delay      :  3.577
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.734      13.577         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.222      13.799 f       u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087      13.886         u_sd_ctrl_top/u_sd_read/res_flag
 CLMA_146_84/B4                                                            f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.886         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.073      14.439         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861      13.578                          
 clock uncertainty                                       0.000      13.578                          

 Hold time                                              -0.035      13.543                          

 Data required time                                                 13.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.543                          
 Data arrival time                                                  13.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  4.444
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.072       4.444         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.290       4.734 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.136         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.212       5.348 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.265       5.613         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CECO                  td                    0.184       5.797 r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.797         ntR826           
 CLMS_154_97/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.797         Logic Levels: 2  
                                                                                   Logic: 0.686ns(50.702%), Route: 0.667ns(49.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.744      13.587         ntclkbufg_1      
 CLMS_154_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      14.008                          
 clock uncertainty                                      -0.150      13.858                          

 Setup time                                             -0.729      13.129                          

 Data required time                                                 13.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.129                          
 Data arrival time                                                   5.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  4.444
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.072       4.444         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.290       4.734 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.136         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.212       5.348 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.265       5.613         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CECO                  td                    0.184       5.797 r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.797         ntR826           
 CLMS_154_97/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.797         Logic Levels: 2  
                                                                                   Logic: 0.686ns(50.702%), Route: 0.667ns(49.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.744      13.587         ntclkbufg_1      
 CLMS_154_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      14.008                          
 clock uncertainty                                      -0.150      13.858                          

 Setup time                                             -0.729      13.129                          

 Data required time                                                 13.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.129                          
 Data arrival time                                                   5.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  4.444
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.072       4.444         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.290       4.734 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.136         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.212       5.348 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.265       5.613         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CECO                  td                    0.184       5.797 r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.797         ntR826           
 CLMS_154_97/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.797         Logic Levels: 2  
                                                                                   Logic: 0.686ns(50.702%), Route: 0.667ns(49.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.744      13.587         ntclkbufg_1      
 CLMS_154_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      14.008                          
 clock uncertainty                                      -0.150      13.858                          

 Setup time                                             -0.729      13.129                          

 Data required time                                                 13.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.129                          
 Data arrival time                                                   5.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.440
  Launch Clock Delay      :  3.580
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.733      23.580         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.224      23.804 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.336      24.140         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_93/C4                                                            f       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4

 Data arrival time                                                  24.140         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.000%), Route: 0.336ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.074      14.440         ntclkbufg_1      
 CLMA_158_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      14.019                          
 clock uncertainty                                       0.150      14.169                          

 Hold time                                              -0.034      14.135                          

 Data required time                                                 14.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.135                          
 Data arrival time                                                  24.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.580
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.733      23.580         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.224      23.804 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.320      24.124         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.156      24.280 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.207      24.487         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CE                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.487         Logic Levels: 1  
                                                                                   Logic: 0.380ns(41.896%), Route: 0.527ns(58.104%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.078      14.444         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      14.023                          
 clock uncertainty                                       0.150      14.173                          

 Hold time                                              -0.220      13.953                          

 Data required time                                                 13.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.953                          
 Data arrival time                                                  24.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.534                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.580
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.733      23.580         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.224      23.804 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.320      24.124         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.156      24.280 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.207      24.487         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CE                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.487         Logic Levels: 1  
                                                                                   Logic: 0.380ns(41.896%), Route: 0.527ns(58.104%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.078      14.444         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      14.023                          
 clock uncertainty                                       0.150      14.173                          

 Hold time                                              -0.220      13.953                          

 Data required time                                                 13.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.953                          
 Data arrival time                                                  24.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.534                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.031       4.403         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_180/Q3                   tco                   0.288       4.691 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.572       5.263         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_194_184/Y3                   td                    0.459       5.722 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.600       6.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44663
 CLMS_194_169/Y2                   td                    0.210       6.532 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.447       6.979         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44666
 CLMA_186_177/Y3                   td                    0.303       7.282 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.780       8.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_133/Y0                   td                    0.196       8.258 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       1.128       9.386         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_194_184/CE                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.386         Logic Levels: 4  
                                                                                   Logic: 1.456ns(29.219%), Route: 3.527ns(70.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694      23.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.293                          
 clock uncertainty                                      -0.150      24.143                          

 Setup time                                             -0.617      23.526                          

 Data required time                                                 23.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.526                          
 Data arrival time                                                   9.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.551
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.031       4.403         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_180/Q3                   tco                   0.288       4.691 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.572       5.263         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_194_184/Y3                   td                    0.459       5.722 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.600       6.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44663
 CLMS_194_169/Y2                   td                    0.210       6.532 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.447       6.979         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44666
 CLMA_186_177/Y3                   td                    0.303       7.282 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.780       8.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_133/Y0                   td                    0.210       8.272 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.829       9.101         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_169/CECO                 td                    0.184       9.285 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.285         ntR760           
 CLMA_186_173/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.285         Logic Levels: 5  
                                                                                   Logic: 1.654ns(33.880%), Route: 3.228ns(66.120%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704      23.551         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_173/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.833      24.384                          
 clock uncertainty                                      -0.150      24.234                          

 Setup time                                             -0.729      23.505                          

 Data required time                                                 23.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.505                          
 Data arrival time                                                   9.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.551
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.031       4.403         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_180/Q3                   tco                   0.288       4.691 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.572       5.263         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_194_184/Y3                   td                    0.459       5.722 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.600       6.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44663
 CLMS_194_169/Y2                   td                    0.210       6.532 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.447       6.979         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44666
 CLMA_186_177/Y3                   td                    0.303       7.282 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.780       8.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_133/Y0                   td                    0.210       8.272 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.829       9.101         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_169/CECO                 td                    0.184       9.285 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.285         ntR760           
 CLMA_186_173/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.285         Logic Levels: 5  
                                                                                   Logic: 1.654ns(33.880%), Route: 3.228ns(66.120%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.704      23.551         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_173/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.833      24.384                          
 clock uncertainty                                      -0.150      24.234                          

 Setup time                                             -0.729      23.505                          

 Data required time                                                 23.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.505                          
 Data arrival time                                                   9.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CEB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.819
  Launch Clock Delay      :  4.531
  Clock Pessimism Removal :  -1.002

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.973       3.820         ntR1446          
 CLMA_114_132/Y2                   td                    0.208       4.028 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.503       4.531         lcd_clk          
 CLMA_102_132/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK

 CLMA_102_132/Q2                   tco                   0.228       4.759 r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/Q
                                   net (fanout=11)       1.309       6.068         rdata_req        
 DRM_142_24/CEB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CEB[0]

 Data arrival time                                                   6.068         Logic Levels: 0  
                                                                                   Logic: 0.228ns(14.834%), Route: 1.309ns(85.166%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372       4.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286       5.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.789       6.819         lcd_clk          
 DRM_142_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.002       5.817                          
 clock uncertainty                                       0.000       5.817                          

 Hold time                                              -0.022       5.795                          

 Data required time                                                  5.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.795                          
 Data arrival time                                                   6.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.288
  Launch Clock Delay      :  3.626
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.779       3.626         ntR1446          
 CLMS_110_141/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_141/Q1                   tco                   0.224       3.850 f       u_lcd_rgb_top/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.339       4.189         u_lcd_rgb_top/lcd_id [14]
 CLMA_118_136/Y0                   td                    0.229       4.418 r       u_sd_rd_size/ddr_max_addr[17]/opit_0_L5Q_perm/Z
                                   net (fanout=10)       0.391       4.809         u_lcd_rgb_top/u_clk_div/N42
 CLMS_114_129/M0                                                           r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/D

 Data arrival time                                                   4.809         Logic Levels: 1  
                                                                                   Logic: 0.453ns(38.292%), Route: 0.730ns(61.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372       4.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286       5.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.258       5.288         lcd_clk          
 CLMS_114_129/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK
 clock pessimism                                        -0.752       4.536                          
 clock uncertainty                                       0.000       4.536                          

 Hold time                                              -0.014       4.522                          

 Data required time                                                  4.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.522                          
 Data arrival time                                                   4.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.479
  Launch Clock Delay      :  3.626
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.779       3.626         ntR1446          
 CLMS_110_141/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_141/Q1                   tco                   0.224       3.850 f       u_lcd_rgb_top/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.339       4.189         u_lcd_rgb_top/lcd_id [14]
 CLMA_118_136/Y0                   td                    0.229       4.418 r       u_sd_rd_size/ddr_max_addr[17]/opit_0_L5Q_perm/Z
                                   net (fanout=10)       0.487       4.905         u_lcd_rgb_top/u_clk_div/N42
 CLMA_114_120/A1                                                           r       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.905         Logic Levels: 1  
                                                                                   Logic: 0.453ns(35.418%), Route: 0.826ns(64.582%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372       4.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286       5.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.449       5.479         lcd_clk          
 CLMA_114_120/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       4.727                          
 clock uncertainty                                       0.000       4.727                          

 Hold time                                              -0.113       4.614                          

 Data required time                                                  4.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.614                          
 Data arrival time                                                   4.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.511  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.553
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.119      18.589         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_222_105/Q2                   tco                   0.289      18.878 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.195      20.073         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_72/Y3                    td                    0.210      20.283 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.304      20.587         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_72/Y0                    td                    0.210      20.797 r       _N5753_inv/gateop_perm/Z
                                   net (fanout=8)        0.546      21.343         _N5753           
                                   td                    0.474      21.817 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.817         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4304
 CLMA_182_72/COUT                  td                    0.058      21.875 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.875         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4306
                                   td                    0.058      21.933 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.933         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4308
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  21.933         Logic Levels: 3  
                                                                                   Logic: 1.299ns(38.846%), Route: 2.045ns(61.154%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.706      23.553         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.525      24.078                          
 clock uncertainty                                      -0.150      23.928                          

 Setup time                                             -0.167      23.761                          

 Data required time                                                 23.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.761                          
 Data arrival time                                                  21.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.511  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.553
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.119      18.589         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_222_105/Q2                   tco                   0.289      18.878 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.195      20.073         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_72/Y3                    td                    0.210      20.283 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.304      20.587         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_72/Y0                    td                    0.210      20.797 r       _N5753_inv/gateop_perm/Z
                                   net (fanout=8)        0.546      21.343         _N5753           
                                   td                    0.474      21.817 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.817         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4304
 CLMA_182_72/COUT                  td                    0.058      21.875 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.875         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4306
 CLMA_182_76/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.875         Logic Levels: 3  
                                                                                   Logic: 1.241ns(37.766%), Route: 2.045ns(62.234%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.706      23.553         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.078                          
 clock uncertainty                                      -0.150      23.928                          

 Setup time                                             -0.170      23.758                          

 Data required time                                                 23.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.758                          
 Data arrival time                                                  21.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.516  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  8.589
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.119      18.589         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_222_105/Q2                   tco                   0.289      18.878 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.195      20.073         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_72/Y3                    td                    0.210      20.283 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.304      20.587         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_72/Y0                    td                    0.210      20.797 r       _N5753_inv/gateop_perm/Z
                                   net (fanout=8)        0.546      21.343         _N5753           
                                   td                    0.458      21.801 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.801         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4304
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.801         Logic Levels: 2  
                                                                                   Logic: 1.167ns(36.333%), Route: 2.045ns(63.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.073                          
 clock uncertainty                                      -0.150      23.923                          

 Setup time                                             -0.167      23.756                          

 Data required time                                                 23.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.756                          
 Data arrival time                                                  21.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.916  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.644
  Launch Clock Delay      :  7.075
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.758      27.075         ntclkbufg_0      
 CLMA_158_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_108/Q1                   tco                   0.229      27.304 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.217      27.521         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_154_105/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  27.521         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.345%), Route: 0.217ns(48.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372      24.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286      25.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.614      26.644         lcd_clk          
 CLMS_154_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.485      26.159                          
 clock uncertainty                                       0.150      26.309                          

 Hold time                                              -0.014      26.295                          

 Data required time                                                 26.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.295                          
 Data arrival time                                                  27.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.919  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.644
  Launch Clock Delay      :  7.078
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.761      27.078         ntclkbufg_0      
 CLMS_154_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_154_109/Q1                   tco                   0.229      27.307 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.469      27.776         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_154_104/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  27.776         Logic Levels: 0  
                                                                                   Logic: 0.229ns(32.808%), Route: 0.469ns(67.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372      24.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286      25.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.614      26.644         lcd_clk          
 CLMA_154_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.485      26.159                          
 clock uncertainty                                       0.150      26.309                          

 Hold time                                              -0.014      26.295                          

 Data required time                                                 26.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.295                          
 Data arrival time                                                  27.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.394
  Launch Clock Delay      :  7.069
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.752      27.069         ntclkbufg_0      
 CLMA_158_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_158_104/Q1                   tco                   0.224      27.293 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.318      27.611         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_162_108/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  27.611         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.328%), Route: 0.318ns(58.672%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372      24.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286      25.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.364      26.394         lcd_clk          
 CLMA_162_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.485      25.909                          
 clock uncertainty                                       0.150      26.059                          

 Hold time                                               0.053      26.112                          

 Data required time                                                 26.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.112                          
 Data arrival time                                                  27.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.073      14.439         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q1                    tco                   0.291      14.730 r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.457      15.187         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_158_84/Y3                    td                    0.303      15.490 r       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.257      15.747         u_sd_ctrl_top/u_sd_read/_N43451
 CLMA_158_84/Y2                    td                    0.196      15.943 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.395      16.338         u_sd_ctrl_top/u_sd_read/N388
 CLMA_154_84/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.338         Logic Levels: 2  
                                                                                   Logic: 0.790ns(41.601%), Route: 1.109ns(58.399%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.728      23.575         ntR1446          
 CLMA_154_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      23.996                          
 clock uncertainty                                      -0.150      23.846                          

 Setup time                                             -0.617      23.229                          

 Data required time                                                 23.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.229                          
 Data arrival time                                                  16.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.073      14.439         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q1                    tco                   0.291      14.730 r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.457      15.187         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_158_84/Y3                    td                    0.303      15.490 r       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.257      15.747         u_sd_ctrl_top/u_sd_read/_N43451
 CLMA_158_84/Y2                    td                    0.196      15.943 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.395      16.338         u_sd_ctrl_top/u_sd_read/N388
 CLMA_154_84/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.338         Logic Levels: 2  
                                                                                   Logic: 0.790ns(41.601%), Route: 1.109ns(58.399%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.728      23.575         ntR1446          
 CLMA_154_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      23.996                          
 clock uncertainty                                      -0.150      23.846                          

 Setup time                                             -0.617      23.229                          

 Data required time                                                 23.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.229                          
 Data arrival time                                                  16.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      12.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.073      14.439         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q1                    tco                   0.291      14.730 r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.457      15.187         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_158_84/Y3                    td                    0.303      15.490 r       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.257      15.747         u_sd_ctrl_top/u_sd_read/_N43451
 CLMA_158_84/Y2                    td                    0.196      15.943 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.395      16.338         u_sd_ctrl_top/u_sd_read/N388
 CLMA_154_84/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.338         Logic Levels: 2  
                                                                                   Logic: 0.790ns(41.601%), Route: 1.109ns(58.399%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.728      23.575         ntR1446          
 CLMA_154_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      23.996                          
 clock uncertainty                                      -0.150      23.846                          

 Setup time                                             -0.617      23.229                          

 Data required time                                                 23.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.229                          
 Data arrival time                                                  16.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.447  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.450
  Launch Clock Delay      :  3.582
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.739      13.582         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK

 CLMS_154_93/Q1                    tco                   0.224      13.806 f       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.190      13.996         u_sd_ctrl_top/u_sd_read/rx_data_t [3]
 CLMA_154_92/CD                                                            f       u_sd_ctrl_top/u_sd_read/rd_val_data[3]/opit_0/D

 Data arrival time                                                  13.996         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.106%), Route: 0.190ns(45.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.078       4.450         ntR1446          
 CLMA_154_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[3]/opit_0/CLK
 clock pessimism                                        -0.421       4.029                          
 clock uncertainty                                       0.150       4.179                          

 Hold time                                               0.053       4.232                          

 Data required time                                                  4.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.232                          
 Data arrival time                                                  13.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.447  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.450
  Launch Clock Delay      :  3.582
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.739      13.582         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK

 CLMS_154_93/Q2                    tco                   0.228      13.810 r       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.213      14.023         u_sd_ctrl_top/u_sd_read/rx_data_t [4]
 CLMA_154_92/M0                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[4]/opit_0/D

 Data arrival time                                                  14.023         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.701%), Route: 0.213ns(48.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.078       4.450         ntR1446          
 CLMA_154_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[4]/opit_0/CLK
 clock pessimism                                        -0.421       4.029                          
 clock uncertainty                                       0.150       4.179                          

 Hold time                                              -0.014       4.165                          

 Data required time                                                  4.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.165                          
 Data arrival time                                                  14.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.858                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.453  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.458
  Launch Clock Delay      :  3.584
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.741      13.584         ntclkbufg_1      
 CLMA_158_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK

 CLMA_158_97/Q0                    tco                   0.226      13.810 r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.230      14.040         u_sd_ctrl_top/u_sd_read/rx_data_t [7]
 CLMA_158_101/M0                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[7]/opit_0/D

 Data arrival time                                                  14.040         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.561%), Route: 0.230ns(50.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.086       4.458         ntR1446          
 CLMA_158_101/CLK                                                          r       u_sd_ctrl_top/u_sd_read/rd_val_data[7]/opit_0/CLK
 clock pessimism                                        -0.421       4.037                          
 clock uncertainty                                       0.150       4.187                          

 Hold time                                              -0.014       4.173                          

 Data required time                                                  4.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.173                          
 Data arrival time                                                  14.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.056
  Launch Clock Delay      :  8.512
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.042       8.512         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.291       8.803 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      1.563      10.366         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_133/RSCO                 td                    0.147      10.513 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_we_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.513         ntR490           
 CLMS_214_137/RSCO                 td                    0.147      10.660 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.660         ntR489           
 CLMS_214_141/RSCO                 td                    0.147      10.807 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.807         ntR488           
 CLMS_214_145/RSCO                 td                    0.147      10.954 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.954         ntR487           
 CLMS_214_149/RSCO                 td                    0.147      11.101 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.101         ntR486           
 CLMS_214_153/RSCO                 td                    0.147      11.248 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.248         ntR485           
 CLMS_214_157/RSCO                 td                    0.147      11.395 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.395         ntR484           
 CLMS_214_161/RSCO                 td                    0.147      11.542 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.542         ntR483           
 CLMS_214_165/RSCO                 td                    0.147      11.689 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.689         ntR482           
 CLMS_214_169/RSCO                 td                    0.147      11.836 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.836         ntR481           
 CLMS_214_173/RSCO                 td                    0.147      11.983 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.983         ntR480           
 CLMS_214_177/RSCO                 td                    0.147      12.130 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.130         ntR479           
 CLMS_214_181/RSCO                 td                    0.147      12.277 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.277         ntR478           
 CLMS_214_185/RSCO                 td                    0.147      12.424 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.424         ntR477           
 CLMS_214_193/RSCO                 td                    0.147      12.571 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.571         ntR476           
 CLMS_214_197/RSCO                 td                    0.147      12.718 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.718         ntR475           
 CLMS_214_201/RSCO                 td                    0.147      12.865 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.865         ntR474           
 CLMS_214_205/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.865         Logic Levels: 17 
                                                                                   Logic: 2.790ns(64.094%), Route: 1.563ns(35.906%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.739      17.056         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.153      18.209                          
 clock uncertainty                                      -0.350      17.859                          

 Recovery time                                           0.000      17.859                          

 Data required time                                                 17.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.859                          
 Data arrival time                                                  12.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.056
  Launch Clock Delay      :  8.512
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.042       8.512         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.291       8.803 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      1.563      10.366         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_133/RSCO                 td                    0.147      10.513 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_we_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.513         ntR490           
 CLMS_214_137/RSCO                 td                    0.147      10.660 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.660         ntR489           
 CLMS_214_141/RSCO                 td                    0.147      10.807 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.807         ntR488           
 CLMS_214_145/RSCO                 td                    0.147      10.954 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.954         ntR487           
 CLMS_214_149/RSCO                 td                    0.147      11.101 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.101         ntR486           
 CLMS_214_153/RSCO                 td                    0.147      11.248 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.248         ntR485           
 CLMS_214_157/RSCO                 td                    0.147      11.395 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.395         ntR484           
 CLMS_214_161/RSCO                 td                    0.147      11.542 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.542         ntR483           
 CLMS_214_165/RSCO                 td                    0.147      11.689 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.689         ntR482           
 CLMS_214_169/RSCO                 td                    0.147      11.836 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.836         ntR481           
 CLMS_214_173/RSCO                 td                    0.147      11.983 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.983         ntR480           
 CLMS_214_177/RSCO                 td                    0.147      12.130 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.130         ntR479           
 CLMS_214_181/RSCO                 td                    0.147      12.277 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.277         ntR478           
 CLMS_214_185/RSCO                 td                    0.147      12.424 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.424         ntR477           
 CLMS_214_193/RSCO                 td                    0.147      12.571 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.571         ntR476           
 CLMS_214_197/RSCO                 td                    0.147      12.718 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.718         ntR475           
 CLMS_214_201/RSCO                 td                    0.147      12.865 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.865         ntR474           
 CLMS_214_205/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                  12.865         Logic Levels: 17 
                                                                                   Logic: 2.790ns(64.094%), Route: 1.563ns(35.906%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.739      17.056         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         1.153      18.209                          
 clock uncertainty                                      -0.350      17.859                          

 Recovery time                                           0.000      17.859                          

 Data required time                                                 17.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.859                          
 Data arrival time                                                  12.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.050
  Launch Clock Delay      :  8.512
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.042       8.512         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.291       8.803 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      1.563      10.366         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_133/RSCO                 td                    0.147      10.513 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_we_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.513         ntR490           
 CLMS_214_137/RSCO                 td                    0.147      10.660 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.660         ntR489           
 CLMS_214_141/RSCO                 td                    0.147      10.807 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.807         ntR488           
 CLMS_214_145/RSCO                 td                    0.147      10.954 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.954         ntR487           
 CLMS_214_149/RSCO                 td                    0.147      11.101 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.101         ntR486           
 CLMS_214_153/RSCO                 td                    0.147      11.248 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.248         ntR485           
 CLMS_214_157/RSCO                 td                    0.147      11.395 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.395         ntR484           
 CLMS_214_161/RSCO                 td                    0.147      11.542 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.542         ntR483           
 CLMS_214_165/RSCO                 td                    0.147      11.689 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.689         ntR482           
 CLMS_214_169/RSCO                 td                    0.147      11.836 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.836         ntR481           
 CLMS_214_173/RSCO                 td                    0.147      11.983 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.983         ntR480           
 CLMS_214_177/RSCO                 td                    0.147      12.130 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.130         ntR479           
 CLMS_214_181/RSCO                 td                    0.147      12.277 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.277         ntR478           
 CLMS_214_185/RSCO                 td                    0.147      12.424 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.424         ntR477           
 CLMS_214_193/RSCO                 td                    0.147      12.571 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.571         ntR476           
 CLMS_214_197/RSCO                 td                    0.147      12.718 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.718         ntR475           
 CLMS_214_201/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.718         Logic Levels: 16 
                                                                                   Logic: 2.643ns(62.839%), Route: 1.563ns(37.161%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.733      17.050         ntclkbufg_0      
 CLMS_214_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.153      18.203                          
 clock uncertainty                                      -0.350      17.853                          

 Recovery time                                           0.000      17.853                          

 Data required time                                                 17.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.853                          
 Data arrival time                                                  12.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[12]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.528
  Launch Clock Delay      :  7.021
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.704       7.021         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.224       7.245 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      0.361       7.606         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.105       7.711 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.711         ntR623           
 CLMS_198_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[12]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.711         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.681%), Route: 0.361ns(52.319%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.058       8.528         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[12]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.148                          
 clock uncertainty                                       0.200       7.348                          

 Removal time                                            0.000       7.348                          

 Data required time                                                  7.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.348                          
 Data arrival time                                                   7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[77]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.528
  Launch Clock Delay      :  7.021
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.704       7.021         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.224       7.245 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      0.361       7.606         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.105       7.711 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.711         ntR623           
 CLMS_198_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[77]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.711         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.681%), Route: 0.361ns(52.319%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.058       8.528         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[77]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.148                          
 clock uncertainty                                       0.200       7.348                          

 Removal time                                            0.000       7.348                          

 Data required time                                                  7.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.348                          
 Data arrival time                                                   7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[108]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.528
  Launch Clock Delay      :  7.021
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.704       7.021         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.224       7.245 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      0.361       7.606         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.105       7.711 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.711         ntR623           
 CLMS_198_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[108]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.711         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.681%), Route: 0.361ns(52.319%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.058       8.528         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[108]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.148                          
 clock uncertainty                                       0.200       7.348                          

 Removal time                                            0.000       7.348                          

 Data required time                                                  7.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.348                          
 Data arrival time                                                   7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.084
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.090       4.462         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.289       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)     10.988      15.739         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_124/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.739         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.563%), Route: 10.988ns(97.437%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.767      17.084         ntclkbufg_0      
 CLMA_174_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.609                          
 clock uncertainty                                      -0.350      17.259                          

 Recovery time                                          -0.617      16.642                          

 Data required time                                                 16.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.642                          
 Data arrival time                                                  15.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.084
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.090       4.462         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.289       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)     10.988      15.739         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_124/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.739         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.563%), Route: 10.988ns(97.437%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.767      17.084         ntclkbufg_0      
 CLMA_174_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.609                          
 clock uncertainty                                      -0.350      17.259                          

 Recovery time                                          -0.617      16.642                          

 Data required time                                                 16.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.642                          
 Data arrival time                                                  15.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.084
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.090       4.462         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.289       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)     10.988      15.739         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_124/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.739         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.563%), Route: 10.988ns(97.437%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.767      17.084         ntclkbufg_0      
 CLMA_174_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.609                          
 clock uncertainty                                      -0.350      17.259                          

 Recovery time                                          -0.617      16.642                          

 Data required time                                                 16.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.642                          
 Data arrival time                                                  15.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.503  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.617
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.742       3.589         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_68/Q0                    tco                   0.226       3.815 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.845       4.660         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_114/LRS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.226ns(21.102%), Route: 0.845ns(78.898%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.147       8.617         ntclkbufg_0      
 IOL_243_114/CLK_SYS                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.525       8.092                          
 clock uncertainty                                       0.350       8.442                          

 Removal time                                           -0.151       8.291                          

 Data required time                                                  8.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.291                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.503  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.617
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.742       3.589         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_68/Q0                    tco                   0.226       3.815 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.845       4.660         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_113/LRS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.226ns(21.102%), Route: 0.845ns(78.898%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.147       8.617         ntclkbufg_0      
 IOL_243_113/CLK_SYS                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.525       8.092                          
 clock uncertainty                                       0.350       8.442                          

 Removal time                                           -0.151       8.291                          

 Data required time                                                  8.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.291                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.401  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.524
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.751       3.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.229       3.827 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      0.980       4.807         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_206_48/RSCO                  td                    0.115       4.922 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.922         ntR449           
 CLMA_206_52/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.922         Logic Levels: 1  
                                                                                   Logic: 0.344ns(25.982%), Route: 0.980ns(74.018%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.054       8.524         ntclkbufg_0      
 CLMA_206_52/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       7.999                          
 clock uncertainty                                       0.350       8.349                          

 Removal time                                            0.000       8.349                          

 Data required time                                                  8.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.349                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rgb888_data[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  8.585
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.115      18.585         ntclkbufg_0      
 CLMA_150_116/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q1                   tco                   0.291      18.876 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.905      19.781         init_calib_complete
 CLMS_138_89/Y0                    td                    0.196      19.977 f       u_lcd_rgb_top/u_lcd_driver/N36/gateop_perm/Z
                                   net (fanout=53)       0.771      20.748         u_lcd_rgb_top/u_lcd_driver/N36
 CLMS_150_69/RSCO                  td                    0.147      20.895 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.895         ntR105           
 CLMS_150_73/RSCO                  td                    0.147      21.042 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.042         ntR104           
 CLMS_150_77/RSCO                  td                    0.147      21.189 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.189         ntR103           
 CLMS_150_81/RSCO                  td                    0.147      21.336 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.336         ntR102           
 CLMS_150_85/RSCO                  td                    0.147      21.483 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.483         ntR101           
 CLMS_150_89/RSCO                  td                    0.147      21.630 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.630         ntR100           
 CLMS_150_93/RSCO                  td                    0.147      21.777 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.777         ntR99            
 CLMS_150_97/RSCO                  td                    0.147      21.924 f       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      21.924         ntR98            
 CLMS_150_101/RSCI                                                         f       u_sd_read_photo/rgb888_data[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.924         Logic Levels: 9  
                                                                                   Logic: 1.663ns(49.805%), Route: 1.676ns(50.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.753      23.600         ntR1446          
 CLMS_150_101/CLK                                                          r       u_sd_read_photo/rgb888_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.485      24.085                          
 clock uncertainty                                      -0.150      23.935                          

 Recovery time                                           0.000      23.935                          

 Data required time                                                 23.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.935                          
 Data arrival time                                                  21.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rgb888_data[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  8.585
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.115      18.585         ntclkbufg_0      
 CLMA_150_116/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q1                   tco                   0.291      18.876 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.905      19.781         init_calib_complete
 CLMS_138_89/Y0                    td                    0.196      19.977 f       u_lcd_rgb_top/u_lcd_driver/N36/gateop_perm/Z
                                   net (fanout=53)       0.771      20.748         u_lcd_rgb_top/u_lcd_driver/N36
 CLMS_150_69/RSCO                  td                    0.147      20.895 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.895         ntR105           
 CLMS_150_73/RSCO                  td                    0.147      21.042 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.042         ntR104           
 CLMS_150_77/RSCO                  td                    0.147      21.189 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.189         ntR103           
 CLMS_150_81/RSCO                  td                    0.147      21.336 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.336         ntR102           
 CLMS_150_85/RSCO                  td                    0.147      21.483 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.483         ntR101           
 CLMS_150_89/RSCO                  td                    0.147      21.630 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.630         ntR100           
 CLMS_150_93/RSCO                  td                    0.147      21.777 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.777         ntR99            
 CLMS_150_97/RSCO                  td                    0.147      21.924 f       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      21.924         ntR98            
 CLMS_150_101/RSCI                                                         f       u_sd_read_photo/rgb888_data[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.924         Logic Levels: 9  
                                                                                   Logic: 1.663ns(49.805%), Route: 1.676ns(50.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.753      23.600         ntR1446          
 CLMS_150_101/CLK                                                          r       u_sd_read_photo/rgb888_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.485      24.085                          
 clock uncertainty                                      -0.150      23.935                          

 Recovery time                                           0.000      23.935                          

 Data required time                                                 23.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.935                          
 Data arrival time                                                  21.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rgb888_data[13]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  8.585
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     2.115      18.585         ntclkbufg_0      
 CLMA_150_116/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q1                   tco                   0.291      18.876 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.905      19.781         init_calib_complete
 CLMS_138_89/Y0                    td                    0.196      19.977 f       u_lcd_rgb_top/u_lcd_driver/N36/gateop_perm/Z
                                   net (fanout=53)       0.771      20.748         u_lcd_rgb_top/u_lcd_driver/N36
 CLMS_150_69/RSCO                  td                    0.147      20.895 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.895         ntR105           
 CLMS_150_73/RSCO                  td                    0.147      21.042 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.042         ntR104           
 CLMS_150_77/RSCO                  td                    0.147      21.189 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.189         ntR103           
 CLMS_150_81/RSCO                  td                    0.147      21.336 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.336         ntR102           
 CLMS_150_85/RSCO                  td                    0.147      21.483 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.483         ntR101           
 CLMS_150_89/RSCO                  td                    0.147      21.630 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.630         ntR100           
 CLMS_150_93/RSCO                  td                    0.147      21.777 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.777         ntR99            
 CLMS_150_97/RSCO                  td                    0.147      21.924 f       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      21.924         ntR98            
 CLMS_150_101/RSCI                                                         f       u_sd_read_photo/rgb888_data[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.924         Logic Levels: 9  
                                                                                   Logic: 1.663ns(49.805%), Route: 1.676ns(50.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.753      23.600         ntR1446          
 CLMS_150_101/CLK                                                          r       u_sd_read_photo/rgb888_data[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.485      24.085                          
 clock uncertainty                                      -0.150      23.935                          

 Recovery time                                           0.000      23.935                          

 Data required time                                                 23.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.935                          
 Data arrival time                                                  21.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.934
  Launch Clock Delay      :  7.113
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.796      27.113         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_126_128/Q0                   tco                   0.222      27.335 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.419         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_126_128/Y1                   td                    0.163      27.582 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       1.147      28.729         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_108/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  28.729         Logic Levels: 1  
                                                                                   Logic: 0.385ns(23.824%), Route: 1.231ns(76.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372      24.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286      25.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.904      26.934         lcd_clk          
 DRM_210_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.485      26.449                          
 clock uncertainty                                       0.150      26.599                          

 Removal time                                           -0.077      26.522                          

 Data required time                                                 26.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.522                          
 Data arrival time                                                  28.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.954  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.644
  Launch Clock Delay      :  7.113
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.796      27.113         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_126_128/Q0                   tco                   0.222      27.335 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.419         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_126_128/Y1                   td                    0.163      27.582 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       0.840      28.422         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_154_105/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                  28.422         Logic Levels: 1  
                                                                                   Logic: 0.385ns(29.412%), Route: 0.924ns(70.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372      24.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286      25.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.614      26.644         lcd_clk          
 CLMS_154_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.485      26.159                          
 clock uncertainty                                       0.150      26.309                          

 Removal time                                           -0.226      26.083                          

 Data required time                                                 26.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.083                          
 Data arrival time                                                  28.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.954  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.644
  Launch Clock Delay      :  7.113
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.796      27.113         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_126_128/Q0                   tco                   0.222      27.335 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.419         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_126_128/Y1                   td                    0.163      27.582 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       0.840      28.422         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_154_105/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                  28.422         Logic Levels: 1  
                                                                                   Logic: 0.385ns(29.412%), Route: 0.924ns(70.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372      24.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286      25.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.614      26.644         lcd_clk          
 CLMS_154_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.485      26.159                          
 clock uncertainty                                       0.150      26.309                          

 Removal time                                           -0.226      26.083                          

 Data required time                                                 26.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.083                          
 Data arrival time                                                  28.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.396  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.090       4.462         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.289       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      9.187      13.938         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_140/RSCO                 td                    0.137      14.075 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      14.075         ntR207           
 CLMA_194_144/RSCO                 td                    0.137      14.212 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.212         ntR206           
 CLMA_194_148/RSCO                 td                    0.137      14.349 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.349         ntR205           
 CLMA_194_152/RSCO                 td                    0.137      14.486 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.486         ntR204           
 CLMA_194_156/RSCO                 td                    0.137      14.623 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.623         ntR203           
 CLMA_194_160/RSCO                 td                    0.137      14.760 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.760         ntR202           
 CLMA_194_164/RSCO                 td                    0.137      14.897 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.897         ntR201           
 CLMA_194_168/RSCO                 td                    0.137      15.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.034         ntR200           
 CLMA_194_172/RSCO                 td                    0.137      15.171 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.171         ntR199           
 CLMA_194_176/RSCO                 td                    0.137      15.308 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.308         ntR198           
 CLMA_194_180/RSCO                 td                    0.137      15.445 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.445         ntR197           
 CLMA_194_184/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.445         Logic Levels: 11 
                                                                                   Logic: 1.796ns(16.353%), Route: 9.187ns(83.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694      23.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      24.066                          
 clock uncertainty                                      -0.150      23.916                          

 Recovery time                                           0.000      23.916                          

 Data required time                                                 23.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.916                          
 Data arrival time                                                  15.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.090       4.462         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.289       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)     10.120      14.871         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.871         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.776%), Route: 10.120ns(97.224%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.834      24.382                          
 clock uncertainty                                      -0.150      24.232                          

 Recovery time                                          -0.617      23.615                          

 Data required time                                                 23.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.615                          
 Data arrival time                                                  14.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.090       4.462         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.289       4.751 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)     10.120      14.871         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.871         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.776%), Route: 10.120ns(97.224%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.834      24.382                          
 clock uncertainty                                      -0.150      24.232                          

 Recovery time                                          -0.617      23.615                          

 Data required time                                                 23.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.615                          
 Data arrival time                                                  14.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.425
  Launch Clock Delay      :  3.558
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.711       3.558         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q1                    tco                   0.224       3.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.305       4.087         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_198_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.087         Logic Levels: 0  
                                                                                   Logic: 0.224ns(42.344%), Route: 0.305ns(57.656%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.053       4.425         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.673                          
 clock uncertainty                                       0.000       3.673                          

 Removal time                                           -0.220       3.453                          

 Data required time                                                  3.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.453                          
 Data arrival time                                                   4.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.425
  Launch Clock Delay      :  3.558
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.711       3.558         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q1                    tco                   0.224       3.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.305       4.087         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_198_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.087         Logic Levels: 0  
                                                                                   Logic: 0.224ns(42.344%), Route: 0.305ns(57.656%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.053       4.425         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.752       3.673                          
 clock uncertainty                                       0.000       3.673                          

 Removal time                                           -0.220       3.453                          

 Data required time                                                  3.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.453                          
 Data arrival time                                                   4.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.460
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N20             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.751       3.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.224       3.822 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      0.309       4.131         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_186_105/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   4.131         Logic Levels: 0  
                                                                                   Logic: 0.224ns(42.026%), Route: 0.309ns(57.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.088       4.460         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                        -0.752       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Removal time                                           -0.220       3.488                          

 Data required time                                                  3.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.488                          
 Data arrival time                                                   4.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[19] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372       4.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286       5.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.254       7.284         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[1]                  tco                   2.307       9.591 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.961      12.552         rd_data[11]      
 CLMS_66_141/Y0                    td                    0.196      12.748 f       u_lcd_rgb_top/u_lcd_driver/N34[11]/gateop_perm/Z
                                   net (fanout=1)        1.700      14.448         u_lcd_rgb_top/lcd_rgb_565 [11]
 IOL_7_205/DO                      td                    0.139      14.587 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_1/O
                                   net (fanout=1)        0.000      14.587         u_lcd_rgb_top.lcd_rgb_tri[19]/ntO
 IOBS_0_204/PAD                    td                    3.056      17.643 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_0/O
                                   net (fanout=1)        0.047      17.690         nt_lcd_rgb[19]   
 E4                                                                        f       lcd_rgb[19] (port)

 Data arrival time                                                  17.690         Logic Levels: 3  
                                                                                   Logic: 5.698ns(54.757%), Route: 4.708ns(45.243%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[15] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372       4.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286       5.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       2.254       7.284         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[0]                  tco                   2.307       9.591 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.987      12.578         rd_data[10]      
 CLMS_66_125/Y1                    td                    0.197      12.775 f       u_lcd_rgb_top/u_lcd_driver/N34[10]/gateop_perm/Z
                                   net (fanout=1)        1.144      13.919         u_lcd_rgb_top/lcd_rgb_565 [10]
 IOL_7_141/DO                      td                    0.139      14.058 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_1/O
                                   net (fanout=1)        0.000      14.058         u_lcd_rgb_top.lcd_rgb_tri[15]/ntO
 IOBS_0_140/PAD                    td                    3.056      17.114 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_0/IO
                                   net (fanout=1)        0.059      17.173         nt_lcd_rgb[15]   
 L7                                                                        f       lcd_rgb[15] (port)

 Data arrival time                                                  17.173         Logic Levels: 3  
                                                                                   Logic: 5.699ns(57.630%), Route: 4.190ns(42.370%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N20             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      2.372       4.744         ntR1446          
 CLMA_114_132/Y2                   td                    0.286       5.030 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.840       6.870         lcd_clk          
 DRM_142_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_4/QB0[1]                  tco                   2.307       9.177 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.450      11.627         rd_data[3]       
 CLMA_50_124/Y1                    td                    0.316      11.943 f       u_lcd_rgb_top/u_lcd_driver/N34[3]/gateop_perm/Z
                                   net (fanout=1)        1.619      13.562         u_lcd_rgb_top/lcd_rgb_565 [3]
 IOL_7_210/DO                      td                    0.139      13.701 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_1/O
                                   net (fanout=1)        0.000      13.701         u_lcd_rgb_top.lcd_rgb_tri[6]/ntO
 IOBS_0_209/PAD                    td                    3.056      16.757 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063      16.820         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                  16.820         Logic Levels: 3  
                                                                                   Logic: 5.818ns(58.472%), Route: 4.132ns(41.528%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.070       0.070         nt_mem_dq[13]    
 IOBS_244_48/DIN                   td                    0.461       0.531 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.531         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_243_49/RX_DATA_DD             td                    0.461       0.992 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.276         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_238_49/Y1                    td                    0.156       1.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.312       1.744         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44828
 CLMS_238_53/B1                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.744         Logic Levels: 3  
                                                                                   Logic: 1.078ns(61.812%), Route: 0.666ns(38.188%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[3] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 f       mem_dq[3] (port) 
                                   net (fanout=1)        0.057       0.057         nt_mem_dq[3]     
 IOBS_244_92/DIN                   td                    0.461       0.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_93/RX_DATA_DD             td                    0.461       0.979 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.411       1.390         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_234_89/Y0                    td                    0.204       1.594 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.216       1.810         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N44376
 CLMS_238_89/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.810         Logic Levels: 3  
                                                                                   Logic: 1.126ns(62.210%), Route: 0.684ns(37.790%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[10] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       mem_dq[10] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[10]    
 IOBS_244_77/DIN                   td                    0.461       0.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_243_78/RX_DATA_DD             td                    0.461       0.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.306       1.294         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_238_77/Y2                    td                    0.229       1.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.377       1.900         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44827
 CLMS_238_53/B3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.900         Logic Levels: 3  
                                                                                   Logic: 1.151ns(60.579%), Route: 0.749ns(39.421%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_194_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_194_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_162_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_154_97/CLK         u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_154_97/CLK         u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_154_93/CLK         u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           High Pulse Width  DRM_142_4/CLKB[0]       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.361
  Launch Clock Delay      :  5.034
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.150       5.034         ntclkbufg_0      
 CLMA_214_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_120/Q3                   tco                   0.220       5.254 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.277       5.531         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_214_125/Y1                   td                    0.359       5.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.263       6.153         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.250       6.403 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.403         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_121/Y3                   td                    0.387       6.790 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.237       7.027         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_214_124/Y2                   td                    0.162       7.189 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.274       7.463         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_214_116/COUT                 td                    0.391       7.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.854         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4314
 CLMA_214_120/Y0                   td                    0.206       8.060 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.380       8.440         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_226_124/Y3                   td                    0.243       8.683 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       0.407       9.090         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7582
 CLMS_214_113/Y2                   td                    0.381       9.471 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[1]/gateop/F
                                   net (fanout=1)        0.361       9.832         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7640
 CLMA_222_116/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   9.832         Logic Levels: 7  
                                                                                   Logic: 2.599ns(54.168%), Route: 2.199ns(45.832%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.032      14.361         ntclkbufg_0      
 CLMA_222_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.619      14.980                          
 clock uncertainty                                      -0.350      14.630                          

 Setup time                                             -0.151      14.479                          

 Data required time                                                 14.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.479                          
 Data arrival time                                                   9.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.647                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.369
  Launch Clock Delay      :  5.034
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.150       5.034         ntclkbufg_0      
 CLMA_214_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_120/Q3                   tco                   0.220       5.254 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.277       5.531         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_214_125/Y1                   td                    0.359       5.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.263       6.153         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.250       6.403 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.403         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_121/Y3                   td                    0.387       6.790 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.237       7.027         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_214_124/Y2                   td                    0.162       7.189 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.274       7.463         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_214_116/COUT                 td                    0.391       7.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.854         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4314
 CLMA_214_120/Y0                   td                    0.206       8.060 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.380       8.440         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_226_124/Y3                   td                    0.243       8.683 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       0.368       9.051         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7582
 CLMA_230_116/Y3                   td                    0.360       9.411 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/gateop/F
                                   net (fanout=1)        0.257       9.668         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7669
 CLMS_226_121/A3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.668         Logic Levels: 7  
                                                                                   Logic: 2.578ns(55.632%), Route: 2.056ns(44.368%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.040      14.369         ntclkbufg_0      
 CLMS_226_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.619      14.988                          
 clock uncertainty                                      -0.350      14.638                          

 Setup time                                             -0.308      14.330                          

 Data required time                                                 14.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.330                          
 Data arrival time                                                   9.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.376
  Launch Clock Delay      :  5.034
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.150       5.034         ntclkbufg_0      
 CLMA_214_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_120/Q3                   tco                   0.220       5.254 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.277       5.531         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [4]
 CLMS_214_125/Y1                   td                    0.359       5.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.263       6.153         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.250       6.403 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.403         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_214_121/Y3                   td                    0.387       6.790 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.237       7.027         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_214_124/Y2                   td                    0.162       7.189 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.274       7.463         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_214_116/COUT                 td                    0.391       7.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.854         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4314
 CLMA_214_120/Y0                   td                    0.206       8.060 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.380       8.440         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_226_124/Y3                   td                    0.243       8.683 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       0.282       8.965         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7582
 CLMS_226_117/Y3                   td                    0.360       9.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[5]/gateop/F
                                   net (fanout=1)        0.356       9.681         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N7668
 CLMA_230_124/D3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   9.681         Logic Levels: 7  
                                                                                   Logic: 2.578ns(55.477%), Route: 2.069ns(44.523%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.047      14.376         ntclkbufg_0      
 CLMA_230_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.619      14.995                          
 clock uncertainty                                      -0.350      14.645                          

 Setup time                                             -0.287      14.358                          

 Data required time                                                 14.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.358                          
 Data arrival time                                                   9.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.019
  Launch Clock Delay      :  4.344
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.015       4.344         ntclkbufg_0      
 CLMA_238_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_238_156/Q0                   tco                   0.179       4.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       4.581         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position [0]
 CLMS_238_157/A0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.581         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.135       5.019         ntclkbufg_0      
 CLMS_238_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.660       4.359                          
 clock uncertainty                                       0.200       4.559                          

 Hold time                                              -0.078       4.481                          

 Data required time                                                  4.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.481                          
 Data arrival time                                                   4.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.019
  Launch Clock Delay      :  4.344
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.015       4.344         ntclkbufg_0      
 CLMA_238_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_238_156/Q1                   tco                   0.180       4.524 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       4.582         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position [5]
 CLMS_238_157/C0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.582         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.135       5.019         ntclkbufg_0      
 CLMS_238_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.660       4.359                          
 clock uncertainty                                       0.200       4.559                          

 Hold time                                              -0.077       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   4.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[94]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[62]/opit_0_inv_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.975
  Launch Clock Delay      :  4.301
  Clock Pessimism Removal :  -0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.972       4.301         ntclkbufg_0      
 CLMA_206_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[94]/opit_0_inv/CLK

 CLMA_206_48/Q0                    tco                   0.179       4.480 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[94]/opit_0_inv/Q
                                   net (fanout=1)        0.058       4.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [94]
 CLMS_206_49/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[62]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.538         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.091       4.975         ntclkbufg_0      
 CLMS_206_49/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[62]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.659       4.316                          
 clock uncertainty                                       0.200       4.516                          

 Hold time                                              -0.078       4.438                          

 Data required time                                                  4.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.438                          
 Data arrival time                                                   4.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_rd_size/ddr_max_addr[19]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[19]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.888  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.357
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.150       2.763         ntR1446          
 CLMA_118_136/CLK                                                          r       u_sd_rd_size/ddr_max_addr[19]/opit_0_L5Q_perm/CLK

 CLMA_118_136/Q1                   tco                   0.223       2.986 f       u_sd_rd_size/ddr_max_addr[19]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        1.118       4.104         ddr_max_addr[19] 
 CLMA_110_52/Y6CD                  td                    0.103       4.207 f       CLKROUTE_81/Z    
                                   net (fanout=1)        0.720       4.927         ntR1418          
 CLMA_46_52/Y6CD                   td                    0.103       5.030 f       CLKROUTE_80/Z    
                                   net (fanout=1)        0.299       5.329         ntR1417          
 CLMS_38_57/Y6CD                   td                    0.103       5.432 f       CLKROUTE_79/Z    
                                   net (fanout=1)        0.179       5.611         ntR1416          
 CLMS_38_53/Y6CD                   td                    0.103       5.714 f       CLKROUTE_78/Z    
                                   net (fanout=1)        0.192       5.906         ntR1415          
 CLMS_38_61/Y6AB                   td                    0.101       6.007 f       CLKROUTE_77/Z    
                                   net (fanout=1)        0.179       6.186         ntR1414          
 CLMA_38_56/Y6AB                   td                    0.101       6.287 f       CLKROUTE_76/Z    
                                   net (fanout=1)        4.423      10.710         ntR1413          
 CLMA_126_132/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[19]/opit_0/D

 Data arrival time                                                  10.710         Logic Levels: 6  
                                                                                   Logic: 0.837ns(10.532%), Route: 7.110ns(89.468%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.028      14.357         ntclkbufg_0      
 CLMA_126_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[19]/opit_0/CLK
 clock pessimism                                         0.294      14.651                          
 clock uncertainty                                      -0.350      14.301                          

 Setup time                                             -0.068      14.233                          

 Data required time                                                 14.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.233                          
 Data arrival time                                                  10.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_rd_size/ddr_max_addr[17]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[17]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.883  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.352
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.150       2.763         ntR1446          
 CLMA_118_136/CLK                                                          r       u_sd_rd_size/ddr_max_addr[17]/opit_0_L5Q_perm/CLK

 CLMA_118_136/Q0                   tco                   0.221       2.984 f       u_sd_rd_size/ddr_max_addr[17]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        2.317       5.301         ddr_max_addr[17] 
 CLMA_186_57/Y6AB                  td                    0.101       5.402 f       CLKROUTE_101/Z   
                                   net (fanout=1)        5.139      10.541         ntR1438          
 CLMA_126_136/M2                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[17]/opit_0/D

 Data arrival time                                                  10.541         Logic Levels: 1  
                                                                                   Logic: 0.322ns(4.140%), Route: 7.456ns(95.860%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.023      14.352         ntclkbufg_0      
 CLMA_126_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[17]/opit_0/CLK
 clock pessimism                                         0.294      14.646                          
 clock uncertainty                                      -0.350      14.296                          

 Setup time                                             -0.068      14.228                          

 Data required time                                                 14.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.228                          
 Data arrival time                                                  10.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.687                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.890  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.338
  Launch Clock Delay      :  2.742
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.129       2.742         ntR1446          
 CLMS_138_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_138_105/Q1                   tco                   0.223       2.965 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        7.621      10.586         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_138_104/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  10.586         Logic Levels: 0  
                                                                                   Logic: 0.223ns(2.843%), Route: 7.621ns(97.157%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.009      14.338         ntclkbufg_0      
 CLMA_138_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.294      14.632                          
 clock uncertainty                                      -0.350      14.282                          

 Setup time                                              0.024      14.306                          

 Data required time                                                 14.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.306                          
 Data arrival time                                                  10.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.417  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.995       2.302         ntR1446          
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q0                   tco                   0.182       2.484 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.210       5.694         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_138_104/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   5.694         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.366%), Route: 3.210ns(94.634%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.129       5.013         ntclkbufg_0      
 CLMA_138_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.294       4.719                          
 clock uncertainty                                       0.350       5.069                          

 Hold time                                              -0.011       5.058                          

 Data required time                                                  5.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.058                          
 Data arrival time                                                   5.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.009
  Launch Clock Delay      :  3.160
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.142       2.449         ntR1446          
 CLMA_114_132/Y2                   td                    0.167       2.616 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.544       3.160         lcd_clk          
 CLMA_162_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_162_112/Q0                   tco                   0.182       3.342 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.388       5.730         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMS_154_113/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                   5.730         Logic Levels: 0  
                                                                                   Logic: 0.182ns(7.082%), Route: 2.388ns(92.918%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.125       5.009         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.294       4.715                          
 clock uncertainty                                       0.350       5.065                          

 Hold time                                              -0.011       5.054                          

 Data required time                                                  5.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.054                          
 Data arrival time                                                   5.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_rd_size/ddr_max_addr[18]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.032
  Launch Clock Delay      :  2.341
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.034       2.341         ntR1446          
 CLMA_118_133/CLK                                                          r       u_sd_rd_size/ddr_max_addr[18]/opit_0_L5Q_perm/CLK

 CLMA_118_133/Q2                   tco                   0.183       2.524 r       u_sd_rd_size/ddr_max_addr[18]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        3.281       5.805         ddr_max_addr[18] 
 CLMA_126_132/CD                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0/D

 Data arrival time                                                   5.805         Logic Levels: 0  
                                                                                   Logic: 0.183ns(5.283%), Route: 3.281ns(94.717%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.148       5.032         ntclkbufg_0      
 CLMA_126_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0/CLK
 clock pessimism                                        -0.294       4.738                          
 clock uncertainty                                       0.350       5.088                          

 Hold time                                               0.034       5.122                          

 Data required time                                                  5.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.122                          
 Data arrival time                                                   5.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  2.701
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.092      12.701         ntclkbufg_1      
 CLMA_162_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_162_88/Q0                    tco                   0.221      12.922 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.255      13.177         u_sd_ctrl_top/u_sd_read/rx_data_cnt [1]
 CLMA_158_89/Y2                    td                    0.381      13.558 f       u_sd_ctrl_top/u_sd_read/N336_8/gateop_perm/Z
                                   net (fanout=2)        0.253      13.811         u_sd_ctrl_top/u_sd_read/_N43340
 CLMS_162_89/Y0                    td                    0.264      14.075 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.360      14.435         u_sd_ctrl_top/u_sd_read/_N24310
                                   td                    0.365      14.800 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.800         u_sd_ctrl_top/u_sd_read/_N4942
 CLMA_162_88/COUT                  td                    0.044      14.844 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.844         u_sd_ctrl_top/u_sd_read/_N4944
                                   td                    0.044      14.888 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.888         u_sd_ctrl_top/u_sd_read/_N4946
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.888         Logic Levels: 3  
                                                                                   Logic: 1.319ns(60.311%), Route: 0.868ns(39.689%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      31.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      31.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.977      32.280         ntclkbufg_1      
 CLMA_162_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.410      32.690                          
 clock uncertainty                                      -0.150      32.540                          

 Setup time                                             -0.128      32.412                          

 Data required time                                                 32.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.412                          
 Data arrival time                                                  14.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  2.701
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.092      12.701         ntclkbufg_1      
 CLMA_162_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_162_88/Q0                    tco                   0.221      12.922 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.255      13.177         u_sd_ctrl_top/u_sd_read/rx_data_cnt [1]
 CLMA_158_89/Y2                    td                    0.381      13.558 f       u_sd_ctrl_top/u_sd_read/N336_8/gateop_perm/Z
                                   net (fanout=2)        0.253      13.811         u_sd_ctrl_top/u_sd_read/_N43340
 CLMS_162_89/Y0                    td                    0.264      14.075 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.360      14.435         u_sd_ctrl_top/u_sd_read/_N24310
                                   td                    0.365      14.800 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.800         u_sd_ctrl_top/u_sd_read/_N4942
 CLMA_162_88/COUT                  td                    0.044      14.844 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.844         u_sd_ctrl_top/u_sd_read/_N4944
 CLMA_162_92/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.844         Logic Levels: 3  
                                                                                   Logic: 1.275ns(59.496%), Route: 0.868ns(40.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      31.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      31.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.977      32.280         ntclkbufg_1      
 CLMA_162_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.410      32.690                          
 clock uncertainty                                      -0.150      32.540                          

 Setup time                                             -0.132      32.408                          

 Data required time                                                 32.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.408                          
 Data arrival time                                                  14.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.276
  Launch Clock Delay      :  2.701
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.092      12.701         ntclkbufg_1      
 CLMA_162_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK

 CLMA_162_88/Q0                    tco                   0.221      12.922 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.255      13.177         u_sd_ctrl_top/u_sd_read/rx_data_cnt [1]
 CLMA_158_89/Y2                    td                    0.381      13.558 f       u_sd_ctrl_top/u_sd_read/N336_8/gateop_perm/Z
                                   net (fanout=2)        0.253      13.811         u_sd_ctrl_top/u_sd_read/_N43340
 CLMS_162_89/Y0                    td                    0.264      14.075 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.360      14.435         u_sd_ctrl_top/u_sd_read/_N24310
                                   td                    0.353      14.788 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.788         u_sd_ctrl_top/u_sd_read/_N4942
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.788         Logic Levels: 2  
                                                                                   Logic: 1.219ns(58.409%), Route: 0.868ns(41.591%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      31.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      31.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.973      32.276         ntclkbufg_1      
 CLMA_162_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.425      32.701                          
 clock uncertainty                                      -0.150      32.551                          

 Setup time                                             -0.128      32.423                          

 Data required time                                                 32.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.423                          
 Data arrival time                                                  14.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.713
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.984      12.287         ntclkbufg_1      
 CLMA_158_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK

 CLMA_158_97/Q2                    tco                   0.180      12.467 f       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059      12.526         u_sd_ctrl_top/u_sd_read/rx_data_t [11]
 CLMA_158_96/A4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.526         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.104      12.713         ntclkbufg_1      
 CLMA_158_96/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410      12.303                          
 clock uncertainty                                       0.000      12.303                          

 Hold time                                              -0.029      12.274                          

 Data required time                                                 12.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.274                          
 Data arrival time                                                  12.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.710
  Launch Clock Delay      :  2.284
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.981      12.284         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q0                    tco                   0.179      12.463 f       u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061      12.524         u_sd_ctrl_top/u_sd_read/res_flag
 CLMA_146_84/B4                                                            f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.524         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.101      12.710         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425      12.285                          
 clock uncertainty                                       0.000      12.285                          

 Hold time                                              -0.029      12.256                          

 Data required time                                                 12.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.256                          
 Data arrival time                                                  12.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.714
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.986      12.289         ntclkbufg_1      
 CLMA_162_100/CLK                                                          r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_162_100/Q3                   tco                   0.178      12.467 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062      12.529         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_162_100/D4                                                           f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.529         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.105      12.714         ntclkbufg_1      
 CLMA_162_100/CLK                                                          r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425      12.289                          
 clock uncertainty                                       0.000      12.289                          

 Hold time                                              -0.028      12.261                          

 Data required time                                                 12.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.261                          
 Data arrival time                                                  12.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.711
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.098       2.711         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.223       2.934 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.189         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.151       3.340 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.166       3.506         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CECO                  td                    0.132       3.638 f       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.638         ntR826           
 CLMS_154_97/CECI                                                          f       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   3.638         Logic Levels: 2  
                                                                                   Logic: 0.506ns(54.585%), Route: 0.421ns(45.415%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.988      12.291         ntclkbufg_1      
 CLMS_154_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      12.563                          
 clock uncertainty                                      -0.150      12.413                          

 Setup time                                             -0.576      11.837                          

 Data required time                                                 11.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.837                          
 Data arrival time                                                   3.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.711
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.098       2.711         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.223       2.934 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.189         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.151       3.340 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.166       3.506         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CECO                  td                    0.132       3.638 f       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.638         ntR826           
 CLMS_154_97/CECI                                                          f       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                   3.638         Logic Levels: 2  
                                                                                   Logic: 0.506ns(54.585%), Route: 0.421ns(45.415%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.988      12.291         ntclkbufg_1      
 CLMS_154_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      12.563                          
 clock uncertainty                                      -0.150      12.413                          

 Setup time                                             -0.576      11.837                          

 Data required time                                                 11.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.837                          
 Data arrival time                                                   3.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.711
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.098       2.711         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.223       2.934 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.189         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.151       3.340 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.166       3.506         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CECO                  td                    0.132       3.638 f       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.638         ntR826           
 CLMS_154_97/CECI                                                          f       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CE

 Data arrival time                                                   3.638         Logic Levels: 2  
                                                                                   Logic: 0.506ns(54.585%), Route: 0.421ns(45.415%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.988      12.291         ntclkbufg_1      
 CLMS_154_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      12.563                          
 clock uncertainty                                      -0.150      12.413                          

 Setup time                                             -0.576      11.837                          

 Data required time                                                 11.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.837                          
 Data arrival time                                                   3.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.709
  Launch Clock Delay      :  2.286
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.979      22.286         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.183      22.469 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.204      22.673         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_93/C4                                                            r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4

 Data arrival time                                                  22.673         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.287%), Route: 0.204ns(52.713%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.100      12.709         ntclkbufg_1      
 CLMA_158_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      12.437                          
 clock uncertainty                                       0.150      12.587                          

 Hold time                                              -0.040      12.547                          

 Data required time                                                 12.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.547                          
 Data arrival time                                                  22.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.712
  Launch Clock Delay      :  2.286
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.979      22.286         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.183      22.469 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.199      22.668         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.131      22.799 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.133      22.932         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CE                                                            r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  22.932         Logic Levels: 1  
                                                                                   Logic: 0.314ns(48.607%), Route: 0.332ns(51.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.103      12.712         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      12.440                          
 clock uncertainty                                       0.150      12.590                          

 Hold time                                              -0.187      12.403                          

 Data required time                                                 12.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.403                          
 Data arrival time                                                  22.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.712
  Launch Clock Delay      :  2.286
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.979      22.286         ntR1446          
 CLMA_154_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_154_88/Q2                    tco                   0.183      22.469 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.199      22.668         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_158_89/Y1                    td                    0.131      22.799 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=12)       0.133      22.932         u_sd_ctrl_top/u_sd_read/N262
 CLMS_154_93/CE                                                            r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CE

 Data arrival time                                                  22.932         Logic Levels: 1  
                                                                                   Logic: 0.314ns(48.607%), Route: 0.332ns(51.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.103      12.712         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      12.440                          
 clock uncertainty                                       0.150      12.590                          

 Hold time                                              -0.187      12.403                          

 Data required time                                                 12.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.403                          
 Data arrival time                                                  22.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  2.678
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.065       2.678         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_180/Q3                   tco                   0.220       2.898 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.363       3.261         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_194_184/Y3                   td                    0.358       3.619 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.382       4.001         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44663
 CLMS_194_169/Y2                   td                    0.150       4.151 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.286       4.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44666
 CLMA_186_177/Y3                   td                    0.243       4.680 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.536       5.216         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_133/Y0                   td                    0.150       5.366 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.761       6.127         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_194_184/CE                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.127         Logic Levels: 4  
                                                                                   Logic: 1.121ns(32.502%), Route: 2.328ns(67.498%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.949      22.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.626                          
 clock uncertainty                                      -0.150      22.476                          

 Setup time                                             -0.476      22.000                          

 Data required time                                                 22.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.000                          
 Data arrival time                                                   6.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.873                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.262
  Launch Clock Delay      :  2.678
  Clock Pessimism Removal :  0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.065       2.678         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_180/Q3                   tco                   0.220       2.898 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.363       3.261         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_194_184/Y3                   td                    0.358       3.619 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.382       4.001         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44663
 CLMS_194_169/Y2                   td                    0.150       4.151 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.286       4.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44666
 CLMA_186_177/Y3                   td                    0.243       4.680 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.536       5.216         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_133/Y0                   td                    0.150       5.366 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.558       5.924         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_169/CECO                 td                    0.132       6.056 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.056         ntR760           
 CLMA_186_173/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.056         Logic Levels: 5  
                                                                                   Logic: 1.253ns(37.093%), Route: 2.125ns(62.907%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955      22.262         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_173/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.409      22.671                          
 clock uncertainty                                      -0.150      22.521                          

 Setup time                                             -0.576      21.945                          

 Data required time                                                 21.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.945                          
 Data arrival time                                                   6.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.262
  Launch Clock Delay      :  2.678
  Clock Pessimism Removal :  0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.065       2.678         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_180/Q3                   tco                   0.220       2.898 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.363       3.261         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_194_184/Y3                   td                    0.358       3.619 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.382       4.001         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44663
 CLMS_194_169/Y2                   td                    0.150       4.151 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.286       4.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44666
 CLMA_186_177/Y3                   td                    0.243       4.680 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.536       5.216         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_186_133/Y0                   td                    0.150       5.366 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.558       5.924         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_186_169/CECO                 td                    0.132       6.056 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.056         ntR760           
 CLMA_186_173/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.056         Logic Levels: 5  
                                                                                   Logic: 1.253ns(37.093%), Route: 2.125ns(62.907%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955      22.262         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_173/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.409      22.671                          
 clock uncertainty                                      -0.150      22.521                          

 Setup time                                             -0.576      21.945                          

 Data required time                                                 21.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.945                          
 Data arrival time                                                   6.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.019       2.326         ntR1446          
 CLMS_110_141/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_110_141/Q1                   tco                   0.184       2.510 r       u_lcd_rgb_top/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.210       2.720         u_lcd_rgb_top/lcd_id [14]
 CLMA_118_136/Y0                   td                    0.184       2.904 r       u_sd_rd_size/ddr_max_addr[17]/opit_0_L5Q_perm/Z
                                   net (fanout=10)       0.244       3.148         u_lcd_rgb_top/u_clk_div/N42
 CLMS_114_129/M0                                                           r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/D

 Data arrival time                                                   3.148         Logic Levels: 1  
                                                                                   Logic: 0.368ns(44.769%), Route: 0.454ns(55.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295       2.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220       3.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.156       3.284         lcd_clk          
 CLMS_114_129/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/opit_0/CLK
 clock pessimism                                        -0.370       2.914                          
 clock uncertainty                                       0.000       2.914                          

 Hold time                                              -0.011       2.903                          

 Data required time                                                  2.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.903                          
 Data arrival time                                                   3.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.710
  Launch Clock Delay      :  2.285
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.978       2.285         ntR1446          
 CLMS_150_85/CLK                                                           r       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/CLK

 CLMS_150_85/Q3                    tco                   0.178       2.463 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.133       2.596         sd_rd_sec_addr[20]
 CLMA_150_84/CD                                                            f       u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/D

 Data arrival time                                                   2.596         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.235%), Route: 0.133ns(42.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.097       2.710         ntR1446          
 CLMA_150_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/CLK
 clock pessimism                                        -0.410       2.300                          
 clock uncertainty                                       0.000       2.300                          

 Hold time                                               0.040       2.340                          

 Data required time                                                  2.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.340                          
 Data arrival time                                                   2.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CEB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.795  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.240
  Launch Clock Delay      :  2.933
  Clock Pessimism Removal :  -0.512

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.142       2.449         ntR1446          
 CLMA_114_132/Y2                   td                    0.167       2.616 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.317       2.933         lcd_clk          
 CLMA_102_132/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/CLK

 CLMA_102_132/Q2                   tco                   0.183       3.116 r       u_lcd_rgb_top/u_lcd_driver/data_req/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.852       3.968         rdata_req        
 DRM_142_24/CEB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CEB[0]

 Data arrival time                                                   3.968         Logic Levels: 0  
                                                                                   Logic: 0.183ns(17.681%), Route: 0.852ns(82.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295       2.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220       3.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.112       4.240         lcd_clk          
 DRM_142_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.512       3.728                          
 clock uncertainty                                       0.000       3.728                          

 Hold time                                              -0.018       3.710                          

 Data required time                                                  3.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.710                          
 Data arrival time                                                   3.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.263
  Launch Clock Delay      :  5.023
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.139      15.023         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_222_105/Q2                   tco                   0.223      15.246 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.841      16.087         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_72/Y3                    td                    0.162      16.249 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.185      16.434         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_72/Y0                    td                    0.150      16.584 f       _N5753_inv/gateop_perm/Z
                                   net (fanout=8)        0.350      16.934         _N5753           
                                   td                    0.365      17.299 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.299         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4304
 CLMA_182_72/COUT                  td                    0.044      17.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.343         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4306
                                   td                    0.044      17.387 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.387         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4308
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.387         Logic Levels: 3  
                                                                                   Logic: 0.988ns(41.794%), Route: 1.376ns(58.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956      22.263         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.569                          
 clock uncertainty                                      -0.150      22.419                          

 Setup time                                             -0.128      22.291                          

 Data required time                                                 22.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.291                          
 Data arrival time                                                  17.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.904                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.263
  Launch Clock Delay      :  5.023
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.139      15.023         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_222_105/Q2                   tco                   0.223      15.246 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.841      16.087         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_72/Y3                    td                    0.162      16.249 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.185      16.434         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_72/Y0                    td                    0.150      16.584 f       _N5753_inv/gateop_perm/Z
                                   net (fanout=8)        0.350      16.934         _N5753           
                                   td                    0.365      17.299 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.299         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4304
 CLMA_182_72/COUT                  td                    0.044      17.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.343         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4306
 CLMA_182_76/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.343         Logic Levels: 3  
                                                                                   Logic: 0.944ns(40.690%), Route: 1.376ns(59.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956      22.263         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.569                          
 clock uncertainty                                      -0.150      22.419                          

 Setup time                                             -0.132      22.287                          

 Data required time                                                 22.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.287                          
 Data arrival time                                                  17.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.259
  Launch Clock Delay      :  5.023
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.139      15.023         ntclkbufg_0      
 CLMS_222_105/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_222_105/Q2                   tco                   0.223      15.246 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.841      16.087         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_72/Y3                    td                    0.162      16.249 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.185      16.434         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_72/Y0                    td                    0.150      16.584 f       _N5753_inv/gateop_perm/Z
                                   net (fanout=8)        0.350      16.934         _N5753           
                                   td                    0.353      17.287 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.287         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4304
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.287         Logic Levels: 2  
                                                                                   Logic: 0.888ns(39.223%), Route: 1.376ns(60.777%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.565                          
 clock uncertainty                                      -0.150      22.415                          

 Setup time                                             -0.128      22.287                          

 Data required time                                                 22.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.287                          
 Data arrival time                                                  17.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.113
  Launch Clock Delay      :  4.326
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.997      24.326         ntclkbufg_0      
 CLMA_158_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_108/Q1                   tco                   0.184      24.510 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139      24.649         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_154_105/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  24.649         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295      22.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220      23.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.985      24.113         lcd_clk          
 CLMS_154_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.294      23.819                          
 clock uncertainty                                       0.150      23.969                          

 Hold time                                              -0.011      23.958                          

 Data required time                                                 23.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.958                          
 Data arrival time                                                  24.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.646  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.970
  Launch Clock Delay      :  4.322
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.993      24.322         ntclkbufg_0      
 CLMA_158_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_158_104/Q1                   tco                   0.184      24.506 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.203      24.709         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_162_108/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  24.709         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.545%), Route: 0.203ns(52.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295      22.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220      23.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.842      23.970         lcd_clk          
 CLMA_162_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.294      23.676                          
 clock uncertainty                                       0.150      23.826                          

 Hold time                                               0.034      23.860                          

 Data required time                                                 23.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.860                          
 Data arrival time                                                  24.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.511  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.113
  Launch Clock Delay      :  4.330
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.001      24.330         ntclkbufg_0      
 CLMS_154_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_154_109/Q1                   tco                   0.184      24.514 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.293      24.807         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_154_104/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  24.807         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.574%), Route: 0.293ns(61.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295      22.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220      23.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.985      24.113         lcd_clk          
 CLMA_154_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.294      23.819                          
 clock uncertainty                                       0.150      23.969                          

 Hold time                                              -0.011      23.958                          

 Data required time                                                 23.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.958                          
 Data arrival time                                                  24.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.710
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.101      12.710         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q1                    tco                   0.223      12.933 f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.286      13.219         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_158_84/Y3                    td                    0.243      13.462 f       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.155      13.617         u_sd_ctrl_top/u_sd_read/_N43451
 CLMA_158_84/Y2                    td                    0.150      13.767 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.263      14.030         u_sd_ctrl_top/u_sd_read/N388
 CLMA_154_84/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  14.030         Logic Levels: 2  
                                                                                   Logic: 0.616ns(46.667%), Route: 0.704ns(53.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.975      22.282         ntR1446          
 CLMA_154_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      22.554                          
 clock uncertainty                                      -0.150      22.404                          

 Setup time                                             -0.476      21.928                          

 Data required time                                                 21.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.928                          
 Data arrival time                                                  14.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.710
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.101      12.710         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q1                    tco                   0.223      12.933 f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.286      13.219         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_158_84/Y3                    td                    0.243      13.462 f       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.155      13.617         u_sd_ctrl_top/u_sd_read/_N43451
 CLMA_158_84/Y2                    td                    0.150      13.767 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.263      14.030         u_sd_ctrl_top/u_sd_read/N388
 CLMA_154_84/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  14.030         Logic Levels: 2  
                                                                                   Logic: 0.616ns(46.667%), Route: 0.704ns(53.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.975      22.282         ntR1446          
 CLMA_154_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      22.554                          
 clock uncertainty                                      -0.150      22.404                          

 Setup time                                             -0.476      21.928                          

 Data required time                                                 21.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.928                          
 Data arrival time                                                  14.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.710
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.101      12.710         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMA_146_84/Q1                    tco                   0.223      12.933 f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.286      13.219         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_158_84/Y3                    td                    0.243      13.462 f       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.155      13.617         u_sd_ctrl_top/u_sd_read/_N43451
 CLMA_158_84/Y2                    td                    0.150      13.767 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.263      14.030         u_sd_ctrl_top/u_sd_read/N388
 CLMA_154_84/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  14.030         Logic Levels: 2  
                                                                                   Logic: 0.616ns(46.667%), Route: 0.704ns(53.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.975      22.282         ntR1446          
 CLMA_154_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      22.554                          
 clock uncertainty                                      -0.150      22.404                          

 Setup time                                             -0.476      21.928                          

 Data required time                                                 21.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.928                          
 Data arrival time                                                  14.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  2.286
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.983      12.286         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK

 CLMS_154_93/Q1                    tco                   0.180      12.466 f       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.136      12.602         u_sd_ctrl_top/u_sd_read/rx_data_t [3]
 CLMA_154_92/CD                                                            f       u_sd_ctrl_top/u_sd_read/rd_val_data[3]/opit_0/D

 Data arrival time                                                  12.602         Logic Levels: 0  
                                                                                   Logic: 0.180ns(56.962%), Route: 0.136ns(43.038%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.103       2.716         ntR1446          
 CLMA_154_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[3]/opit_0/CLK
 clock pessimism                                        -0.272       2.444                          
 clock uncertainty                                       0.150       2.594                          

 Hold time                                               0.040       2.634                          

 Data required time                                                  2.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.634                          
 Data arrival time                                                  12.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.968                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  2.286
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.983      12.286         ntclkbufg_1      
 CLMS_154_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK

 CLMS_154_93/Q2                    tco                   0.183      12.469 r       u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.134      12.603         u_sd_ctrl_top/u_sd_read/rx_data_t [4]
 CLMA_154_92/M0                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[4]/opit_0/D

 Data arrival time                                                  12.603         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.729%), Route: 0.134ns(42.271%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.103       2.716         ntR1446          
 CLMA_154_92/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[4]/opit_0/CLK
 clock pessimism                                        -0.272       2.444                          
 clock uncertainty                                       0.150       2.594                          

 Hold time                                              -0.011       2.583                          

 Data required time                                                  2.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.583                          
 Data arrival time                                                  12.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.721
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_113/CLK_USCM              td                    0.000      11.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.984      12.287         ntclkbufg_1      
 CLMA_158_97/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK

 CLMA_158_97/Q0                    tco                   0.182      12.469 r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.141      12.610         u_sd_ctrl_top/u_sd_read/rx_data_t [7]
 CLMA_158_101/M0                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[7]/opit_0/D

 Data arrival time                                                  12.610         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.347%), Route: 0.141ns(43.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.108       2.721         ntR1446          
 CLMA_158_101/CLK                                                          r       u_sd_ctrl_top/u_sd_read/rd_val_data[7]/opit_0/CLK
 clock pessimism                                        -0.272       2.449                          
 clock uncertainty                                       0.150       2.599                          

 Hold time                                              -0.011       2.588                          

 Data required time                                                  2.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.588                          
 Data arrival time                                                  12.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.074       4.958         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.223       5.181 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      1.113       6.294         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_133/RSCO                 td                    0.105       6.399 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_we_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.399         ntR490           
 CLMS_214_137/RSCO                 td                    0.105       6.504 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.504         ntR489           
 CLMS_214_141/RSCO                 td                    0.105       6.609 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.609         ntR488           
 CLMS_214_145/RSCO                 td                    0.105       6.714 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.714         ntR487           
 CLMS_214_149/RSCO                 td                    0.105       6.819 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.819         ntR486           
 CLMS_214_153/RSCO                 td                    0.105       6.924 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.924         ntR485           
 CLMS_214_157/RSCO                 td                    0.105       7.029 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.029         ntR484           
 CLMS_214_161/RSCO                 td                    0.105       7.134 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.134         ntR483           
 CLMS_214_165/RSCO                 td                    0.105       7.239 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.239         ntR482           
 CLMS_214_169/RSCO                 td                    0.105       7.344 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.344         ntR481           
 CLMS_214_173/RSCO                 td                    0.105       7.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.449         ntR480           
 CLMS_214_177/RSCO                 td                    0.105       7.554 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.554         ntR479           
 CLMS_214_181/RSCO                 td                    0.105       7.659 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.659         ntR478           
 CLMS_214_185/RSCO                 td                    0.105       7.764 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.764         ntR477           
 CLMS_214_193/RSCO                 td                    0.105       7.869 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.869         ntR476           
 CLMS_214_197/RSCO                 td                    0.105       7.974 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.974         ntR475           
 CLMS_214_201/RSCO                 td                    0.105       8.079 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.079         ntR474           
 CLMS_214_205/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.079         Logic Levels: 17 
                                                                                   Logic: 2.008ns(64.338%), Route: 1.113ns(35.662%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.987      14.316         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.555      14.871                          
 clock uncertainty                                      -0.350      14.521                          

 Recovery time                                           0.000      14.521                          

 Data required time                                                 14.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.521                          
 Data arrival time                                                   8.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.074       4.958         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.223       5.181 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      1.113       6.294         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_133/RSCO                 td                    0.105       6.399 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_we_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.399         ntR490           
 CLMS_214_137/RSCO                 td                    0.105       6.504 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.504         ntR489           
 CLMS_214_141/RSCO                 td                    0.105       6.609 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.609         ntR488           
 CLMS_214_145/RSCO                 td                    0.105       6.714 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.714         ntR487           
 CLMS_214_149/RSCO                 td                    0.105       6.819 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.819         ntR486           
 CLMS_214_153/RSCO                 td                    0.105       6.924 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.924         ntR485           
 CLMS_214_157/RSCO                 td                    0.105       7.029 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.029         ntR484           
 CLMS_214_161/RSCO                 td                    0.105       7.134 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.134         ntR483           
 CLMS_214_165/RSCO                 td                    0.105       7.239 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.239         ntR482           
 CLMS_214_169/RSCO                 td                    0.105       7.344 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.344         ntR481           
 CLMS_214_173/RSCO                 td                    0.105       7.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.449         ntR480           
 CLMS_214_177/RSCO                 td                    0.105       7.554 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.554         ntR479           
 CLMS_214_181/RSCO                 td                    0.105       7.659 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.659         ntR478           
 CLMS_214_185/RSCO                 td                    0.105       7.764 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.764         ntR477           
 CLMS_214_193/RSCO                 td                    0.105       7.869 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.869         ntR476           
 CLMS_214_197/RSCO                 td                    0.105       7.974 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.974         ntR475           
 CLMS_214_201/RSCO                 td                    0.105       8.079 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.079         ntR474           
 CLMS_214_205/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   8.079         Logic Levels: 17 
                                                                                   Logic: 2.008ns(64.338%), Route: 1.113ns(35.662%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.987      14.316         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.555      14.871                          
 clock uncertainty                                      -0.350      14.521                          

 Recovery time                                           0.000      14.521                          

 Data required time                                                 14.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.521                          
 Data arrival time                                                   8.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.311
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.074       4.958         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.223       5.181 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      1.113       6.294         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_133/RSCO                 td                    0.105       6.399 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_we_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.399         ntR490           
 CLMS_214_137/RSCO                 td                    0.105       6.504 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.504         ntR489           
 CLMS_214_141/RSCO                 td                    0.105       6.609 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.609         ntR488           
 CLMS_214_145/RSCO                 td                    0.105       6.714 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.714         ntR487           
 CLMS_214_149/RSCO                 td                    0.105       6.819 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.819         ntR486           
 CLMS_214_153/RSCO                 td                    0.105       6.924 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.924         ntR485           
 CLMS_214_157/RSCO                 td                    0.105       7.029 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.029         ntR484           
 CLMS_214_161/RSCO                 td                    0.105       7.134 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.134         ntR483           
 CLMS_214_165/RSCO                 td                    0.105       7.239 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.239         ntR482           
 CLMS_214_169/RSCO                 td                    0.105       7.344 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.344         ntR481           
 CLMS_214_173/RSCO                 td                    0.105       7.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.449         ntR480           
 CLMS_214_177/RSCO                 td                    0.105       7.554 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.554         ntR479           
 CLMS_214_181/RSCO                 td                    0.105       7.659 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.659         ntR478           
 CLMS_214_185/RSCO                 td                    0.105       7.764 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.764         ntR477           
 CLMS_214_193/RSCO                 td                    0.105       7.869 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.869         ntR476           
 CLMS_214_197/RSCO                 td                    0.105       7.974 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.974         ntR475           
 CLMS_214_201/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.974         Logic Levels: 16 
                                                                                   Logic: 1.903ns(63.097%), Route: 1.113ns(36.903%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.982      14.311         ntclkbufg_0      
 CLMS_214_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.555      14.866                          
 clock uncertainty                                      -0.350      14.516                          

 Recovery time                                           0.000      14.516                          

 Data required time                                                 14.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.516                          
 Data arrival time                                                   7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[12]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.973
  Launch Clock Delay      :  4.284
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.955       4.284         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.180       4.464 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      0.247       4.711         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.085       4.796 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.796         ntR623           
 CLMS_198_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[12]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.796         Logic Levels: 1  
                                                                                   Logic: 0.265ns(51.758%), Route: 0.247ns(48.242%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.089       4.973         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[12]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.354                          
 clock uncertainty                                       0.200       4.554                          

 Removal time                                            0.000       4.554                          

 Data required time                                                  4.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.554                          
 Data arrival time                                                   4.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[77]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.973
  Launch Clock Delay      :  4.284
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.955       4.284         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.180       4.464 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      0.247       4.711         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.085       4.796 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.796         ntR623           
 CLMS_198_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[77]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.796         Logic Levels: 1  
                                                                                   Logic: 0.265ns(51.758%), Route: 0.247ns(48.242%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.089       4.973         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[77]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.354                          
 clock uncertainty                                       0.200       4.554                          

 Removal time                                            0.000       4.554                          

 Data required time                                                  4.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.554                          
 Data arrival time                                                   4.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[108]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.973
  Launch Clock Delay      :  4.284
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     0.955       4.284         ntclkbufg_0      
 CLMA_186_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_72/Q1                    tco                   0.180       4.464 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=665)      0.247       4.711         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.085       4.796 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.796         ntR623           
 CLMS_198_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[108]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.796         Logic Levels: 1  
                                                                                   Logic: 0.265ns(51.758%), Route: 0.247ns(48.242%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.089       4.973         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[108]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.354                          
 clock uncertainty                                       0.200       4.554                          

 Removal time                                            0.000       4.554                          

 Data required time                                                  4.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.554                          
 Data arrival time                                                   4.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.913  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.111       2.724         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.223       2.947 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      7.453      10.400         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_124/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.400         Logic Levels: 0  
                                                                                   Logic: 0.223ns(2.905%), Route: 7.453ns(97.095%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.002      14.331         ntclkbufg_0      
 CLMA_174_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.637                          
 clock uncertainty                                      -0.350      14.287                          

 Recovery time                                          -0.476      13.811                          

 Data required time                                                 13.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.811                          
 Data arrival time                                                  10.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.913  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.111       2.724         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.223       2.947 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      7.453      10.400         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_124/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.400         Logic Levels: 0  
                                                                                   Logic: 0.223ns(2.905%), Route: 7.453ns(97.095%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.002      14.331         ntclkbufg_0      
 CLMA_174_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.637                          
 clock uncertainty                                      -0.350      14.287                          

 Recovery time                                          -0.476      13.811                          

 Data required time                                                 13.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.811                          
 Data arrival time                                                  10.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.913  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.111       2.724         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.223       2.947 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      7.453      10.400         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_124/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.400         Logic Levels: 0  
                                                                                   Logic: 0.223ns(2.905%), Route: 7.453ns(97.095%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.002      14.331         ntclkbufg_0      
 CLMA_174_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.637                          
 clock uncertainty                                      -0.350      14.287                          

 Recovery time                                          -0.476      13.811                          

 Data required time                                                 13.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.811                          
 Data arrival time                                                  10.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.048
  Launch Clock Delay      :  2.300
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.993       2.300         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_68/Q0                    tco                   0.182       2.482 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.535       3.017         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_114/LRS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   3.017         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.384%), Route: 0.535ns(74.616%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.164       5.048         ntclkbufg_0      
 IOL_243_114/CLK_SYS                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.306       4.742                          
 clock uncertainty                                       0.350       5.092                          

 Removal time                                           -0.125       4.967                          

 Data required time                                                  4.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.967                          
 Data arrival time                                                   3.017                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.950                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.048
  Launch Clock Delay      :  2.300
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.993       2.300         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_68/Q0                    tco                   0.182       2.482 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.535       3.017         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_113/LRS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   3.017         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.384%), Route: 0.535ns(74.616%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.164       5.048         ntclkbufg_0      
 IOL_243_113/CLK_SYS                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.306       4.742                          
 clock uncertainty                                       0.350       5.092                          

 Removal time                                           -0.125       4.967                          

 Data required time                                                  4.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.967                          
 Data arrival time                                                   3.017                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.950                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.970
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.991       2.298         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.184       2.482 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      0.626       3.108         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_206_48/RSCO                  td                    0.092       3.200 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.200         ntR449           
 CLMA_206_52/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.200         Logic Levels: 1  
                                                                                   Logic: 0.276ns(30.599%), Route: 0.626ns(69.401%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.086       4.970         ntclkbufg_0      
 CLMA_206_52/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.664                          
 clock uncertainty                                       0.350       5.014                          

 Removal time                                            0.000       5.014                          

 Data required time                                                  5.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.014                          
 Data arrival time                                                   3.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rgb888_data[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  5.017
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.133      15.017         ntclkbufg_0      
 CLMA_150_116/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q1                   tco                   0.223      15.240 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.607      15.847         init_calib_complete
 CLMS_138_89/Y0                    td                    0.150      15.997 f       u_lcd_rgb_top/u_lcd_driver/N36/gateop_perm/Z
                                   net (fanout=53)       0.519      16.516         u_lcd_rgb_top/u_lcd_driver/N36
 CLMS_150_69/RSCO                  td                    0.113      16.629 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.629         ntR105           
 CLMS_150_73/RSCO                  td                    0.113      16.742 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.742         ntR104           
 CLMS_150_77/RSCO                  td                    0.113      16.855 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.855         ntR103           
 CLMS_150_81/RSCO                  td                    0.113      16.968 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.968         ntR102           
 CLMS_150_85/RSCO                  td                    0.113      17.081 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.081         ntR101           
 CLMS_150_89/RSCO                  td                    0.113      17.194 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.194         ntR100           
 CLMS_150_93/RSCO                  td                    0.113      17.307 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.307         ntR99            
 CLMS_150_97/RSCO                  td                    0.113      17.420 f       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      17.420         ntR98            
 CLMS_150_101/RSCI                                                         f       u_sd_read_photo/rgb888_data[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.420         Logic Levels: 9  
                                                                                   Logic: 1.277ns(53.142%), Route: 1.126ns(46.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.995      22.302         ntR1446          
 CLMS_150_101/CLK                                                          r       u_sd_read_photo/rgb888_data[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.294      22.596                          
 clock uncertainty                                      -0.150      22.446                          

 Recovery time                                           0.000      22.446                          

 Data required time                                                 22.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.446                          
 Data arrival time                                                  17.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rgb888_data[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  5.017
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.133      15.017         ntclkbufg_0      
 CLMA_150_116/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q1                   tco                   0.223      15.240 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.607      15.847         init_calib_complete
 CLMS_138_89/Y0                    td                    0.150      15.997 f       u_lcd_rgb_top/u_lcd_driver/N36/gateop_perm/Z
                                   net (fanout=53)       0.519      16.516         u_lcd_rgb_top/u_lcd_driver/N36
 CLMS_150_69/RSCO                  td                    0.113      16.629 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.629         ntR105           
 CLMS_150_73/RSCO                  td                    0.113      16.742 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.742         ntR104           
 CLMS_150_77/RSCO                  td                    0.113      16.855 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.855         ntR103           
 CLMS_150_81/RSCO                  td                    0.113      16.968 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.968         ntR102           
 CLMS_150_85/RSCO                  td                    0.113      17.081 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.081         ntR101           
 CLMS_150_89/RSCO                  td                    0.113      17.194 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.194         ntR100           
 CLMS_150_93/RSCO                  td                    0.113      17.307 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.307         ntR99            
 CLMS_150_97/RSCO                  td                    0.113      17.420 f       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      17.420         ntR98            
 CLMS_150_101/RSCI                                                         f       u_sd_read_photo/rgb888_data[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.420         Logic Levels: 9  
                                                                                   Logic: 1.277ns(53.142%), Route: 1.126ns(46.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.995      22.302         ntR1446          
 CLMS_150_101/CLK                                                          r       u_sd_read_photo/rgb888_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.294      22.596                          
 clock uncertainty                                      -0.150      22.446                          

 Recovery time                                           0.000      22.446                          

 Data required time                                                 22.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.446                          
 Data arrival time                                                  17.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rgb888_data[13]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  5.017
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.133      15.017         ntclkbufg_0      
 CLMA_150_116/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q1                   tco                   0.223      15.240 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.607      15.847         init_calib_complete
 CLMS_138_89/Y0                    td                    0.150      15.997 f       u_lcd_rgb_top/u_lcd_driver/N36/gateop_perm/Z
                                   net (fanout=53)       0.519      16.516         u_lcd_rgb_top/u_lcd_driver/N36
 CLMS_150_69/RSCO                  td                    0.113      16.629 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.629         ntR105           
 CLMS_150_73/RSCO                  td                    0.113      16.742 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.742         ntR104           
 CLMS_150_77/RSCO                  td                    0.113      16.855 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.855         ntR103           
 CLMS_150_81/RSCO                  td                    0.113      16.968 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.968         ntR102           
 CLMS_150_85/RSCO                  td                    0.113      17.081 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.081         ntR101           
 CLMS_150_89/RSCO                  td                    0.113      17.194 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.194         ntR100           
 CLMS_150_93/RSCO                  td                    0.113      17.307 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.307         ntR99            
 CLMS_150_97/RSCO                  td                    0.113      17.420 f       u_sd_read_photo/rd_sec_addr[31]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      17.420         ntR98            
 CLMS_150_101/RSCI                                                         f       u_sd_read_photo/rgb888_data[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                  17.420         Logic Levels: 9  
                                                                                   Logic: 1.277ns(53.142%), Route: 1.126ns(46.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      0.995      22.302         ntR1446          
 CLMS_150_101/CLK                                                          r       u_sd_read_photo/rgb888_data[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.294      22.596                          
 clock uncertainty                                      -0.150      22.446                          

 Recovery time                                           0.000      22.446                          

 Data required time                                                 22.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.446                          
 Data arrival time                                                  17.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.307
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.032      24.361         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_126_128/Q0                   tco                   0.179      24.540 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.598         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_126_128/Y1                   td                    0.131      24.729 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       0.734      25.463         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_108/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  25.463         Logic Levels: 1  
                                                                                   Logic: 0.310ns(28.131%), Route: 0.792ns(71.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295      22.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220      23.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.179      24.307         lcd_clk          
 DRM_210_108/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.294      24.013                          
 clock uncertainty                                       0.150      24.163                          

 Removal time                                           -0.063      24.100                          

 Data required time                                                 24.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.100                          
 Data arrival time                                                  25.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.113
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.032      24.361         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_126_128/Q0                   tco                   0.179      24.540 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.598         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_126_128/Y1                   td                    0.131      24.729 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       0.539      25.268         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_154_105/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                  25.268         Logic Levels: 1  
                                                                                   Logic: 0.310ns(34.179%), Route: 0.597ns(65.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295      22.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220      23.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.985      24.113         lcd_clk          
 CLMS_154_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.294      23.819                          
 clock uncertainty                                       0.150      23.969                          

 Removal time                                           -0.187      23.782                          

 Data required time                                                 23.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.782                          
 Data arrival time                                                  25.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.113
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_2/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_115/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3448)     1.032      24.361         ntclkbufg_0      
 CLMA_126_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_126_128/Q0                   tco                   0.179      24.540 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.598         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_126_128/Y1                   td                    0.131      24.729 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=46)       0.539      25.268         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_154_105/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                  25.268         Logic Levels: 1  
                                                                                   Logic: 0.310ns(34.179%), Route: 0.597ns(65.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295      22.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220      23.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       0.985      24.113         lcd_clk          
 CLMS_154_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.294      23.819                          
 clock uncertainty                                       0.150      23.969                          

 Removal time                                           -0.187      23.782                          

 Data required time                                                 23.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.782                          
 Data arrival time                                                  25.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.111       2.724         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.223       2.947 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      6.252       9.199         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_140/RSCO                 td                    0.105       9.304 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.304         ntR207           
 CLMA_194_144/RSCO                 td                    0.105       9.409 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.409         ntR206           
 CLMA_194_148/RSCO                 td                    0.105       9.514 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.514         ntR205           
 CLMA_194_152/RSCO                 td                    0.105       9.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.619         ntR204           
 CLMA_194_156/RSCO                 td                    0.105       9.724 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.724         ntR203           
 CLMA_194_160/RSCO                 td                    0.105       9.829 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.829         ntR202           
 CLMA_194_164/RSCO                 td                    0.105       9.934 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.934         ntR201           
 CLMA_194_168/RSCO                 td                    0.105      10.039 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.039         ntR200           
 CLMA_194_172/RSCO                 td                    0.105      10.144 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.144         ntR199           
 CLMA_194_176/RSCO                 td                    0.105      10.249 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.249         ntR198           
 CLMA_194_180/RSCO                 td                    0.105      10.354 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.354         ntR197           
 CLMA_194_184/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.354         Logic Levels: 11 
                                                                                   Logic: 1.378ns(18.060%), Route: 6.252ns(81.940%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.949      22.256         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      22.562                          
 clock uncertainty                                      -0.150      22.412                          

 Recovery time                                           0.000      22.412                          

 Data required time                                                 22.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.412                          
 Data arrival time                                                  10.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.259
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.111       2.724         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.223       2.947 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      6.908       9.855         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.855         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.127%), Route: 6.908ns(96.873%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      22.669                          
 clock uncertainty                                      -0.150      22.519                          

 Recovery time                                          -0.476      22.043                          

 Data required time                                                 22.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.043                          
 Data arrival time                                                   9.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.259
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.111       2.724         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_108/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_182_108/Q1                   tco                   0.223       2.947 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=547)      6.908       9.855         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.855         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.127%), Route: 6.908ns(96.873%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      22.669                          
 clock uncertainty                                      -0.150      22.519                          

 Recovery time                                          -0.476      22.043                          

 Data required time                                                 22.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.043                          
 Data arrival time                                                   9.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.962       2.269         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q1                    tco                   0.180       2.449 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.241       2.690         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_194_61/RSCO                  td                    0.085       2.775 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       2.775         ntR704           
 CLMS_194_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.775         Logic Levels: 1  
                                                                                   Logic: 0.265ns(52.372%), Route: 0.241ns(47.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.689         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_194_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.279                          
 clock uncertainty                                       0.000       2.279                          

 Removal time                                            0.000       2.279                          

 Data required time                                                  2.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.279                          
 Data arrival time                                                   2.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.962       2.269         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q1                    tco                   0.180       2.449 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.241       2.690         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_194_61/RSCO                  td                    0.085       2.775 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       2.775         ntR704           
 CLMS_194_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.775         Logic Levels: 1  
                                                                                   Logic: 0.265ns(52.372%), Route: 0.241ns(47.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.689         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_194_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.279                          
 clock uncertainty                                       0.000       2.279                          

 Removal time                                            0.000       2.279                          

 Data required time                                                  2.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.279                          
 Data arrival time                                                   2.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N20             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.962       2.269         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q1                    tco                   0.180       2.449 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.241       2.690         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_194_61/RSCO                  td                    0.085       2.775 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       2.775         ntR704           
 CLMS_194_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.775         Logic Levels: 1  
                                                                                   Logic: 0.265ns(52.372%), Route: 0.241ns(47.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.689         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_194_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.279                          
 clock uncertainty                                       0.000       2.279                          

 Removal time                                            0.000       2.279                          

 Data required time                                                  2.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.279                          
 Data arrival time                                                   2.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[19] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295       2.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220       3.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.415       4.543         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[1]                  tco                   1.780       6.323 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.005       8.328         rd_data[11]      
 CLMS_66_141/Y0                    td                    0.150       8.478 f       u_lcd_rgb_top/u_lcd_driver/N34[11]/gateop_perm/Z
                                   net (fanout=1)        1.169       9.647         u_lcd_rgb_top/lcd_rgb_565 [11]
 IOL_7_205/DO                      td                    0.106       9.753 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_1/O
                                   net (fanout=1)        0.000       9.753         u_lcd_rgb_top.lcd_rgb_tri[19]/ntO
 IOBS_0_204/PAD                    td                    2.358      12.111 f       u_lcd_rgb_top.lcd_rgb_tri[19]/opit_0/O
                                   net (fanout=1)        0.047      12.158         nt_lcd_rgb[19]   
 E4                                                                        f       lcd_rgb[19] (port)

 Data arrival time                                                  12.158         Logic Levels: 3  
                                                                                   Logic: 4.394ns(57.702%), Route: 3.221ns(42.298%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[15] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295       2.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220       3.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.415       4.543         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_4/QB0[0]                  tco                   1.780       6.323 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.006       8.329         rd_data[10]      
 CLMS_66_125/Y1                    td                    0.151       8.480 f       u_lcd_rgb_top/u_lcd_driver/N34[10]/gateop_perm/Z
                                   net (fanout=1)        0.778       9.258         u_lcd_rgb_top/lcd_rgb_565 [10]
 IOL_7_141/DO                      td                    0.106       9.364 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_1/O
                                   net (fanout=1)        0.000       9.364         u_lcd_rgb_top.lcd_rgb_tri[15]/ntO
 IOBS_0_140/PAD                    td                    2.358      11.722 f       u_lcd_rgb_top.lcd_rgb_tri[15]/opit_0/IO
                                   net (fanout=1)        0.059      11.781         nt_lcd_rgb[15]   
 L7                                                                        f       lcd_rgb[15] (port)

 Data arrival time                                                  11.781         Logic Levels: 3  
                                                                                   Logic: 4.395ns(60.721%), Route: 2.843ns(39.279%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N20             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=249)      1.295       2.908         ntR1446          
 CLMA_114_132/Y2                   td                    0.220       3.128 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=78)       1.134       4.262         lcd_clk          
 DRM_142_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_4/QB0[1]                  tco                   1.780       6.042 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.668       7.710         rd_data[3]       
 CLMA_50_124/Y1                    td                    0.244       7.954 f       u_lcd_rgb_top/u_lcd_driver/N34[3]/gateop_perm/Z
                                   net (fanout=1)        1.113       9.067         u_lcd_rgb_top/lcd_rgb_565 [3]
 IOL_7_210/DO                      td                    0.106       9.173 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_1/O
                                   net (fanout=1)        0.000       9.173         u_lcd_rgb_top.lcd_rgb_tri[6]/ntO
 IOBS_0_209/PAD                    td                    2.358      11.531 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063      11.594         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                  11.594         Logic Levels: 3  
                                                                                   Logic: 4.488ns(61.211%), Route: 2.844ns(38.789%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.070       0.070         nt_mem_dq[13]    
 IOBS_244_48/DIN                   td                    0.371       0.441 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.441         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_243_49/RX_DATA_DD             td                    0.371       0.812 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.185       0.997         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_238_49/Y1                    td                    0.131       1.128 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.196       1.324         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44828
 CLMS_238_53/B1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.324         Logic Levels: 3  
                                                                                   Logic: 0.873ns(65.937%), Route: 0.451ns(34.063%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.036       0.036         nt_mem_dq[0]     
 IOBS_244_89/DIN                   td                    0.371       0.407 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.407         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_243_90/RX_DATA_DD             td                    0.371       0.778 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.272       1.050         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMS_234_89/Y0                    td                    0.184       1.234 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.139       1.373         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N44376
 CLMS_238_89/A0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.373         Logic Levels: 3  
                                                                                   Logic: 0.926ns(67.444%), Route: 0.447ns(32.556%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[8] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N17                                                     0.000       0.000 f       mem_dq[8] (port) 
                                   net (fanout=1)        0.055       0.055         nt_mem_dq[8]     
 IOBS_244_81/DIN                   td                    0.371       0.426 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.426         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_243_82/RX_DATA_DD             td                    0.371       0.797 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.264       1.061         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [0]
 CLMS_238_77/Y2                    td                    0.130       1.191 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.240       1.431         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44827
 CLMS_238_53/B3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.431         Logic Levels: 3  
                                                                                   Logic: 0.872ns(60.936%), Route: 0.559ns(39.064%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_194_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_194_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_162_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_154_97/CLK         u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_154_97/CLK         u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_154_93/CLK         u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           High Pulse Width  DRM_142_4/CLKB[0]       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | D:/ywd/dmpds/sd_bmp_lcd/prj/place_route/sd_bmp_lcd_pnr.adf       
| Output     | D:/ywd/dmpds/sd_bmp_lcd/prj/report_timing/sd_bmp_lcd_rtp.adf     
|            | D:/ywd/dmpds/sd_bmp_lcd/prj/report_timing/sd_bmp_lcd.rtr         
|            | D:/ywd/dmpds/sd_bmp_lcd/prj/report_timing/rtr.db                 
+--------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 926 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:12s
