{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 11:03:51 2013 " "Info: Processing started: Sat Apr 13 11:03:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FaceDetection -c FaceDetection " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FaceDetection -c FaceDetection" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CCD_Capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info: Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_CCD_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info: Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Line_Buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Line_Buffer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAW2RGB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Info: Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdr_data_path.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "sdr_data_path.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdr_data_path.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info: Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Sdram_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Info: Found entity 1: Sdram_FIFO" {  } { { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info: Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdram_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "VGA_CLK FaceDetection.v(144) " "Warning (10236): Verilog HDL Implicit Net warning at FaceDetection.v(144): created implicit net for \"VGA_CLK\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FaceDetection.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FaceDetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 FaceDetection " "Info: Found entity 1: FaceDetection" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "FaceDetection " "Info: Elaborating entity \"FaceDetection\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK FaceDetection.v(144) " "Warning (10036): Verilog HDL or VHDL warning at FaceDetection.v(144): object \"VGA_CLK\" assigned a value but never read" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FaceDetection.v(146) " "Warning (10230): Verilog HDL assignment warning at FaceDetection.v(146): truncated value with size 32 to match size of target (2)" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK FaceDetection.v(69) " "Warning (10034): Output port \"I2C_SCLK\" at FaceDetection.v(69) has no driver" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Info: Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "FaceDetection.v" "u3" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(120) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(120): truncated value with size 32 to match size of target (16)" {  } { { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(124) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(124): truncated value with size 32 to match size of target (16)" {  } { { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Info: Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "FaceDetection.v" "u4" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 195 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mDATAd_0 RAW2RGB.v(31) " "Warning (10036): Verilog HDL or VHDL warning at RAW2RGB.v(31): object \"mDATAd_0\" assigned a value but never read" {  } { { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mDATAd_1 RAW2RGB.v(32) " "Warning (10036): Verilog HDL or VHDL warning at RAW2RGB.v(32): object \"mDATAd_1\" assigned a value but never read" {  } { { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Info: Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift_taps " "Info: Found entity 1: altshift_taps" {  } { { "altshift_taps.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf" 45 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "altshift_taps_component" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Line_Buffer.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Line_Buffer.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ikn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ikn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ikn " "Info: Found entity 1: shift_taps_ikn" {  } { { "db/shift_taps_ikn.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/shift_taps_ikn.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ikn RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated " "Info: Elaborating entity \"shift_taps_ikn\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf" 101 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cm81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cm81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cm81 " "Info: Found entity 1: altsyncram_cm81" {  } { { "db/altsyncram_cm81.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_cm81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cm81 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2 " "Info: Elaborating entity \"altsyncram_cm81\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\"" {  } { { "db/shift_taps_ikn.tdf" "altsyncram2" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/shift_taps_ikn.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Info: Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/cntr_3rf.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rf RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1 " "Info: Elaborating entity \"cntr_3rf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\"" {  } { { "db/shift_taps_ikn.tdf" "cntr1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/shift_taps_ikn.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Info: Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(385) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(385): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(431) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(431): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(432) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(432): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(433) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(433): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(434) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(434): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "Sdram_Control_4Port.v" "control1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "Sdram_Control_4Port.v" "command1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port.v" "data_path1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "sdr_data_path.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1 " "Info: Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port.v" "write_fifo1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Info: Found entity 1: dcfifo" {  } { { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 107 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_FIFO.v" "dcfifo_component" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_enm1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_enm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_enm1 " "Info: Found entity 1: dcfifo_enm1" {  } { { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_enm1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated " "Info: Elaborating entity \"dcfifo_enm1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info: Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_enm1.tdf" "rdptr_g_gray2bin" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info: Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_enm1.tdf" "rdptr_g1p" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info: Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_fgc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_enm1.tdf" "wrptr_g1p" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Info: Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_enm1.tdf" "wrptr_gp" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3731.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3731 " "Info: Found entity 1: altsyncram_3731" {  } { { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3731 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram " "Info: Elaborating entity \"altsyncram_3731\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\"" {  } { { "db/dcfifo_enm1.tdf" "fifo_ram" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Info: Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3 " "Info: Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\"" {  } { { "db/altsyncram_3731.tdf" "altsyncram3" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_mcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_mcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_mcc " "Info: Found entity 1: dffpipe_mcc" {  } { { "db/dffpipe_mcc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_mcc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_mcc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr " "Info: Elaborating entity \"dffpipe_mcc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\"" {  } { { "db/dcfifo_enm1.tdf" "rdaclr" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_enm1.tdf" "rs_brp" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Info: Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_enm1.tdf" "rs_dgwp" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe7 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe7\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_enm1.tdf" "ws_dgrp" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe9 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe9\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe9" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "FaceDetection.v" "u1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(47) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(47): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(50) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(50): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(53) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(53): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Controller.v(84) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Controller.v(110) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(110): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "FaceDetection.v" "u2" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 278 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Info: Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "FaceDetection.v" "u6" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 285 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Info: Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "FaceDetection.v" "u8" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(121) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(121): truncated value with size 32 to match size of target (1)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(122) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(155) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(155): truncated value with size 32 to match size of target (25)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(160) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(160): truncated value with size 32 to match size of target (1)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(185) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(185): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(235) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(235): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "CMD control1 2 3 " "Warning (12010): Port \"CMD\" on the entity instantiation of \"control1\" is connected to a signal of width 2. The formal width of the signal in the module is 3.  Extra bits will be driven by GND." {  } { { "Sdram_Control_4Port.v" "control1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 237 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "CS_N u7 1 2 " "Warning (12030): Port \"CS_N\" on the entity instantiation of \"u7\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD1_ADDR u7 32 23 " "Warning (12020): Port \"RD1_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD1_MAX_ADDR u7 32 23 " "Warning (12020): Port \"RD1_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "RD2_ADDR u7 22 23 " "Warning (12010): Port \"RD2_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 22. The formal width of the signal in the module is 23.  Extra bits will be driven by GND." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD2_MAX_ADDR u7 32 23 " "Warning (12020): Port \"RD2_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR1_ADDR u7 32 23 " "Warning (12020): Port \"WR1_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR1_MAX_ADDR u7 32 23 " "Warning (12020): Port \"WR1_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "WR2_ADDR u7 22 23 " "Warning (12010): Port \"WR2_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 22. The formal width of the signal in the module is 23.  Extra bits will be driven by GND." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR2_MAX_ADDR u7 32 23 " "Warning (12020): Port \"WR2_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iX_Cont u4 16 11 " "Warning (12020): Port \"iX_Cont\" on the entity instantiation of \"u4\" is connected to a signal of width 16. The formal width of the signal in the module is 11.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u4" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 195 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iY_Cont u4 16 11 " "Warning (12020): Port \"iY_Cont\" on the entity instantiation of \"u4\" is connected to a signal of width 16. The formal width of the signal in the module is 11.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u4" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 195 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|command:command1\|CKE High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|command:command1\|CKE\" is not specified -- using power-up level of High to minimize register" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|command:command1\|CKE data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|command:command1\|CKE\" with stuck data_in port to stuck value VCC" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|CKE High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|CKE\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 138 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|CKE data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|CKE\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 138 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[10\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[11\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[12\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[12\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 417 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[13\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[13\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 448 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[14\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[14\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 479 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[10\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[31\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[31\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[31\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[31\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[30\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[30\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[29\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[29\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[29\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[29\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[28\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[28\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[28\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[28\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[27\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[27\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[27\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[27\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[26\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[26\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[25\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[25\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[25\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[25\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[24\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[24\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[31\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[31\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[31\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[31\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[30\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[30\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[29\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[29\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[29\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[29\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[28\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[28\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[28\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[28\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[27\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[27\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[27\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[27\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[26\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[26\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[25\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[25\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[25\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[25\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[24\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[24\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "I2C_CCD_Config:u8\|senosr_exposure\[1\] I2C_CCD_Config:u8\|senosr_exposure\[2\] " "Info: Duplicate register \"I2C_CCD_Config:u8\|senosr_exposure\[1\]\" merged to single register \"I2C_CCD_Config:u8\|senosr_exposure\[2\]\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "I2C_CCD_Config:u8\|senosr_exposure\[0\] I2C_CCD_Config:u8\|senosr_exposure\[2\] " "Info: Duplicate register \"I2C_CCD_Config:u8\|senosr_exposure\[0\]\" merged to single register \"I2C_CCD_Config:u8\|senosr_exposure\[2\]\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[0\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[2\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[4\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[1\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[6\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[5\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[3\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[2\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[6\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[4\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[0\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[5\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[3\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[1\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[5\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[2\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[6\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[4\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[1\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[0\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[3\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[4\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[0\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[6\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[2\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[5\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[3\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[1\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[6\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[5\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[4\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[3\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[2\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[1\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[0\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|DQM\[1\] Sdram_Control_4Port:u7\|DQM\[0\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|DQM\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|DQM\[0\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[6\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[5\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[4\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[3\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[2\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[1\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[0\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[6\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[5\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[4\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[3\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[2\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[1\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[0\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|mLENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|mADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|mADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|mLENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|mLENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|mLENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|mLENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST 3 " "Info: State machine \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST\" contains 3 states" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST " "Info: Selected Auto state machine encoding method for state machine \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST " "Info: Encoding result for state machine \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_CCD_Config:u8\|mSetup_ST.0000 " "Info: Encoded state bit \"I2C_CCD_Config:u8\|mSetup_ST.0000\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_CCD_Config:u8\|mSetup_ST.0010 " "Info: Encoded state bit \"I2C_CCD_Config:u8\|mSetup_ST.0010\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_CCD_Config:u8\|mSetup_ST.0001 " "Info: Encoded state bit \"I2C_CCD_Config:u8\|mSetup_ST.0001\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0000 000 " "Info: State \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0000\" uses code string \"000\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0001 101 " "Info: State \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0001\" uses code string \"101\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0010 110 " "Info: State \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0010\" uses code string \"110\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning: The bidir \"I2C_SDAT\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 68 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Warning: The bidir \"GPIO_1\[2\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Warning: The bidir \"GPIO_1\[14\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Warning: The bidir \"GPIO_1\[15\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Warning: The bidir \"GPIO_1\[18\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Warning: The bidir \"GPIO_1\[20\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Warning: The bidir \"GPIO_1\[25\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Warning: The bidir \"GPIO_1\[26\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Warning: The bidir \"GPIO_1\[27\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Warning: The bidir \"GPIO_1\[28\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Warning: The bidir \"GPIO_1\[29\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Warning: The bidir \"GPIO_1\[30\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Warning: The bidir \"GPIO_1\[31\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Warning: The bidir \"GPIO_1\[32\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Warning: The bidir \"GPIO_1\[33\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Warning: The bidir \"GPIO_1\[34\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Warning: The bidir \"GPIO_1\[35\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Warning: The bidir \"GPIO_1\[0\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Warning: The bidir \"GPIO_1\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Warning: The bidir \"GPIO_1\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Warning: The bidir \"GPIO_1\[4\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Warning: The bidir \"GPIO_1\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Warning: The bidir \"GPIO_1\[6\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Warning: The bidir \"GPIO_1\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Warning: The bidir \"GPIO_1\[8\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Warning: The bidir \"GPIO_1\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Warning: The bidir \"GPIO_1\[10\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Warning: The bidir \"GPIO_1\[11\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Warning: The bidir \"GPIO_1\[12\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Warning: The bidir \"GPIO_1\[13\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\]~6 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO_1\[16\]~6 that it feeds" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\]~5 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO_1\[17\]~5 that it feeds" {  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 47 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\]~4 " "Warning: Replaced VCC or GND feeding tri-state bus GPIO_1\[19\]~4 with an always-enabled tri-state buffer" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Warning: The bidir \"GPIO_1\[21\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Warning: The bidir \"GPIO_1\[22\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\]~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO_1\[24\]~0 that it feeds" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 58 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 64 -1 0 } } { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[16\]~67 " "Warning: Node \"GPIO_1\[16\]~67\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[17\]~68 " "Warning: Node \"GPIO_1\[17\]~68\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[19\]~69 " "Warning: Node \"GPIO_1\[19\]~69\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[24\]~72 " "Warning: Node \"GPIO_1\[24\]~72\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" stuck at VCC" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" stuck at GND" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 78 " "Info: 78 registers lost all their fanouts during netlist optimizations. The first 78 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[0\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[1\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[2\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[3\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[4\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[5\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[10\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[15\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rClk\[1\] " "Info: Register \"rClk\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u8\|mSetup_ST~93 " "Info: Register \"I2C_CCD_Config:u8\|mSetup_ST~93\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u8\|mSetup_ST~94 " "Info: Register \"I2C_CCD_Config:u8\|mSetup_ST~94\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[1\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[2\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[3\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[4\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[5\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[6\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[7\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[8\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[9\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[10\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[11\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[12\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[13\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[14\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[15\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.map.smsg " "Info: Generated suppressed messages file I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1472 " "Info: Implemented 1472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "53 " "Info: Implemented 53 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1293 " "Info: Implemented 1293 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Info: Implemented 68 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Allocated 156 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 11:04:20 2013 " "Info: Processing ended: Sat Apr 13 11:04:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
