
#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                          PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                         DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0]     RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     2KX10_2KX10            0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                             MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     2KX10_2KX10            0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                             MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_2     2KX10_2KX10            0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                             MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_3     2KX8_2KX8              0                  0       1(1/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0]            RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_ram_0_0           2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0]          RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1_ram_1_0_0       2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0]          RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2_ram_2_0_0       2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0]          RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3_ram_3_0_0       2KX10_2KX10            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0]                        RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                        512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
NO               MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0]             RAM                DEFAULT            MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram_ram_0_0             1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                                               PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0]                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[3:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[1:0]                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last                        RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0]                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[3:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[1:0]                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last                        RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0]                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[3:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[1:0]                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last                        RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0]                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[3:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[1:0]                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last                        RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0]                    RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[3:0]                       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[1:0]                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last                          RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[1:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last                               RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst[1:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last                               RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[30:0]                           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst[1:0]                           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0]                                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[1:0]                                                 RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last                                                      RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0]                                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst[1:0]                                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0]                                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0]                                                 RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last                                                      RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[31:0]                                                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst[1:0]                                                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.ram_data[31:0]                                            RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.ram_param[1:0]                                            RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.ram_error                                                 RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode[2:0]                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param[1:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error                              RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0]                      RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[2:0]                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param[1:0]                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0]                           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0]                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[2:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0]      RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[1:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0]        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[1:0]       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0]         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param[1:0]         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0]           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0]        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[2:0]          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0]                               RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0]                            RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[1:0]                              RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0]                               RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param[1:0]                               RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error                                    RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0]                                 RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0]                              RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[1:0]                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.yank.MIV_RV32IMA_L1_AXI_QUEUE_4.ram[6:0]                                                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.yank.Queue_9.ram[6:0]                                                                           RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[1:0]                                                 RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[1:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram[6:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                     
MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.Queue_9.ram[6:0]                                             RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
=====================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32  #####

