

================================================================
== Vitis HLS Report for 'pool2_Pipeline_L5_L6'
================================================================
* Date:           Sun Jan 26 21:44:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      180|      180|  1.800 us|  1.800 us|  170|  170|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5_L6   |      178|      178|        11|          1|          1|   169|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1345|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     407|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     644|    -|
|Register         |        -|     -|    2545|     448|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2545|    2844|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance           |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+-----------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_8_1_1_U11047      |mul_4ns_5ns_8_1_1      |        0|   0|  0|  17|    0|
    |sparsemux_25_5_32_1_1_U11041  |sparsemux_25_5_32_1_1  |        0|   0|  0|  65|    0|
    |sparsemux_25_5_32_1_1_U11042  |sparsemux_25_5_32_1_1  |        0|   0|  0|  65|    0|
    |sparsemux_25_5_32_1_1_U11043  |sparsemux_25_5_32_1_1  |        0|   0|  0|  65|    0|
    |sparsemux_25_5_32_1_1_U11044  |sparsemux_25_5_32_1_1  |        0|   0|  0|  65|    0|
    |sparsemux_25_5_32_1_1_U11045  |sparsemux_25_5_32_1_1  |        0|   0|  0|  65|    0|
    |sparsemux_25_5_32_1_1_U11046  |sparsemux_25_5_32_1_1  |        0|   0|  0|  65|    0|
    +------------------------------+-----------------------+---------+----+---+----+-----+
    |Total                         |                       |        0|   0|  0| 407|    0|
    +------------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln160_2_fu_3485_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln160_3_fu_3480_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln160_fu_3461_p2      |         +|   0|  0|  12|           5|           3|
    |add_ln68_2_fu_1716_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln68_fu_1728_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln71_fu_1860_p2       |         +|   0|  0|  12|           5|           2|
    |empty_91_fu_1760_p2       |         +|   0|  0|  12|           5|           3|
    |empty_93_fu_1786_p2       |         +|   0|  0|  20|          13|          13|
    |empty_94_fu_1823_p2       |         +|   0|  0|  20|          13|          13|
    |tmp1_fu_1776_p2           |         +|   0|  0|  12|           5|           2|
    |and_ln156_17_fu_2791_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_18_fu_2797_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_19_fu_2882_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_20_fu_2888_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_21_fu_2973_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_22_fu_2979_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_23_fu_3064_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_24_fu_3070_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_25_fu_3155_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_26_fu_3161_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_27_fu_3246_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_28_fu_3252_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_29_fu_3337_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_30_fu_3343_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_31_fu_3441_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_32_fu_3447_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln156_fu_2705_p2      |       and|   0|  0|   2|           1|           1|
    |ap_condition_2433         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2437         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2441         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2445         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2449         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2453         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2457         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2461         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2465         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2479         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2483         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2487         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2491         |       and|   0|  0|   2|           1|           1|
    |icmp_ln156_34_fu_2693_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_35_fu_2755_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_36_fu_2761_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_37_fu_2773_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_38_fu_2779_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_39_fu_2846_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_40_fu_2852_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_41_fu_2864_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_42_fu_2870_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_43_fu_2937_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_44_fu_2943_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_45_fu_2955_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_46_fu_2961_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_47_fu_3028_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_48_fu_3034_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_49_fu_3046_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_50_fu_3052_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_51_fu_3119_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_52_fu_3125_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_53_fu_3137_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_54_fu_3143_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_55_fu_3210_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_56_fu_3216_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_57_fu_3228_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_58_fu_3234_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_59_fu_3301_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_60_fu_3307_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_61_fu_3319_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_62_fu_3325_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_63_fu_3405_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_64_fu_3411_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_65_fu_3423_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_66_fu_3429_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_fu_2687_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln68_fu_1710_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln71_fu_1734_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln76_fu_1913_p2      |      icmp|   0|  0|  12|           5|           2|
    |or_ln156_17_fu_2767_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_18_fu_2785_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_19_fu_2858_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_20_fu_2876_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_21_fu_2949_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_22_fu_2967_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_23_fu_3040_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_24_fu_3058_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_25_fu_3131_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_26_fu_3149_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_27_fu_3222_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_28_fu_3240_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_29_fu_3313_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_30_fu_3331_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_31_fu_3417_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_32_fu_3435_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln156_fu_2699_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln68_2_fu_1748_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln68_fu_1740_p3    |    select|   0|  0|   5|           1|           5|
    |tmp_68_fu_2711_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_69_fu_2803_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_70_fu_2894_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_71_fu_2985_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_72_fu_3076_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_73_fu_3167_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_74_fu_3258_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_75_fu_3349_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_76_fu_3453_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1345|         695|         483|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_tmp_21_phi_fu_1251_p26     |  14|          3|   32|         96|
    |ap_phi_mux_tmp_27_phi_fu_1218_p26     |  14|          3|   32|         96|
    |ap_phi_mux_tmp_33_phi_fu_1185_p26     |  14|          3|   32|         96|
    |ap_phi_mux_tmp_phi_fu_1283_p26        |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_19_reg_1376  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_23_reg_1344  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_25_reg_1312  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_29_reg_1408  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_31_reg_1440  |  14|          3|   32|         96|
    |ap_sig_allocacmp_col_load             |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_row_load             |   9|          2|    5|         10|
    |col_fu_266                            |   9|          2|    5|         10|
    |empty_88_fu_290                       |   9|          2|   32|         64|
    |empty_89_fu_294                       |   9|          2|   32|         64|
    |empty_90_fu_298                       |   9|          2|   32|         64|
    |indvar_flatten_fu_274                 |   9|          2|    8|         16|
    |line_buffer_2D_16_fu_286              |   9|          2|   32|         64|
    |line_buffer_2D_17_fu_278              |   9|          2|   32|         64|
    |line_buffer_2D_18_fu_282              |   9|          2|   32|         64|
    |mux_case_10_out_o                     |  14|          3|   32|         96|
    |mux_case_11_out_o                     |  14|          3|   32|         96|
    |mux_case_12_out_o                     |  14|          3|   32|         96|
    |mux_case_13_out_o                     |  14|          3|   32|         96|
    |mux_case_14_out_o                     |  14|          3|   32|         96|
    |mux_case_15_out_o                     |  14|          3|   32|         96|
    |mux_case_16_out_o                     |  14|          3|   32|         96|
    |mux_case_17_out_o                     |  14|          3|   32|         96|
    |mux_case_18_out_o                     |  14|          3|   32|         96|
    |mux_case_19_out_o                     |  14|          3|   32|         96|
    |mux_case_20_out_o                     |  14|          3|   32|         96|
    |mux_case_21_out_o                     |  14|          3|   32|         96|
    |mux_case_22_out_o                     |  14|          3|   32|         96|
    |mux_case_23_out_o                     |  14|          3|   32|         96|
    |mux_case_24_out_o                     |  14|          3|   32|         96|
    |mux_case_25_out_o                     |  14|          3|   32|         96|
    |mux_case_26_out_o                     |  14|          3|   32|         96|
    |mux_case_3_out_o                      |  14|          3|   32|         96|
    |mux_case_4_out_o                      |  14|          3|   32|         96|
    |mux_case_5_out_o                      |  14|          3|   32|         96|
    |mux_case_6_out_o                      |  14|          3|   32|         96|
    |mux_case_7_out_o                      |  14|          3|   32|         96|
    |mux_case_8_out_o                      |  14|          3|   32|         96|
    |mux_case_9_out_o                      |  14|          3|   32|         96|
    |row_fu_270                            |   9|          2|    5|         10|
    |tmp_21_reg_1248                       |  14|          3|   32|         96|
    |tmp_27_reg_1215                       |  14|          3|   32|         96|
    |tmp_33_reg_1182                       |  14|          3|   32|         96|
    |tmp_reg_1280                          |  14|          3|   32|         96|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 644|        139| 1414|       4012|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_19_reg_1376  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_23_reg_1344  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_25_reg_1312  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_29_reg_1408  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_31_reg_1440  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_19_reg_1376  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_23_reg_1344  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_25_reg_1312  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_29_reg_1408  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_31_reg_1440  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_29_reg_1408  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_31_reg_1440  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_29_reg_1408  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_31_reg_1440  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_29_reg_1408  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_31_reg_1440  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_29_reg_1408  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_31_reg_1440  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_29_reg_1408  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_31_reg_1440  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_31_reg_1440  |  32|   0|   32|          0|
    |col_fu_266                            |   5|   0|    5|          0|
    |empty_88_fu_290                       |  32|   0|   32|          0|
    |empty_89_fu_294                       |  32|   0|   32|          0|
    |empty_90_fu_298                       |  32|   0|   32|          0|
    |icmp_ln68_reg_3594                    |   1|   0|    1|          0|
    |indvar_flatten_fu_274                 |   8|   0|    8|          0|
    |line_buffer_2D_16_fu_286              |  32|   0|   32|          0|
    |line_buffer_2D_17_fu_278              |  32|   0|   32|          0|
    |line_buffer_2D_18_fu_282              |  32|   0|   32|          0|
    |line_buffer_2D_43_reg_3896            |  32|   0|   32|          0|
    |line_buffer_2D_44_reg_3907            |  32|   0|   32|          0|
    |line_buffer_2D_reg_3902               |  32|   0|   32|          0|
    |p_load84_reg_3917                     |  32|   0|   32|          0|
    |p_load85_reg_3912                     |  32|   0|   32|          0|
    |p_load_reg_3934                       |  32|   0|   32|          0|
    |row_fu_270                            |   5|   0|    5|          0|
    |select_ln68_reg_3598                  |   5|   0|    5|          0|
    |tmp_19_reg_1376                       |  32|   0|   32|          0|
    |tmp_21_reg_1248                       |  32|   0|   32|          0|
    |tmp_23_reg_1344                       |  32|   0|   32|          0|
    |tmp_25_reg_1312                       |  32|   0|   32|          0|
    |tmp_27_reg_1215                       |  32|   0|   32|          0|
    |tmp_29_reg_1408                       |  32|   0|   32|          0|
    |tmp_31_reg_1440                       |  32|   0|   32|          0|
    |tmp_33_reg_1182                       |  32|   0|   32|          0|
    |tmp_39_reg_3621                       |   4|   0|    4|          0|
    |tmp_68_reg_4026                       |  32|   0|   32|          0|
    |tmp_69_reg_4033                       |  32|   0|   32|          0|
    |tmp_70_reg_4040                       |  32|   0|   32|          0|
    |tmp_71_reg_4047                       |  32|   0|   32|          0|
    |tmp_72_reg_4054                       |  32|   0|   32|          0|
    |tmp_73_reg_4061                       |  32|   0|   32|          0|
    |tmp_74_reg_4068                       |  32|   0|   32|          0|
    |tmp_75_reg_4075                       |  32|   0|   32|          0|
    |tmp_reg_1280                          |  32|   0|   32|          0|
    |icmp_ln68_reg_3594                    |  64|  32|    1|          0|
    |line_buffer_2D_43_reg_3896            |  64|  32|   32|          0|
    |line_buffer_2D_44_reg_3907            |  64|  32|   32|          0|
    |line_buffer_2D_reg_3902               |  64|  32|   32|          0|
    |p_load84_reg_3917                     |  64|  32|   32|          0|
    |p_load85_reg_3912                     |  64|  32|   32|          0|
    |p_load_reg_3934                       |  64|  32|   32|          0|
    |select_ln68_reg_3598                  |  64|  32|    5|          0|
    |tmp_21_reg_1248                       |  64|  32|   32|          0|
    |tmp_23_reg_1344                       |  64|  32|   32|          0|
    |tmp_25_reg_1312                       |  64|  32|   32|          0|
    |tmp_27_reg_1215                       |  64|  32|   32|          0|
    |tmp_33_reg_1182                       |  64|  32|   32|          0|
    |tmp_39_reg_3621                       |  64|  32|    4|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |2545| 448| 2011|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2086_p_din0            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2086_p_din1            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2086_p_opcode          |  out|    5|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2086_p_dout0           |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2086_p_ce              |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2090_p_din0            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2090_p_din1            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2090_p_opcode          |  out|    5|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2090_p_dout0           |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2090_p_ce              |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2094_p_din0            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2094_p_din1            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2094_p_opcode          |  out|    5|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2094_p_dout0           |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2094_p_ce              |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2098_p_din0            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2098_p_din1            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2098_p_opcode          |  out|    5|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2098_p_dout0           |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2098_p_ce              |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2102_p_din0            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2102_p_din1            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2102_p_opcode          |  out|    5|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2102_p_dout0           |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2102_p_ce              |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2106_p_din0            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2106_p_din1            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2106_p_opcode          |  out|    5|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2106_p_dout0           |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2106_p_ce              |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2110_p_din0            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2110_p_din1            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2110_p_opcode          |  out|    5|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2110_p_dout0           |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2110_p_ce              |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2114_p_din0            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2114_p_din1            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2114_p_opcode          |  out|    5|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2114_p_dout0           |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2114_p_ce              |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2118_p_din0            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2118_p_din1            |  out|   32|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2118_p_opcode          |  out|    5|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2118_p_dout0           |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|grp_fu_2118_p_ce              |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|p_reload                      |   in|   32|     ap_none|               p_reload|        scalar|
|mux_case_26189_reload         |   in|   32|     ap_none|  mux_case_26189_reload|        scalar|
|mux_case_24182_reload         |   in|   32|     ap_none|  mux_case_24182_reload|        scalar|
|mux_case_22175_reload         |   in|   32|     ap_none|  mux_case_22175_reload|        scalar|
|mux_case_20168_reload         |   in|   32|     ap_none|  mux_case_20168_reload|        scalar|
|mux_case_18161_reload         |   in|   32|     ap_none|  mux_case_18161_reload|        scalar|
|mux_case_16154_reload         |   in|   32|     ap_none|  mux_case_16154_reload|        scalar|
|mux_case_14147_reload         |   in|   32|     ap_none|  mux_case_14147_reload|        scalar|
|mux_case_12140_reload         |   in|   32|     ap_none|  mux_case_12140_reload|        scalar|
|mux_case_10133_reload         |   in|   32|     ap_none|  mux_case_10133_reload|        scalar|
|mux_case_8126_reload          |   in|   32|     ap_none|   mux_case_8126_reload|        scalar|
|mux_case_6119_reload          |   in|   32|     ap_none|   mux_case_6119_reload|        scalar|
|mux_case_4112_reload          |   in|   32|     ap_none|   mux_case_4112_reload|        scalar|
|mux_case_2105_reload          |   in|   32|     ap_none|   mux_case_2105_reload|        scalar|
|mux_case_2598_reload          |   in|   32|     ap_none|   mux_case_2598_reload|        scalar|
|mux_case_2391_reload          |   in|   32|     ap_none|   mux_case_2391_reload|        scalar|
|mux_case_2184_reload          |   in|   32|     ap_none|   mux_case_2184_reload|        scalar|
|mux_case_1977_reload          |   in|   32|     ap_none|   mux_case_1977_reload|        scalar|
|mux_case_1770_reload          |   in|   32|     ap_none|   mux_case_1770_reload|        scalar|
|mux_case_1563_reload          |   in|   32|     ap_none|   mux_case_1563_reload|        scalar|
|mux_case_1356_reload          |   in|   32|     ap_none|   mux_case_1356_reload|        scalar|
|mux_case_1149_reload          |   in|   32|     ap_none|   mux_case_1149_reload|        scalar|
|mux_case_942_reload           |   in|   32|     ap_none|    mux_case_942_reload|        scalar|
|mux_case_735_reload           |   in|   32|     ap_none|    mux_case_735_reload|        scalar|
|mux_case_528_reload           |   in|   32|     ap_none|    mux_case_528_reload|        scalar|
|mux_case_321_reload           |   in|   32|     ap_none|    mux_case_321_reload|        scalar|
|mux_case_114_reload           |   in|   32|     ap_none|    mux_case_114_reload|        scalar|
|empty_26                      |   in|   32|     ap_none|               empty_26|        scalar|
|empty_27                      |   in|   32|     ap_none|               empty_27|        scalar|
|empty                         |   in|   32|     ap_none|                  empty|        scalar|
|phi_mul                       |   in|   16|     ap_none|                phi_mul|        scalar|
|out_img_address0              |  out|   16|   ap_memory|                out_img|         array|
|out_img_ce0                   |  out|    1|   ap_memory|                out_img|         array|
|out_img_we0                   |  out|    1|   ap_memory|                out_img|         array|
|out_img_d0                    |  out|   32|   ap_memory|                out_img|         array|
|indvars_iv59                  |   in|   13|     ap_none|           indvars_iv59|        scalar|
|inp_img_0_address0            |  out|   13|   ap_memory|              inp_img_0|         array|
|inp_img_0_ce0                 |  out|    1|   ap_memory|              inp_img_0|         array|
|inp_img_0_q0                  |   in|   32|   ap_memory|              inp_img_0|         array|
|inp_img_0_address1            |  out|   13|   ap_memory|              inp_img_0|         array|
|inp_img_0_ce1                 |  out|    1|   ap_memory|              inp_img_0|         array|
|inp_img_0_q1                  |   in|   32|   ap_memory|              inp_img_0|         array|
|inp_img_1_address0            |  out|   13|   ap_memory|              inp_img_1|         array|
|inp_img_1_ce0                 |  out|    1|   ap_memory|              inp_img_1|         array|
|inp_img_1_q0                  |   in|   32|   ap_memory|              inp_img_1|         array|
|inp_img_1_address1            |  out|   13|   ap_memory|              inp_img_1|         array|
|inp_img_1_ce1                 |  out|    1|   ap_memory|              inp_img_1|         array|
|inp_img_1_q1                  |   in|   32|   ap_memory|              inp_img_1|         array|
|inp_img_2_address0            |  out|   13|   ap_memory|              inp_img_2|         array|
|inp_img_2_ce0                 |  out|    1|   ap_memory|              inp_img_2|         array|
|inp_img_2_q0                  |   in|   32|   ap_memory|              inp_img_2|         array|
|inp_img_2_address1            |  out|   13|   ap_memory|              inp_img_2|         array|
|inp_img_2_ce1                 |  out|    1|   ap_memory|              inp_img_2|         array|
|inp_img_2_q1                  |   in|   32|   ap_memory|              inp_img_2|         array|
|inp_img_3_address0            |  out|   13|   ap_memory|              inp_img_3|         array|
|inp_img_3_ce0                 |  out|    1|   ap_memory|              inp_img_3|         array|
|inp_img_3_q0                  |   in|   32|   ap_memory|              inp_img_3|         array|
|inp_img_3_address1            |  out|   13|   ap_memory|              inp_img_3|         array|
|inp_img_3_ce1                 |  out|    1|   ap_memory|              inp_img_3|         array|
|inp_img_3_q1                  |   in|   32|   ap_memory|              inp_img_3|         array|
|inp_img_4_address0            |  out|   13|   ap_memory|              inp_img_4|         array|
|inp_img_4_ce0                 |  out|    1|   ap_memory|              inp_img_4|         array|
|inp_img_4_q0                  |   in|   32|   ap_memory|              inp_img_4|         array|
|inp_img_4_address1            |  out|   13|   ap_memory|              inp_img_4|         array|
|inp_img_4_ce1                 |  out|    1|   ap_memory|              inp_img_4|         array|
|inp_img_4_q1                  |   in|   32|   ap_memory|              inp_img_4|         array|
|inp_img_5_address0            |  out|   13|   ap_memory|              inp_img_5|         array|
|inp_img_5_ce0                 |  out|    1|   ap_memory|              inp_img_5|         array|
|inp_img_5_q0                  |   in|   32|   ap_memory|              inp_img_5|         array|
|inp_img_5_address1            |  out|   13|   ap_memory|              inp_img_5|         array|
|inp_img_5_ce1                 |  out|    1|   ap_memory|              inp_img_5|         array|
|inp_img_5_q1                  |   in|   32|   ap_memory|              inp_img_5|         array|
|inp_img_6_address0            |  out|   13|   ap_memory|              inp_img_6|         array|
|inp_img_6_ce0                 |  out|    1|   ap_memory|              inp_img_6|         array|
|inp_img_6_q0                  |   in|   32|   ap_memory|              inp_img_6|         array|
|inp_img_6_address1            |  out|   13|   ap_memory|              inp_img_6|         array|
|inp_img_6_ce1                 |  out|    1|   ap_memory|              inp_img_6|         array|
|inp_img_6_q1                  |   in|   32|   ap_memory|              inp_img_6|         array|
|inp_img_7_address0            |  out|   13|   ap_memory|              inp_img_7|         array|
|inp_img_7_ce0                 |  out|    1|   ap_memory|              inp_img_7|         array|
|inp_img_7_q0                  |   in|   32|   ap_memory|              inp_img_7|         array|
|inp_img_7_address1            |  out|   13|   ap_memory|              inp_img_7|         array|
|inp_img_7_ce1                 |  out|    1|   ap_memory|              inp_img_7|         array|
|inp_img_7_q1                  |   in|   32|   ap_memory|              inp_img_7|         array|
|inp_img_8_address0            |  out|   13|   ap_memory|              inp_img_8|         array|
|inp_img_8_ce0                 |  out|    1|   ap_memory|              inp_img_8|         array|
|inp_img_8_q0                  |   in|   32|   ap_memory|              inp_img_8|         array|
|inp_img_8_address1            |  out|   13|   ap_memory|              inp_img_8|         array|
|inp_img_8_ce1                 |  out|    1|   ap_memory|              inp_img_8|         array|
|inp_img_8_q1                  |   in|   32|   ap_memory|              inp_img_8|         array|
|inp_img_9_address0            |  out|   13|   ap_memory|              inp_img_9|         array|
|inp_img_9_ce0                 |  out|    1|   ap_memory|              inp_img_9|         array|
|inp_img_9_q0                  |   in|   32|   ap_memory|              inp_img_9|         array|
|inp_img_9_address1            |  out|   13|   ap_memory|              inp_img_9|         array|
|inp_img_9_ce1                 |  out|    1|   ap_memory|              inp_img_9|         array|
|inp_img_9_q1                  |   in|   32|   ap_memory|              inp_img_9|         array|
|inp_img_10_address0           |  out|   13|   ap_memory|             inp_img_10|         array|
|inp_img_10_ce0                |  out|    1|   ap_memory|             inp_img_10|         array|
|inp_img_10_q0                 |   in|   32|   ap_memory|             inp_img_10|         array|
|inp_img_10_address1           |  out|   13|   ap_memory|             inp_img_10|         array|
|inp_img_10_ce1                |  out|    1|   ap_memory|             inp_img_10|         array|
|inp_img_10_q1                 |   in|   32|   ap_memory|             inp_img_10|         array|
|inp_img_11_address0           |  out|   13|   ap_memory|             inp_img_11|         array|
|inp_img_11_ce0                |  out|    1|   ap_memory|             inp_img_11|         array|
|inp_img_11_q0                 |   in|   32|   ap_memory|             inp_img_11|         array|
|inp_img_11_address1           |  out|   13|   ap_memory|             inp_img_11|         array|
|inp_img_11_ce1                |  out|    1|   ap_memory|             inp_img_11|         array|
|inp_img_11_q1                 |   in|   32|   ap_memory|             inp_img_11|         array|
|inp_img_12_address0           |  out|   13|   ap_memory|             inp_img_12|         array|
|inp_img_12_ce0                |  out|    1|   ap_memory|             inp_img_12|         array|
|inp_img_12_q0                 |   in|   32|   ap_memory|             inp_img_12|         array|
|inp_img_12_address1           |  out|   13|   ap_memory|             inp_img_12|         array|
|inp_img_12_ce1                |  out|    1|   ap_memory|             inp_img_12|         array|
|inp_img_12_q1                 |   in|   32|   ap_memory|             inp_img_12|         array|
|inp_img_13_address0           |  out|   13|   ap_memory|             inp_img_13|         array|
|inp_img_13_ce0                |  out|    1|   ap_memory|             inp_img_13|         array|
|inp_img_13_q0                 |   in|   32|   ap_memory|             inp_img_13|         array|
|inp_img_13_address1           |  out|   13|   ap_memory|             inp_img_13|         array|
|inp_img_13_ce1                |  out|    1|   ap_memory|             inp_img_13|         array|
|inp_img_13_q1                 |   in|   32|   ap_memory|             inp_img_13|         array|
|inp_img_14_address0           |  out|   13|   ap_memory|             inp_img_14|         array|
|inp_img_14_ce0                |  out|    1|   ap_memory|             inp_img_14|         array|
|inp_img_14_q0                 |   in|   32|   ap_memory|             inp_img_14|         array|
|inp_img_14_address1           |  out|   13|   ap_memory|             inp_img_14|         array|
|inp_img_14_ce1                |  out|    1|   ap_memory|             inp_img_14|         array|
|inp_img_14_q1                 |   in|   32|   ap_memory|             inp_img_14|         array|
|inp_img_15_address0           |  out|   13|   ap_memory|             inp_img_15|         array|
|inp_img_15_ce0                |  out|    1|   ap_memory|             inp_img_15|         array|
|inp_img_15_q0                 |   in|   32|   ap_memory|             inp_img_15|         array|
|inp_img_15_address1           |  out|   13|   ap_memory|             inp_img_15|         array|
|inp_img_15_ce1                |  out|    1|   ap_memory|             inp_img_15|         array|
|inp_img_15_q1                 |   in|   32|   ap_memory|             inp_img_15|         array|
|inp_img_16_address0           |  out|   13|   ap_memory|             inp_img_16|         array|
|inp_img_16_ce0                |  out|    1|   ap_memory|             inp_img_16|         array|
|inp_img_16_q0                 |   in|   32|   ap_memory|             inp_img_16|         array|
|inp_img_16_address1           |  out|   13|   ap_memory|             inp_img_16|         array|
|inp_img_16_ce1                |  out|    1|   ap_memory|             inp_img_16|         array|
|inp_img_16_q1                 |   in|   32|   ap_memory|             inp_img_16|         array|
|inp_img_17_address0           |  out|   13|   ap_memory|             inp_img_17|         array|
|inp_img_17_ce0                |  out|    1|   ap_memory|             inp_img_17|         array|
|inp_img_17_q0                 |   in|   32|   ap_memory|             inp_img_17|         array|
|inp_img_17_address1           |  out|   13|   ap_memory|             inp_img_17|         array|
|inp_img_17_ce1                |  out|    1|   ap_memory|             inp_img_17|         array|
|inp_img_17_q1                 |   in|   32|   ap_memory|             inp_img_17|         array|
|inp_img_18_address0           |  out|   13|   ap_memory|             inp_img_18|         array|
|inp_img_18_ce0                |  out|    1|   ap_memory|             inp_img_18|         array|
|inp_img_18_q0                 |   in|   32|   ap_memory|             inp_img_18|         array|
|inp_img_18_address1           |  out|   13|   ap_memory|             inp_img_18|         array|
|inp_img_18_ce1                |  out|    1|   ap_memory|             inp_img_18|         array|
|inp_img_18_q1                 |   in|   32|   ap_memory|             inp_img_18|         array|
|inp_img_19_address0           |  out|   13|   ap_memory|             inp_img_19|         array|
|inp_img_19_ce0                |  out|    1|   ap_memory|             inp_img_19|         array|
|inp_img_19_q0                 |   in|   32|   ap_memory|             inp_img_19|         array|
|inp_img_19_address1           |  out|   13|   ap_memory|             inp_img_19|         array|
|inp_img_19_ce1                |  out|    1|   ap_memory|             inp_img_19|         array|
|inp_img_19_q1                 |   in|   32|   ap_memory|             inp_img_19|         array|
|inp_img_20_address0           |  out|   13|   ap_memory|             inp_img_20|         array|
|inp_img_20_ce0                |  out|    1|   ap_memory|             inp_img_20|         array|
|inp_img_20_q0                 |   in|   32|   ap_memory|             inp_img_20|         array|
|inp_img_20_address1           |  out|   13|   ap_memory|             inp_img_20|         array|
|inp_img_20_ce1                |  out|    1|   ap_memory|             inp_img_20|         array|
|inp_img_20_q1                 |   in|   32|   ap_memory|             inp_img_20|         array|
|inp_img_21_address0           |  out|   13|   ap_memory|             inp_img_21|         array|
|inp_img_21_ce0                |  out|    1|   ap_memory|             inp_img_21|         array|
|inp_img_21_q0                 |   in|   32|   ap_memory|             inp_img_21|         array|
|inp_img_21_address1           |  out|   13|   ap_memory|             inp_img_21|         array|
|inp_img_21_ce1                |  out|    1|   ap_memory|             inp_img_21|         array|
|inp_img_21_q1                 |   in|   32|   ap_memory|             inp_img_21|         array|
|inp_img_22_address0           |  out|   13|   ap_memory|             inp_img_22|         array|
|inp_img_22_ce0                |  out|    1|   ap_memory|             inp_img_22|         array|
|inp_img_22_q0                 |   in|   32|   ap_memory|             inp_img_22|         array|
|inp_img_22_address1           |  out|   13|   ap_memory|             inp_img_22|         array|
|inp_img_22_ce1                |  out|    1|   ap_memory|             inp_img_22|         array|
|inp_img_22_q1                 |   in|   32|   ap_memory|             inp_img_22|         array|
|inp_img_23_address0           |  out|   13|   ap_memory|             inp_img_23|         array|
|inp_img_23_ce0                |  out|    1|   ap_memory|             inp_img_23|         array|
|inp_img_23_q0                 |   in|   32|   ap_memory|             inp_img_23|         array|
|inp_img_23_address1           |  out|   13|   ap_memory|             inp_img_23|         array|
|inp_img_23_ce1                |  out|    1|   ap_memory|             inp_img_23|         array|
|inp_img_23_q1                 |   in|   32|   ap_memory|             inp_img_23|         array|
|inp_img_24_address0           |  out|   13|   ap_memory|             inp_img_24|         array|
|inp_img_24_ce0                |  out|    1|   ap_memory|             inp_img_24|         array|
|inp_img_24_q0                 |   in|   32|   ap_memory|             inp_img_24|         array|
|inp_img_24_address1           |  out|   13|   ap_memory|             inp_img_24|         array|
|inp_img_24_ce1                |  out|    1|   ap_memory|             inp_img_24|         array|
|inp_img_24_q1                 |   in|   32|   ap_memory|             inp_img_24|         array|
|inp_img_25_address0           |  out|   13|   ap_memory|             inp_img_25|         array|
|inp_img_25_ce0                |  out|    1|   ap_memory|             inp_img_25|         array|
|inp_img_25_q0                 |   in|   32|   ap_memory|             inp_img_25|         array|
|inp_img_25_address1           |  out|   13|   ap_memory|             inp_img_25|         array|
|inp_img_25_ce1                |  out|    1|   ap_memory|             inp_img_25|         array|
|inp_img_25_q1                 |   in|   32|   ap_memory|             inp_img_25|         array|
|inp_img_26_address0           |  out|   13|   ap_memory|             inp_img_26|         array|
|inp_img_26_ce0                |  out|    1|   ap_memory|             inp_img_26|         array|
|inp_img_26_q0                 |   in|   32|   ap_memory|             inp_img_26|         array|
|inp_img_26_address1           |  out|   13|   ap_memory|             inp_img_26|         array|
|inp_img_26_ce1                |  out|    1|   ap_memory|             inp_img_26|         array|
|inp_img_26_q1                 |   in|   32|   ap_memory|             inp_img_26|         array|
|line_buffer_2D_16_out         |  out|   32|      ap_vld|  line_buffer_2D_16_out|       pointer|
|line_buffer_2D_16_out_ap_vld  |  out|    1|      ap_vld|  line_buffer_2D_16_out|       pointer|
|mux_case_26_out_i             |   in|   32|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_26_out_o             |  out|   32|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_26_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_24_out_i             |   in|   32|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_24_out_o             |  out|   32|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_24_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_22_out_i             |   in|   32|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_22_out_o             |  out|   32|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_22_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_20_out_i             |   in|   32|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_20_out_o             |  out|   32|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_20_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_18_out_i             |   in|   32|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_18_out_o             |  out|   32|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_18_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_16_out_i             |   in|   32|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_16_out_o             |  out|   32|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_16_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_14_out_i             |   in|   32|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_14_out_o             |  out|   32|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_14_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_12_out_i             |   in|   32|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_12_out_o             |  out|   32|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_12_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_10_out_i             |   in|   32|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_10_out_o             |  out|   32|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_10_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_8_out_i              |   in|   32|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_8_out_o              |  out|   32|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_8_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_6_out_i              |   in|   32|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_6_out_o              |  out|   32|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_6_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_4_out_i              |   in|   32|     ap_ovld|         mux_case_4_out|       pointer|
|mux_case_4_out_o              |  out|   32|     ap_ovld|         mux_case_4_out|       pointer|
|mux_case_4_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_4_out|       pointer|
|line_buffer_2D_18_out         |  out|   32|      ap_vld|  line_buffer_2D_18_out|       pointer|
|line_buffer_2D_18_out_ap_vld  |  out|    1|      ap_vld|  line_buffer_2D_18_out|       pointer|
|mux_case_25_out_i             |   in|   32|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_25_out_o             |  out|   32|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_25_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_23_out_i             |   in|   32|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_23_out_o             |  out|   32|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_23_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_21_out_i             |   in|   32|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_21_out_o             |  out|   32|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_21_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_19_out_i             |   in|   32|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_19_out_o             |  out|   32|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_19_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_17_out_i             |   in|   32|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_17_out_o             |  out|   32|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_17_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_15_out_i             |   in|   32|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_15_out_o             |  out|   32|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_15_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_13_out_i             |   in|   32|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_13_out_o             |  out|   32|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_13_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_11_out_i             |   in|   32|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_11_out_o             |  out|   32|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_11_out_o_ap_vld      |  out|    1|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_9_out_i              |   in|   32|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_9_out_o              |  out|   32|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_9_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_7_out_i              |   in|   32|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_7_out_o              |  out|   32|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_7_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_5_out_i              |   in|   32|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_5_out_o              |  out|   32|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_5_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_3_out_i              |   in|   32|     ap_ovld|         mux_case_3_out|       pointer|
|mux_case_3_out_o              |  out|   32|     ap_ovld|         mux_case_3_out|       pointer|
|mux_case_3_out_o_ap_vld       |  out|    1|     ap_ovld|         mux_case_3_out|       pointer|
|line_buffer_2D_17_out         |  out|   32|      ap_vld|  line_buffer_2D_17_out|       pointer|
|line_buffer_2D_17_out_ap_vld  |  out|    1|      ap_vld|  line_buffer_2D_17_out|       pointer|
|p_out                         |  out|   32|      ap_vld|                  p_out|       pointer|
|p_out_ap_vld                  |  out|    1|      ap_vld|                  p_out|       pointer|
|p_out1                        |  out|   32|      ap_vld|                 p_out1|       pointer|
|p_out1_ap_vld                 |  out|    1|      ap_vld|                 p_out1|       pointer|
|p_out2                        |  out|   32|      ap_vld|                 p_out2|       pointer|
|p_out2_ap_vld                 |  out|    1|      ap_vld|                 p_out2|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

