// Seed: 1593660469
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri id_5,
    input uwire id_6,
    output uwire module_0,
    input wand id_8,
    output wand id_9,
    output supply1 id_10
);
  supply0 id_12 = 1 - id_1;
  assign id_7 = (id_6);
  integer id_13;
  assign id_12 = id_8;
endmodule
module module_1 (
    input  wire  module_1
    , id_7,
    output wire  id_1,
    output wand  id_2,
    output wand  id_3,
    output tri0  id_4,
    input  uwire id_5
);
  assign id_7 = id_0;
  module_0(
      id_5, id_7, id_7, id_7, id_7, id_7, id_5, id_7, id_7, id_7, id_7
  );
endmodule
