{
 "base_commit": "0c3e1cec53e7e4c1b71878f718a20fdb1012908f",
 "commit_author": "olof@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
 "datetime": "2013-06-28 19:35:01+00:00",
 "parent_commit": "35a5d5ca10bc9fd4aa719b3f0e2fe140d773aa22",
 "metrics": [
  {
   "file_path": "rtl/verilog/or1200_cpu.v",
   "lines_added": 7,
   "lines_deleted": 3,
   "total_lines_changed": 10
  }
 ],
 "history": [
  {
   "commit_id": "8507f1ae820ffba64f0aa72749ee6332a058cce7",
   "commit_author": "stekern@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2012-10-25 03:29:01+00:00",
   "parent_commit": "bd5b48dc114fc7e4362a68fcb6c574c22fc6d7ad",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 2,
     "lines_deleted": 1,
     "total_lines_changed": 3
    }
   ]
  },
  {
   "commit_id": "385ffbf33cc08ae598109c30af5f64fe15a68615",
   "commit_author": "stekern@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2012-10-25 03:28:56+00:00",
   "parent_commit": "ade38f8efda3516ddbb8c20a70d81b81a5e5238d",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 1,
     "lines_deleted": 0,
     "total_lines_changed": 1
    }
   ]
  },
  {
   "commit_id": "e86551c8c60131f67d19cfc069530588538f110f",
   "commit_author": "olof@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2012-09-19 17:03:37+00:00",
   "parent_commit": "685014512b990307d4959d787ec2279721607067",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 2,
     "lines_deleted": 1,
     "total_lines_changed": 3
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 0,
     "lines_deleted": 3,
     "total_lines_changed": 3
    }
   ]
  },
  {
   "commit_id": "cad4561e526b2143e74b39d6af14d52d8f340c10",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2012-05-26 23:31:57+00:00",
   "parent_commit": "fb7d5c6c62eaad7f6c9ad1baea65bbcc996c1568",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 5,
     "lines_deleted": 2,
     "total_lines_changed": 7
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 1,
     "lines_deleted": 1,
     "total_lines_changed": 2
    },
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 20,
     "lines_deleted": 2,
     "total_lines_changed": 22
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 3,
     "lines_deleted": 2,
     "total_lines_changed": 5
    }
   ]
  },
  {
   "commit_id": "fb7d5c6c62eaad7f6c9ad1baea65bbcc996c1568",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2012-05-26 23:10:57+00:00",
   "parent_commit": "bf45f3ab46fe8784a88665aee6610318a00095f0",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 2,
     "lines_deleted": 2,
     "total_lines_changed": 4
    }
   ]
  },
  {
   "commit_id": "bf45f3ab46fe8784a88665aee6610318a00095f0",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2012-05-26 22:57:46+00:00",
   "parent_commit": "d735ba051cb20a98b832edba00f01936f1650849",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 5,
     "lines_deleted": 0,
     "total_lines_changed": 5
    }
   ]
  },
  {
   "commit_id": "d735ba051cb20a98b832edba00f01936f1650849",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2012-05-21 17:48:54+00:00",
   "parent_commit": "eae21e44b836bfea6610783198f5b2c5ea5781b4",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 1,
     "lines_deleted": 1,
     "total_lines_changed": 2
    }
   ]
  },
  {
   "commit_id": "ace4cc6bc70b764d65157d814bd2f4aec08d652a",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2012-03-24 18:13:15+00:00",
   "parent_commit": "ec910f1cf20b67b81f68b986d37141c478e42a39",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 6,
     "lines_deleted": 1,
     "total_lines_changed": 7
    }
   ]
  },
  {
   "commit_id": "f7a8086c5f1c5c767b728f2d72edef56c9c38503",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2012-01-18 09:34:35+00:00",
   "parent_commit": "61b8b0794863d8e74b8fe7dcf565f9ec2df88c24",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 2,
     "lines_deleted": 4,
     "total_lines_changed": 6
    }
   ]
  },
  {
   "commit_id": "f0255fab7de3cd72c248f6075e0876affaa6625b",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2011-09-01 18:56:01+00:00",
   "parent_commit": "a4a0015166af88e60b19dc36756673f7b5cc01d8",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 6,
     "lines_deleted": 3,
     "total_lines_changed": 9
    }
   ]
  },
  {
   "commit_id": "a4a0015166af88e60b19dc36756673f7b5cc01d8",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2011-09-01 18:53:54+00:00",
   "parent_commit": "2c0765d7ba12813df273cd693a99c4e744f0fbd5",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 51,
     "lines_deleted": 3,
     "total_lines_changed": 54
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 6,
     "lines_deleted": 5,
     "total_lines_changed": 11
    },
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 8,
     "lines_deleted": 4,
     "total_lines_changed": 12
    }
   ]
  },
  {
   "commit_id": "2c0765d7ba12813df273cd693a99c4e744f0fbd5",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2011-09-01 18:49:24+00:00",
   "parent_commit": "bc9b53bc2aa2d24699c236206ab796e67db66816",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 64,
     "lines_deleted": 39,
     "total_lines_changed": 103
    },
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 19,
     "lines_deleted": 2,
     "total_lines_changed": 21
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 22,
     "lines_deleted": 5,
     "total_lines_changed": 27
    },
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 11,
     "lines_deleted": 3,
     "total_lines_changed": 14
    },
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 54,
     "lines_deleted": 4,
     "total_lines_changed": 58
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 16,
     "lines_deleted": 8,
     "total_lines_changed": 24
    }
   ]
  },
  {
   "commit_id": "bc9b53bc2aa2d24699c236206ab796e67db66816",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2011-09-01 18:47:46+00:00",
   "parent_commit": "d24b217386601b667d91828c6dda9b827fad4abd",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 2,
     "lines_deleted": 3,
     "total_lines_changed": 5
    }
   ]
  },
  {
   "commit_id": "d24b217386601b667d91828c6dda9b827fad4abd",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2011-09-01 18:43:11+00:00",
   "parent_commit": "eb68c7e378eb5a64e3f8872c80b2578e53be52a7",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 71,
     "lines_deleted": 39,
     "total_lines_changed": 110
    },
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 0,
     "lines_deleted": 3,
     "total_lines_changed": 3
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 63,
     "lines_deleted": 41,
     "total_lines_changed": 104
    },
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 24,
     "lines_deleted": 10,
     "total_lines_changed": 34
    }
   ]
  },
  {
   "commit_id": "43543f1f2508e00d6ba47e7c023265a62ed9fde2",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2011-01-19 02:45:51+00:00",
   "parent_commit": "40de8701d6cebad497318ba45b32dd098bfd5cff",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 2,
     "lines_deleted": 4,
     "total_lines_changed": 6
    },
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 3,
     "lines_deleted": 3,
     "total_lines_changed": 6
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 80,
     "lines_deleted": 29,
     "total_lines_changed": 109
    },
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 344,
     "lines_deleted": 229,
     "total_lines_changed": 573
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 387,
     "lines_deleted": 330,
     "total_lines_changed": 717
    }
   ]
  },
  {
   "commit_id": "66efe9cd6148493d12375ddf69d65a9a109e494a",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-11-01 14:20:09+00:00",
   "parent_commit": "8126f32b151ea53900e9e5ebe426362a5ba75420",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 19,
     "lines_deleted": 4,
     "total_lines_changed": 23
    },
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 3,
     "lines_deleted": 0,
     "total_lines_changed": 3
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 14,
     "lines_deleted": 4,
     "total_lines_changed": 18
    }
   ]
  },
  {
   "commit_id": "8126f32b151ea53900e9e5ebe426362a5ba75420",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-09-12 17:48:45+00:00",
   "parent_commit": "9a994266529d8aebbdd87aac103ce96234f75463",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 6,
     "lines_deleted": 6,
     "total_lines_changed": 12
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 12,
     "lines_deleted": 11,
     "total_lines_changed": 23
    },
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 14,
     "lines_deleted": 14,
     "total_lines_changed": 28
    },
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 3,
     "lines_deleted": 3,
     "total_lines_changed": 6
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 3,
     "lines_deleted": 3,
     "total_lines_changed": 6
    }
   ]
  },
  {
   "commit_id": "50f8fa0f9e207abf693f7cdb2ce4cd03f820bd34",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-09-10 09:00:43+00:00",
   "parent_commit": "57a449d24d4e0bc41a5d233fe84d339a42f9d40c",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 23,
     "lines_deleted": 7,
     "total_lines_changed": 30
    },
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 16,
     "lines_deleted": 16,
     "total_lines_changed": 32
    },
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 14,
     "lines_deleted": 14,
     "total_lines_changed": 28
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 4,
     "lines_deleted": 4,
     "total_lines_changed": 8
    }
   ]
  },
  {
   "commit_id": "57a449d24d4e0bc41a5d233fe84d339a42f9d40c",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-09-09 23:41:28+00:00",
   "parent_commit": "6bc497dc24aeec2479c124d241a77e446fc1a112",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 14,
     "lines_deleted": 6,
     "total_lines_changed": 20
    }
   ]
  },
  {
   "commit_id": "6bc497dc24aeec2479c124d241a77e446fc1a112",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-09-08 15:42:13+00:00",
   "parent_commit": "bdde427b71b4ae0636b315691815d93fb0fba628",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 41,
     "lines_deleted": 5,
     "total_lines_changed": 46
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 32,
     "lines_deleted": 4,
     "total_lines_changed": 36
    }
   ]
  },
  {
   "commit_id": "ca09ca9cc2e57c7d58d2869601d923ea4062aa24",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-08-30 23:55:23+00:00",
   "parent_commit": "31c7fde68c3a3c78d2ee560a861445783ac39f2f",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 0,
     "lines_deleted": 9,
     "total_lines_changed": 9
    }
   ]
  },
  {
   "commit_id": "31c7fde68c3a3c78d2ee560a861445783ac39f2f",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-08-30 23:32:25+00:00",
   "parent_commit": "4a4a96758f8354de4ffdb8b0d2c8a62f81ac6c17",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 1,
     "lines_deleted": 1,
     "total_lines_changed": 2
    },
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 36,
     "lines_deleted": 17,
     "total_lines_changed": 53
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 88,
     "lines_deleted": 31,
     "total_lines_changed": 119
    },
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 118,
     "lines_deleted": 118,
     "total_lines_changed": 236
    },
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 61,
     "lines_deleted": 81,
     "total_lines_changed": 142
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 11,
     "lines_deleted": 25,
     "total_lines_changed": 36
    }
   ]
  },
  {
   "commit_id": "4a4a96758f8354de4ffdb8b0d2c8a62f81ac6c17",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-07-11 19:22:05+00:00",
   "parent_commit": "c4a60c38d107204395eba93651b5a00e91733d5a",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 1,
     "lines_deleted": 2,
     "total_lines_changed": 3
    }
   ]
  },
  {
   "commit_id": "c4a60c38d107204395eba93651b5a00e91733d5a",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-07-11 16:25:35+00:00",
   "parent_commit": "25bf4e762dec5c7c5a0d0ab3ff8edb31e24ac5a5",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 0,
     "lines_deleted": 6,
     "total_lines_changed": 6
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 1,
     "lines_deleted": 1,
     "total_lines_changed": 2
    }
   ]
  },
  {
   "commit_id": "25bf4e762dec5c7c5a0d0ab3ff8edb31e24ac5a5",
   "commit_author": "julius@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-07-11 15:28:17+00:00",
   "parent_commit": "9e73c34149ddb6751336f8e343764b388878bfa1",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 1,
     "lines_deleted": 71,
     "total_lines_changed": 72
    },
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 64,
     "lines_deleted": 111,
     "total_lines_changed": 175
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 73,
     "lines_deleted": 225,
     "total_lines_changed": 298
    },
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 221,
     "lines_deleted": 256,
     "total_lines_changed": 477
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 31,
     "lines_deleted": 65,
     "total_lines_changed": 96
    }
   ]
  },
  {
   "commit_id": "9e73c34149ddb6751336f8e343764b388878bfa1",
   "commit_author": "marcus.erlandsson@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-07-02 19:46:35+00:00",
   "parent_commit": "ad1d1a6b8ebc103fb5b14e51478ed177d995b0e3",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 42,
     "lines_deleted": 41,
     "total_lines_changed": 83
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 2,
     "lines_deleted": 1,
     "total_lines_changed": 3
    }
   ]
  },
  {
   "commit_id": "ad1d1a6b8ebc103fb5b14e51478ed177d995b0e3",
   "commit_author": "marcus.erlandsson@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-06-30 11:35:34+00:00",
   "parent_commit": "ee547833ef8e759d244f6273515a612848e0c074",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 98,
     "lines_deleted": 82,
     "total_lines_changed": 180
    }
   ]
  },
  {
   "commit_id": "ee547833ef8e759d244f6273515a612848e0c074",
   "commit_author": "marcus.erlandsson@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2010-06-30 11:28:49+00:00",
   "parent_commit": "09f75354c76ef8eb0900d31fd60542c648653dad",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 50,
     "lines_deleted": 17,
     "total_lines_changed": 67
    },
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 169,
     "lines_deleted": 51,
     "total_lines_changed": 220
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 107,
     "lines_deleted": 54,
     "total_lines_changed": 161
    },
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 109,
     "lines_deleted": 48,
     "total_lines_changed": 157
    },
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 10,
     "lines_deleted": 3,
     "total_lines_changed": 13
    }
   ]
  },
  {
   "commit_id": "09f75354c76ef8eb0900d31fd60542c648653dad",
   "commit_author": "unneback@04c7f051-eaf3-4997-922d-f29d9d8c0f3f",
   "datetime": "2009-05-25 08:01:12+00:00",
   "parent_commit": "parent not available",
   "metrics": [
    {
     "file_path": "rtl/verilog/or1200_alu.v",
     "lines_added": 424,
     "lines_deleted": 0,
     "total_lines_changed": 424
    },
    {
     "file_path": "rtl/verilog/or1200_cpu.v",
     "lines_added": 790,
     "lines_deleted": 0,
     "total_lines_changed": 790
    },
    {
     "file_path": "rtl/verilog/or1200_defines.v",
     "lines_added": 1756,
     "lines_deleted": 0,
     "total_lines_changed": 1756
    },
    {
     "file_path": "rtl/verilog/or1200_except.v",
     "lines_added": 579,
     "lines_deleted": 0,
     "total_lines_changed": 579
    },
    {
     "file_path": "rtl/verilog/or1200_mult_mac.v",
     "lines_added": 338,
     "lines_deleted": 0,
     "total_lines_changed": 338
    },
    {
     "file_path": "rtl/verilog/or1200_sprs.v",
     "lines_added": 421,
     "lines_deleted": 0,
     "total_lines_changed": 421
    }
   ]
  }
 ]
}