NDSummary.OnToolTipsLoaded("SystemverilogClass:axi_ready_gen",{747:"<div class=\"NDToolTip TClass LSystemverilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype747\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">axi_ready_gen</div></div></div><div class=\"TTSummary\">AXI Ready generation class. Ready signals of write command channel, write data channel, write response channel , read command channel and read data channel are generated independently from other attributes.&nbsp; This class is being used to generate all kinds of different patterns of ready signal which user wants. Please refer section READY Generation of PG267 for more details about how to generate ready.</div></div>",749:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype749\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name&nbsp;</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi_ready_gen&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new axi_ready_gen, ~name~ is the name of the instance.</div></div>",750:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype750\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> reset_to_defaults()</div><div class=\"TTSummary\">Reset all variables in ready generation to default value</div></div>",751:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype751\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> copy(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\">axi_ready_gen&nbsp;</td><td class=\"PName last\">rhs</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Copies the contents of the input ready generation to the current ready generation</div></div>",752:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype752\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> axi_ready_gen my_clone ()</div><div class=\"TTSummary\">Clones the current ready generation and returns a handle to the new generation</div></div>",753:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype753\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function string</span> convert2string()</div><div class=\"TTSummary\">Returns a format of string of Ready information for axi_ready_gen</div></div>",754:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype754\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_use_variable_ranges()</div><div class=\"TTSummary\">Sets the use of the variable ranges when the policy of axi_ready_gen is not RANDOM</div></div>",898:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype898\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> clr_use_variable_ranges()</div><div class=\"TTSummary\">Clears the use of the variable ranges when the policy of axi_ready_gen is not RANDOM</div></div>",756:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype756\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi_boolean_t get_use_variable_ranges()</div><div class=\"TTSummary\">Returns the current state of the variable range use feature.</div></div>",757:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype757\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_ready_policy(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_ready_gen_policy_t&nbsp;</td><td class=\"PName last\">value</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Sets the policy of axi_ready_gen</div></div>",758:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype758\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi_ready_gen_policy_t get_ready_policy()</div><div class=\"TTSummary\">Returns the current ready generation policy of axi_ready_gen</div></div>",759:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype759\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_event_cycle_count_reset(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">value</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Sets event_cycle_count_reset value of axi_ready_gen</div></div>",760:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype760\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi_uint get_event_cycle_count_reset()</div><div class=\"TTSummary\">Returns the current event_cycle_count_reset of axi_ready_gen</div></div>",761:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype761\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> get_low_time_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">max&nbsp;</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Returns min_low_time and max_low_time of axi_ready_gen</div></div>",762:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype762\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_low_time_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">max&nbsp;</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Sets min_low_time and max_low_time of axi_ready_gen</div></div>",763:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype763\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi_uint get_low_time()</div><div class=\"TTSummary\">Returns low time of the current ready generation</div></div>",764:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype764\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_low_time(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Sets the low time of axi_ready_gen</div></div>",765:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype765\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> get_high_time_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Returns min_high_time and max_high_time of axi_ready_gen</div></div>",766:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype766\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_high_time_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Sets min_high_time and max_high_time of axi_ready_gen</div></div>",767:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype767\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi_uint get_high_time()</div><div class=\"TTSummary\">Returns high time of axi_ready_gen</div></div>",768:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype768\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_high_time(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">updated</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Sets the high time of axi_ready_gen</div></div>",769:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype769\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> get_event_count_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Returns min_event_count and max_event_count of axi_ready_gen</div></div>",770:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype770\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_event_count_range(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">min,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">max</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Sets min_event_count and max_event_count of axi_ready_gen</div></div>",771:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype771\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi_uint get_event_count()</div><div class=\"TTSummary\">Returns event_count of axi_ready_gen</div></div>",772:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype772\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_event_count(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi_uint&nbsp;</td><td class=\"PName last\">in</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Sets the number of events that ready stays at high</div></div>",773:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype773\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi_ready_rand_policy_t get_ready_rand_policy()</div><div class=\"TTSummary\">Returns ready_rand_policy of axi_ready_gen</div></div>"});