<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[7]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[6]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[5]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[4]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[3]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[2]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[1]"/>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/pattern_generator_cross_0_outputStream_V_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_to_ddr_writer_frame_index_V[2]"/>
        <net name="design_1_i/axis_to_ddr_writer_frame_index_V[1]"/>
        <net name="design_1_i/axis_to_ddr_writer_frame_index_V[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
