digraph "CFG for '_Z22one_channel_mul_kernelPKfS0_Pfii' function" {
	label="CFG for '_Z22one_channel_mul_kernelPKfS0_Pfii' function";

	Node0x63405e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = shl i32 %14, 1\l  %16 = shl nsw i32 %3, 1\l  %17 = srem i32 %15, %16\l  %18 = ashr exact i32 %15, 1\l  %19 = icmp slt i32 %18, %4\l  br i1 %19, label %20, label %47\l|{<s0>T|<s1>F}}"];
	Node0x63405e0:s0 -> Node0x63427a0;
	Node0x63405e0:s1 -> Node0x6342830;
	Node0x63427a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = sext i32 %15 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = sext i32 %17 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %1, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %27 = fmul contract float %23, %26\l  %28 = add nuw nsw i32 %15, 1\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = add nsw i32 %17, 1\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %1, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = fmul contract float %31, %35\l  %37 = fsub contract float %27, %36\l  %38 = getelementptr inbounds float, float addrspace(1)* %2, i64 %21\l  store float %37, float addrspace(1)* %38, align 4, !tbaa !7\l  %39 = load float, float addrspace(1)* %22, align 4, !tbaa !7\l  %40 = load float, float addrspace(1)* %34, align 4, !tbaa !7\l  %41 = fmul contract float %39, %40\l  %42 = load float, float addrspace(1)* %30, align 4, !tbaa !7\l  %43 = load float, float addrspace(1)* %25, align 4, !tbaa !7\l  %44 = fmul contract float %42, %43\l  %45 = fadd contract float %41, %44\l  %46 = getelementptr inbounds float, float addrspace(1)* %2, i64 %29\l  store float %45, float addrspace(1)* %46, align 4, !tbaa !7\l  br label %47\l}"];
	Node0x63427a0 -> Node0x6342830;
	Node0x6342830 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  ret void\l}"];
}
