

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Mon Sep 12 11:23:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        CRS_HLS
* Solution:       crs_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  16.464 ns|     0.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_1   |        ?|        ?|         ?|          -|          -|   494|        no|
        | + spmv_2  |        ?|        ?|        14|          4|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 19 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 5 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 20 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %val_r, i32 666, i32 17, i32 1"   --->   Operation 22 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %val_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_13 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %cols, i32 666, i32 17, i32 1"   --->   Operation 26 'specmemcore' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rowDelimiters, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_14 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %rowDelimiters, i32 666, i32 17, i32 1"   --->   Operation 30 'specmemcore' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rowDelimiters, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rowDelimiters"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_15 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %vec, i32 666, i32 17, i32 1"   --->   Operation 34 'specmemcore' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %vec"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_16 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %out_r, i32 666, i32 17, i32 1"   --->   Operation 38 'specmemcore' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln21 = br void" [../CCode_crs/spmv.c:21]   --->   Operation 42 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln24, void %._crit_edge.loopexit, i9 0, void" [../CCode_crs/spmv.c:24]   --->   Operation 43 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln24 = add i9 %i, i9 1" [../CCode_crs/spmv.c:24]   --->   Operation 44 'add' 'add_ln24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.66ns)   --->   "%icmp_ln21 = icmp_eq  i9 %i, i9 494" [../CCode_crs/spmv.c:21]   --->   Operation 45 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 494, i64 494, i64 494"   --->   Operation 46 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split2, void" [../CCode_crs/spmv.c:21]   --->   Operation 47 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i9 %i" [../CCode_crs/spmv.c:21]   --->   Operation 48 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%rowDelimiters_addr = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln21" [../CCode_crs/spmv.c:23]   --->   Operation 49 'getelementptr' 'rowDelimiters_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [../CCode_crs/spmv.c:23]   --->   Operation 50 'load' 'tmp_begin' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 495> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../CCode_crs/spmv.c:31]   --->   Operation 51 'ret' 'ret_ln31' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [../CCode_crs/spmv.c:23]   --->   Operation 52 'load' 'tmp_begin' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 495> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %add_ln24" [../CCode_crs/spmv.c:24]   --->   Operation 53 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%rowDelimiters_addr_1 = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln24" [../CCode_crs/spmv.c:24]   --->   Operation 54 'getelementptr' 'rowDelimiters_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [../CCode_crs/spmv.c:24]   --->   Operation 55 'load' 'tmp_end' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 495> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../CCode_crs/spmv.c:19]   --->   Operation 56 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [../CCode_crs/spmv.c:24]   --->   Operation 57 'load' 'tmp_end' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 495> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i32 %tmp_begin" [../CCode_crs/spmv.c:25]   --->   Operation 58 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i32 %tmp_end" [../CCode_crs/spmv.c:25]   --->   Operation 59 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [../CCode_crs/spmv.c:25]   --->   Operation 60 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln25, void %.split, i64 %sext_ln25, void %.split2" [../CCode_crs/spmv.c:25]   --->   Operation 61 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (2.77ns)   --->   "%icmp_ln25 = icmp_slt  i64 %j_1, i64 %sext_ln25_1" [../CCode_crs/spmv.c:25]   --->   Operation 62 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %._crit_edge.loopexit, void %.split" [../CCode_crs/spmv.c:25]   --->   Operation 63 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%val_addr = getelementptr i64 %val_r, i64 0, i64 %j_1" [../CCode_crs/spmv.c:26]   --->   Operation 64 'getelementptr' 'val_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%val_load = load i11 %val_addr" [../CCode_crs/spmv.c:26]   --->   Operation 65 'load' 'val_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1666> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%cols_addr = getelementptr i32 %cols, i64 0, i64 %j_1" [../CCode_crs/spmv.c:26]   --->   Operation 66 'getelementptr' 'cols_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (3.25ns)   --->   "%cols_load = load i11 %cols_addr" [../CCode_crs/spmv.c:26]   --->   Operation 67 'load' 'cols_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1666> <RAM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%val_load = load i11 %val_addr" [../CCode_crs/spmv.c:26]   --->   Operation 68 'load' 'val_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1666> <RAM>
ST_6 : Operation 69 [1/2] (3.25ns)   --->   "%cols_load = load i11 %cols_addr" [../CCode_crs/spmv.c:26]   --->   Operation 69 'load' 'cols_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1666> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %cols_load" [../CCode_crs/spmv.c:26]   --->   Operation 70 'zext' 'zext_ln26' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%vec_addr = getelementptr i64 %vec, i64 0, i64 %zext_ln26" [../CCode_crs/spmv.c:26]   --->   Operation 71 'getelementptr' 'vec_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (3.25ns)   --->   "%vec_load = load i9 %vec_addr" [../CCode_crs/spmv.c:26]   --->   Operation 72 'load' 'vec_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 494> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 73 [1/2] (3.25ns)   --->   "%vec_load = load i9 %vec_addr" [../CCode_crs/spmv.c:26]   --->   Operation 73 'load' 'vec_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 494> <RAM>

State 8 <SV = 7> <Delay = 7.78>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i64 %val_load" [../CCode_crs/spmv.c:26]   --->   Operation 74 'bitcast' 'bitcast_ln26' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i64 %vec_load" [../CCode_crs/spmv.c:26]   --->   Operation 75 'bitcast' 'bitcast_ln26_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 76 [6/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 76 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (3.52ns)   --->   "%add_ln25 = add i64 %j_1, i64 1" [../CCode_crs/spmv.c:25]   --->   Operation 77 'add' 'add_ln25' <Predicate = (icmp_ln25)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 78 [5/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 78 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 79 [4/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 79 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 80 [3/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 80 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 81 [2/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 81 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.23>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%sum = phi i64 %sum_1, void %.split, i64 0, void %.split2"   --->   Operation 82 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 84 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.23>
ST_14 : Operation 85 [5/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 85 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 16.4>
ST_15 : Operation 86 [4/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 86 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 16.4>
ST_16 : Operation 87 [3/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 87 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 16.4>
ST_17 : Operation 88 [2/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 88 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 16.4>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../CCode_crs/spmv.c:18]   --->   Operation 89 'specloopname' 'specloopname_ln18' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 90 [1/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 90 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 91 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 3.25>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %sum" [../CCode_crs/spmv.c:29]   --->   Operation 92 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i64 %out_r, i64 0, i64 %zext_ln21" [../CCode_crs/spmv.c:29]   --->   Operation 93 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29, i9 %out_addr" [../CCode_crs/spmv.c:29]   --->   Operation 94 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 494> <RAM>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_crs/spmv.c:24) with incoming values : ('add_ln24', ../CCode_crs/spmv.c:24) [30]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_crs/spmv.c:24) with incoming values : ('add_ln24', ../CCode_crs/spmv.c:24) [30]  (0 ns)
	'getelementptr' operation ('rowDelimiters_addr', ../CCode_crs/spmv.c:23) [38]  (0 ns)
	'load' operation ('tmp_begin', ../CCode_crs/spmv.c:23) on array 'rowDelimiters' [39]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp_begin', ../CCode_crs/spmv.c:23) on array 'rowDelimiters' [39]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp_end', ../CCode_crs/spmv.c:24) on array 'rowDelimiters' [42]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', ../CCode_crs/spmv.c:25) with incoming values : ('sext_ln25', ../CCode_crs/spmv.c:25) ('add_ln25', ../CCode_crs/spmv.c:25) [47]  (0 ns)
	'getelementptr' operation ('val_addr', ../CCode_crs/spmv.c:26) [54]  (0 ns)
	'load' operation ('val_load', ../CCode_crs/spmv.c:26) on array 'val_r' [55]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('cols_load', ../CCode_crs/spmv.c:26) on array 'cols' [58]  (3.25 ns)
	'getelementptr' operation ('vec_addr', ../CCode_crs/spmv.c:26) [60]  (0 ns)
	'load' operation ('vec_load', ../CCode_crs/spmv.c:26) on array 'vec' [61]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('vec_load', ../CCode_crs/spmv.c:26) on array 'vec' [61]  (3.25 ns)

 <State 8>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('Si', ../CCode_crs/spmv.c:26) [63]  (7.79 ns)

 <State 9>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('Si', ../CCode_crs/spmv.c:26) [63]  (7.79 ns)

 <State 10>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('Si', ../CCode_crs/spmv.c:26) [63]  (7.79 ns)

 <State 11>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('Si', ../CCode_crs/spmv.c:26) [63]  (7.79 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('Si', ../CCode_crs/spmv.c:26) [63]  (7.79 ns)

 <State 13>: 8.23ns
The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', ../CCode_crs/spmv.c:27) [48]  (0 ns)
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)

 <State 14>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)

 <State 15>: 16.5ns
The critical path consists of the following:
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)
	'phi' operation ('sum') with incoming values : ('sum', ../CCode_crs/spmv.c:27) [48]  (0 ns)
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)

 <State 16>: 16.5ns
The critical path consists of the following:
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)
	'phi' operation ('sum') with incoming values : ('sum', ../CCode_crs/spmv.c:27) [48]  (0 ns)
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)

 <State 17>: 16.5ns
The critical path consists of the following:
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)
	'phi' operation ('sum') with incoming values : ('sum', ../CCode_crs/spmv.c:27) [48]  (0 ns)
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)

 <State 18>: 16.5ns
The critical path consists of the following:
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)
	'phi' operation ('sum') with incoming values : ('sum', ../CCode_crs/spmv.c:27) [48]  (0 ns)
	'dadd' operation ('sum', ../CCode_crs/spmv.c:27) [64]  (8.23 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln29', ../CCode_crs/spmv.c:29) of variable 'bitcast_ln29', ../CCode_crs/spmv.c:29 on array 'out_r' [70]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
