{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1389402231031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1389402231031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 09:03:50 2014 " "Processing started: Sat Jan 11 09:03:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1389402231031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1389402231031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex13 -c ex13 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex13 -c ex13" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1389402231031 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1389402231968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex13_8_1200mv_85c_slow.vo D:/FpgaExample/ex16/simulation/modelsim/ simulation " "Generated file ex13_8_1200mv_85c_slow.vo in folder \"D:/FpgaExample/ex16/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389402232062 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1389402232156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex13_8_1200mv_0c_slow.vo D:/FpgaExample/ex16/simulation/modelsim/ simulation " "Generated file ex13_8_1200mv_0c_slow.vo in folder \"D:/FpgaExample/ex16/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389402232234 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1389402232328 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex13_min_1200mv_0c_fast.vo D:/FpgaExample/ex16/simulation/modelsim/ simulation " "Generated file ex13_min_1200mv_0c_fast.vo in folder \"D:/FpgaExample/ex16/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389402232421 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1389402232500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex13.vo D:/FpgaExample/ex16/simulation/modelsim/ simulation " "Generated file ex13.vo in folder \"D:/FpgaExample/ex16/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389402232578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex13_8_1200mv_85c_v_slow.sdo D:/FpgaExample/ex16/simulation/modelsim/ simulation " "Generated file ex13_8_1200mv_85c_v_slow.sdo in folder \"D:/FpgaExample/ex16/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389402232781 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex13_8_1200mv_0c_v_slow.sdo D:/FpgaExample/ex16/simulation/modelsim/ simulation " "Generated file ex13_8_1200mv_0c_v_slow.sdo in folder \"D:/FpgaExample/ex16/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389402232968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex13_min_1200mv_0c_v_fast.sdo D:/FpgaExample/ex16/simulation/modelsim/ simulation " "Generated file ex13_min_1200mv_0c_v_fast.sdo in folder \"D:/FpgaExample/ex16/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389402233156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex13_v.sdo D:/FpgaExample/ex16/simulation/modelsim/ simulation " "Generated file ex13_v.sdo in folder \"D:/FpgaExample/ex16/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1389402233343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1389402233687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 09:03:53 2014 " "Processing ended: Sat Jan 11 09:03:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1389402233687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1389402233687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1389402233687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1389402233687 ""}
