

================================================================
== Vitis HLS Report for 'A_IO_L2_in_2_x0'
================================================================
* Date:           Fri Sep 16 22:26:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   426051|   958531|  1.420 ms|  3.195 ms|  426051|  958531|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3  |   425984|   958464|  52 ~ 117|          -|          -|  8192|        no|
        | + A_IO_L2_in_2_x0_loop_4                                               |       48|       48|         9|          8|          8|     6|       yes|
        | + A_IO_L2_in_2_x0_loop_7                                               |       64|       64|         9|          8|          8|     8|       yes|
        | + A_IO_L2_in_2_x0_loop_9                                               |       48|       48|         9|          8|          8|     6|       yes|
        | + A_IO_L2_in_2_x0_loop_12                                              |       64|       64|         9|          8|          8|     8|       yes|
        |- A_IO_L2_in_2_x0_loop_14_A_IO_L2_in_2_x0_loop_15                       |       64|       64|         2|          1|          1|    64|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      376|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       16|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      645|     -|
|Register             |        -|      -|     4247|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      0|     4247|     1021|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_V_U  |A_IO_L2_in_0_x0_local_A_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    |local_A_pong_V_U  |A_IO_L2_in_0_x0_local_A_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |       16|  0|   0|    0|    16| 1024|     2|         8192|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1780_fu_600_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1781_fu_534_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1782_fu_606_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1783_fu_540_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1784_fu_557_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_649_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_403_fu_575_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_404_fu_450_p2            |         +|   0|  0|  21|          14|           1|
    |add_ln890_fu_618_p2                |         +|   0|  0|  14|           7|           1|
    |and_ln482_1_fu_492_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln482_fu_480_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln483_fu_516_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage6_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp1_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state34_pp3_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state43_pp4_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_read_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op195_write_state24   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op199_read_state25    |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_17_fu_528_p2            |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln870_fu_594_p2               |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln890131_fu_486_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1669_fu_462_p2          |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_1670_fu_624_p2          |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1671_fu_630_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1672_fu_588_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1673_fu_522_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1674_fu_612_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1675_fu_546_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_456_p2               |      icmp|   0|  0|  12|          14|          15|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage7_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state24_pp2_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state25_pp2_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state26_pp2_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state27_pp2_stage4_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state28_pp2_stage5_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state29_pp2_stage6_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state30_pp2_stage7_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state31_pp2_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage2_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage4_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage5_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage6_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln482_fu_468_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln483_1_fu_510_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln483_fu_498_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_563_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln584_fu_636_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln691_fu_567_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln890_fu_581_p3             |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    |arb_fu_552_p2                      |       xor|   0|  0|   2|           2|           1|
    |xor_ln482_fu_474_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln483_fu_504_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 376|         190|         149|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  177|         40|    1|         40|
    |ap_done                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1           |   14|          3|    1|          3|
    |ap_phi_mux_c3_V_17_phi_fu_364_p4  |    9|          2|    4|          8|
    |ap_phi_mux_c3_V_phi_fu_386_p4     |    9|          2|    4|          8|
    |ap_phi_mux_c6_V_35_phi_fu_375_p4  |    9|          2|    4|          8|
    |ap_phi_mux_c6_V_phi_fu_397_p4     |    9|          2|    4|          8|
    |arb_28_reg_349                    |    9|          2|    1|          2|
    |c2_V_reg_324                      |    9|          2|    6|         12|
    |c3_V_17_reg_360                   |    9|          2|    4|          8|
    |c3_V_reg_382                      |    9|          2|    4|          8|
    |c6_V_35_reg_371                   |    9|          2|    4|          8|
    |c6_V_reg_393                      |    9|          2|    4|          8|
    |c7_V_reg_415                      |    9|          2|    4|          8|
    |fifo_A_A_IO_L2_in_2_x06_blk_n     |    9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_3_x07_blk_n     |    9|          2|    1|          2|
    |fifo_A_PE_2_0_x038_blk_n          |    9|          2|    1|          2|
    |fifo_A_PE_2_0_x038_din            |   65|         12|  512|       6144|
    |indvar_flatten13_reg_301          |    9|          2|   14|         28|
    |indvar_flatten21_reg_404          |    9|          2|    7|         14|
    |indvar_flatten_reg_312            |    9|          2|   11|         22|
    |local_A_ping_V_address0           |   31|          6|    3|         18|
    |local_A_ping_V_address1           |   49|          9|    3|         27|
    |local_A_pong_V_address0           |   26|          5|    3|         15|
    |local_A_pong_V_address1           |   49|          9|    3|         27|
    |reg_426                           |    9|          2|  512|       1024|
    |reg_432                           |    9|          2|  512|       1024|
    |reg_438                           |    9|          2|  512|       1024|
    |reg_444                           |    9|          2|  512|       1024|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  645|        136| 2657|      10536|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |add_ln691_1780_reg_827          |    4|   0|    4|          0|
    |add_ln691_1781_reg_780          |    4|   0|    4|          0|
    |add_ln691_1782_reg_832          |    4|   0|    4|          0|
    |add_ln691_1783_reg_785          |    4|   0|    4|          0|
    |add_ln890_404_reg_743           |   14|   0|   14|          0|
    |and_ln482_1_reg_758             |    1|   0|    1|          0|
    |and_ln483_reg_767               |    1|   0|    1|          0|
    |ap_CS_fsm                       |   39|   0|   39|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1         |    1|   0|    1|          0|
    |arb_28_reg_349                  |    1|   0|    1|          0|
    |c2_V_reg_324                    |    6|   0|    6|          0|
    |c3_V_17_reg_360                 |    4|   0|    4|          0|
    |c3_V_reg_382                    |    4|   0|    4|          0|
    |c6_V_35_reg_371                 |    4|   0|    4|          0|
    |c6_V_reg_393                    |    4|   0|    4|          0|
    |c7_V_reg_415                    |    4|   0|    4|          0|
    |icmp_ln870_17_reg_776           |    1|   0|    1|          0|
    |icmp_ln870_reg_823              |    1|   0|    1|          0|
    |icmp_ln890_1669_reg_752         |    1|   0|    1|          0|
    |icmp_ln890_1670_reg_856         |    1|   0|    1|          0|
    |icmp_ln890_1672_reg_819         |    1|   0|    1|          0|
    |icmp_ln890_1673_reg_772         |    1|   0|    1|          0|
    |icmp_ln890_1674_reg_837         |    1|   0|    1|          0|
    |icmp_ln890_1675_reg_790         |    1|   0|    1|          0|
    |indvar_flatten13_reg_301        |   14|   0|   14|          0|
    |indvar_flatten21_reg_404        |    7|   0|    7|          0|
    |indvar_flatten_reg_312          |   11|   0|   11|          0|
    |intra_trans_en_reg_336          |    1|   0|    1|          0|
    |local_A_ping_V_load_39_reg_794  |  512|   0|  512|          0|
    |local_A_ping_V_load_41_reg_799  |  512|   0|  512|          0|
    |local_A_pong_V_load_5_reg_841   |  512|   0|  512|          0|
    |local_A_pong_V_load_7_reg_846   |  512|   0|  512|          0|
    |or_ln483_reg_763                |    1|   0|    1|          0|
    |reg_426                         |  512|   0|  512|          0|
    |reg_432                         |  512|   0|  512|          0|
    |reg_438                         |  512|   0|  512|          0|
    |reg_444                         |  512|   0|  512|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 4247|   0| 4247|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x0|  return value|
|fifo_A_A_IO_L2_in_2_x06_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_2_x06|       pointer|
|fifo_A_A_IO_L2_in_2_x06_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_2_x06|       pointer|
|fifo_A_A_IO_L2_in_2_x06_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_2_x06|       pointer|
|fifo_A_A_IO_L2_in_3_x07_din      |  out|  512|     ap_fifo|  fifo_A_A_IO_L2_in_3_x07|       pointer|
|fifo_A_A_IO_L2_in_3_x07_full_n   |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_3_x07|       pointer|
|fifo_A_A_IO_L2_in_3_x07_write    |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_3_x07|       pointer|
|fifo_A_PE_2_0_x038_din           |  out|  512|     ap_fifo|       fifo_A_PE_2_0_x038|       pointer|
|fifo_A_PE_2_0_x038_full_n        |   in|    1|     ap_fifo|       fifo_A_PE_2_0_x038|       pointer|
|fifo_A_PE_2_0_x038_write         |  out|    1|     ap_fifo|       fifo_A_PE_2_0_x038|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9
  * Pipeline-1: initiation interval (II) = 8, depth = 9
  * Pipeline-2: initiation interval (II) = 8, depth = 9
  * Pipeline-3: initiation interval (II) = 8, depth = 9
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 5
  Pipeline-0 : II = 8, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 8, D = 9, States = { 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 8, D = 9, States = { 23 24 25 26 27 28 29 30 31 }
  Pipeline-3 : II = 8, D = 9, States = { 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 1, D = 2, States = { 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 42 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 22 13 
13 --> 22 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 13 
22 --> 2 
23 --> 32 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 23 
32 --> 22 33 
33 --> 22 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 33 
42 --> 44 43 
43 --> 42 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_0_x038, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x07, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2_x06, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_0_x038, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x07, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2_x06, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.20ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:469]   --->   Operation 51 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_35 = getelementptr i512 %local_A_ping_V, i64 0, i64 0" [./dut.cpp:543]   --->   Operation 52 'getelementptr' 'local_A_ping_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_36 = getelementptr i512 %local_A_ping_V, i64 0, i64 1" [./dut.cpp:543]   --->   Operation 53 'getelementptr' 'local_A_ping_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_37 = getelementptr i512 %local_A_ping_V, i64 0, i64 2" [./dut.cpp:543]   --->   Operation 54 'getelementptr' 'local_A_ping_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_38 = getelementptr i512 %local_A_ping_V, i64 0, i64 3" [./dut.cpp:543]   --->   Operation 55 'getelementptr' 'local_A_ping_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_39 = getelementptr i512 %local_A_ping_V, i64 0, i64 4" [./dut.cpp:543]   --->   Operation 56 'getelementptr' 'local_A_ping_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_40 = getelementptr i512 %local_A_ping_V, i64 0, i64 5" [./dut.cpp:543]   --->   Operation 57 'getelementptr' 'local_A_ping_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_41 = getelementptr i512 %local_A_ping_V, i64 0, i64 6" [./dut.cpp:543]   --->   Operation 58 'getelementptr' 'local_A_ping_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_42 = getelementptr i512 %local_A_ping_V, i64 0, i64 7" [./dut.cpp:543]   --->   Operation 59 'getelementptr' 'local_A_ping_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.20ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:471]   --->   Operation 60 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 0" [./dut.cpp:567]   --->   Operation 61 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_30 = getelementptr i512 %local_A_pong_V, i64 0, i64 1" [./dut.cpp:567]   --->   Operation 62 'getelementptr' 'local_A_pong_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_31 = getelementptr i512 %local_A_pong_V, i64 0, i64 2" [./dut.cpp:567]   --->   Operation 63 'getelementptr' 'local_A_pong_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_32 = getelementptr i512 %local_A_pong_V, i64 0, i64 3" [./dut.cpp:567]   --->   Operation 64 'getelementptr' 'local_A_pong_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_33 = getelementptr i512 %local_A_pong_V, i64 0, i64 4" [./dut.cpp:567]   --->   Operation 65 'getelementptr' 'local_A_pong_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_34 = getelementptr i512 %local_A_pong_V, i64 0, i64 5" [./dut.cpp:567]   --->   Operation 66 'getelementptr' 'local_A_pong_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_35 = getelementptr i512 %local_A_pong_V, i64 0, i64 6" [./dut.cpp:567]   --->   Operation 67 'getelementptr' 'local_A_pong_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_36 = getelementptr i512 %local_A_pong_V, i64 0, i64 7" [./dut.cpp:567]   --->   Operation 68 'getelementptr' 'local_A_pong_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln469 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:469]   --->   Operation 69 'specmemcore' 'specmemcore_ln469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln471 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:471]   --->   Operation 70 'specmemcore' 'specmemcore_ln471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln482 = br void" [./dut.cpp:482]   --->   Operation 71 'br' 'br_ln482' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i14 0, void, i14 %add_ln890_404, void %.loopexit436"   --->   Operation 72 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890, void %.loopexit436"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln691, void %.loopexit436"   --->   Operation 74 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit436"   --->   Operation 75 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%arb_28 = phi i1 0, void, i1 %arb, void %.loopexit436"   --->   Operation 76 'phi' 'arb_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln890_404 = add i14 %indvar_flatten13, i14 1"   --->   Operation 77 'add' 'add_ln890_404' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten13, i14 8192"   --->   Operation 78 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader.preheader"   --->   Operation 79 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln890_1669 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 82 'icmp' 'icmp_ln890_1669' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln483)   --->   "%or_ln482 = or i1 %icmp_ln890_1669, i1 %intra_trans_en" [./dut.cpp:482]   --->   Operation 83 'or' 'or_ln482' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.12ns)   --->   "%xor_ln482 = xor i1 %icmp_ln890_1669, i1 1" [./dut.cpp:482]   --->   Operation 84 'xor' 'xor_ln482' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln483)   --->   "%and_ln482 = and i1 %arb_28, i1 %xor_ln482" [./dut.cpp:482]   --->   Operation 85 'and' 'and_ln482' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.61ns)   --->   "%icmp_ln890131 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 86 'icmp' 'icmp_ln890131' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%and_ln482_1 = and i1 %icmp_ln890131, i1 %xor_ln482" [./dut.cpp:482]   --->   Operation 87 'and' 'and_ln482_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln483 = or i1 %and_ln482_1, i1 %or_ln482" [./dut.cpp:483]   --->   Operation 89 'or' 'or_ln483' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln483)   --->   "%xor_ln483 = xor i1 %icmp_ln890131, i1 1" [./dut.cpp:483]   --->   Operation 90 'xor' 'xor_ln483' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln483)   --->   "%or_ln483_1 = or i1 %icmp_ln890_1669, i1 %xor_ln483" [./dut.cpp:483]   --->   Operation 91 'or' 'or_ln483_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln483 = and i1 %and_ln482, i1 %or_ln483_1" [./dut.cpp:483]   --->   Operation 92 'and' 'and_ln483' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln484 = specloopname void @_ssdm_op_SpecLoopName, void @empty_887" [./dut.cpp:484]   --->   Operation 93 'specloopname' 'specloopname_ln484' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln488 = br i1 %and_ln483, void %.preheader11.preheader, void %.preheader5.preheader" [./dut.cpp:488]   --->   Operation 94 'br' 'br_ln488' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader11"   --->   Operation 95 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln483)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 96 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln483)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 97 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%c3_V_17 = phi i4 %add_ln691_1781, void %.loopexit432, i4 2, void %.preheader11.preheader"   --->   Operation 98 'phi' 'c3_V_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln890_1673 = icmp_eq  i4 %c3_V_17, i4 8"   --->   Operation 99 'icmp' 'icmp_ln890_1673' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln489 = br i1 %icmp_ln890_1673, void %.split26, void" [./dut.cpp:489]   --->   Operation 101 'br' 'br_ln489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln870_17 = icmp_eq  i4 %c3_V_17, i4 2"   --->   Operation 102 'icmp' 'icmp_ln870_17' <Predicate = (!icmp_ln890_1673)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %icmp_ln870_17, void %.split22.0, void %.split24.0" [./dut.cpp:492]   --->   Operation 103 'br' 'br_ln492' <Predicate = (!icmp_ln890_1673)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln691_1781 = add i4 %c3_V_17, i4 1"   --->   Operation 104 'add' 'add_ln691_1781' <Predicate = (!icmp_ln890_1673)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln890_1673)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62"   --->   Operation 106 'specpipeline' 'specpipeline_ln1616' <Predicate = (!icmp_ln890_1673)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_946"   --->   Operation 107 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1673)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'read' 'fifo_A_A_IO_L2_in_2_x06_read_1' <Predicate = (!icmp_ln890_1673)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 110 [1/1] (1.20ns)   --->   "%store_ln500 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_1, i3 %local_A_pong_V_addr" [./dut.cpp:500]   --->   Operation 110 'store' 'store_ln500' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 111 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'fifo_A_A_IO_L2_in_2_x06_read_23' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_23" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 113 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'fifo_A_A_IO_L2_in_2_x06_read_16' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 114 [1/1] (1.20ns)   --->   "%store_ln500 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_16, i3 %local_A_pong_V_addr_30" [./dut.cpp:500]   --->   Operation 114 'store' 'store_ln500' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 115 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'fifo_A_A_IO_L2_in_2_x06_read_24' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_24" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 117 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'fifo_A_A_IO_L2_in_2_x06_read_17' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 118 [1/1] (1.20ns)   --->   "%store_ln500 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_17, i3 %local_A_pong_V_addr_31" [./dut.cpp:500]   --->   Operation 118 'store' 'store_ln500' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'fifo_A_A_IO_L2_in_2_x06_read_25' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 120 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_25" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 121 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'fifo_A_A_IO_L2_in_2_x06_read_18' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 122 [1/1] (1.20ns)   --->   "%store_ln500 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_18, i3 %local_A_pong_V_addr_32" [./dut.cpp:500]   --->   Operation 122 'store' 'store_ln500' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 123 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'fifo_A_A_IO_L2_in_2_x06_read_26' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 124 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 125 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'fifo_A_A_IO_L2_in_2_x06_read_19' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 126 [1/1] (1.20ns)   --->   "%store_ln500 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_19, i3 %local_A_pong_V_addr_33" [./dut.cpp:500]   --->   Operation 126 'store' 'store_ln500' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 127 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'fifo_A_A_IO_L2_in_2_x06_read_27' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 128 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_27" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 129 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'fifo_A_A_IO_L2_in_2_x06_read_20' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 130 [1/1] (1.20ns)   --->   "%store_ln500 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_20, i3 %local_A_pong_V_addr_34" [./dut.cpp:500]   --->   Operation 130 'store' 'store_ln500' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 131 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'fifo_A_A_IO_L2_in_2_x06_read_28' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 132 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_28" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = (!icmp_ln890_1673 & !icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 133 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'fifo_A_A_IO_L2_in_2_x06_read_21' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 134 [1/1] (1.20ns)   --->   "%store_ln500 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_21, i3 %local_A_pong_V_addr_35" [./dut.cpp:500]   --->   Operation 134 'store' 'store_ln500' <Predicate = (!icmp_ln890_1673 & icmp_ln870_17)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 135 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'read' 'fifo_A_A_IO_L2_in_2_x06_read_29' <Predicate = (!icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 136 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_29" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = (!icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!icmp_ln870_17)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'read' 'fifo_A_A_IO_L2_in_2_x06_read_22' <Predicate = (icmp_ln870_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 139 [1/1] (1.20ns)   --->   "%store_ln500 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_22, i3 %local_A_pong_V_addr_36" [./dut.cpp:500]   --->   Operation 139 'store' 'store_ln500' <Predicate = (icmp_ln870_17)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln870_17)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.38>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln516 = br i1 %or_ln483, void %.loopexit436, void %.preheader6.preheader" [./dut.cpp:516]   --->   Operation 141 'br' 'br_ln516' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 142 'br' 'br_ln890' <Predicate = (or_ln483)> <Delay = 0.38>

State 13 <SV = 4> <Delay = 1.20>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%c6_V_35 = phi i4 %add_ln691_1783, void %.split30, i4 0, void %.preheader6.preheader"   --->   Operation 143 'phi' 'c6_V_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln691_1783 = add i4 %c6_V_35, i4 1"   --->   Operation 144 'add' 'add_ln691_1783' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.65ns)   --->   "%icmp_ln890_1675 = icmp_eq  i4 %c6_V_35, i4 8"   --->   Operation 145 'icmp' 'icmp_ln890_1675' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln517 = br i1 %icmp_ln890_1675, void %.split30, void %.loopexit436.loopexit166" [./dut.cpp:517]   --->   Operation 147 'br' 'br_ln517' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_34 = load i3 %local_A_ping_V_addr_35" [./dut.cpp:524]   --->   Operation 148 'load' 'local_A_ping_V_load_34' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_13 : Operation 149 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_35 = load i3 %local_A_ping_V_addr_36" [./dut.cpp:524]   --->   Operation 149 'load' 'local_A_ping_V_load_35' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 14 <SV = 5> <Delay = 2.41>
ST_14 : Operation 150 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_34 = load i3 %local_A_ping_V_addr_35" [./dut.cpp:524]   --->   Operation 150 'load' 'local_A_ping_V_load_34' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 151 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_load_34" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'write' 'write_ln174' <Predicate = (!icmp_ln890_1675)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_14 : Operation 152 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_35 = load i3 %local_A_ping_V_addr_36" [./dut.cpp:524]   --->   Operation 152 'load' 'local_A_ping_V_load_35' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 153 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_36 = load i3 %local_A_ping_V_addr_37" [./dut.cpp:524]   --->   Operation 153 'load' 'local_A_ping_V_load_36' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 154 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_37 = load i3 %local_A_ping_V_addr_38" [./dut.cpp:524]   --->   Operation 154 'load' 'local_A_ping_V_load_37' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 15 <SV = 6> <Delay = 1.21>
ST_15 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_load_35" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'write' 'write_ln174' <Predicate = (!icmp_ln890_1675)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_15 : Operation 156 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_36 = load i3 %local_A_ping_V_addr_37" [./dut.cpp:524]   --->   Operation 156 'load' 'local_A_ping_V_load_36' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 157 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_37 = load i3 %local_A_ping_V_addr_38" [./dut.cpp:524]   --->   Operation 157 'load' 'local_A_ping_V_load_37' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 158 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_38 = load i3 %local_A_ping_V_addr_39" [./dut.cpp:524]   --->   Operation 158 'load' 'local_A_ping_V_load_38' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 159 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_39 = load i3 %local_A_ping_V_addr_40" [./dut.cpp:524]   --->   Operation 159 'load' 'local_A_ping_V_load_39' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 16 <SV = 7> <Delay = 1.21>
ST_16 : Operation 160 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_load_36" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 160 'write' 'write_ln174' <Predicate = (!icmp_ln890_1675)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 161 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_38 = load i3 %local_A_ping_V_addr_39" [./dut.cpp:524]   --->   Operation 161 'load' 'local_A_ping_V_load_38' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 162 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_39 = load i3 %local_A_ping_V_addr_40" [./dut.cpp:524]   --->   Operation 162 'load' 'local_A_ping_V_load_39' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 163 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_40 = load i3 %local_A_ping_V_addr_41" [./dut.cpp:524]   --->   Operation 163 'load' 'local_A_ping_V_load_40' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 164 [2/2] (1.20ns)   --->   "%local_A_ping_V_load_41 = load i3 %local_A_ping_V_addr_42" [./dut.cpp:524]   --->   Operation 164 'load' 'local_A_ping_V_load_41' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 17 <SV = 8> <Delay = 1.21>
ST_17 : Operation 165 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_load_37" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 165 'write' 'write_ln174' <Predicate = (!icmp_ln890_1675)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_17 : Operation 166 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_40 = load i3 %local_A_ping_V_addr_41" [./dut.cpp:524]   --->   Operation 166 'load' 'local_A_ping_V_load_40' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_17 : Operation 167 [1/2] (1.20ns)   --->   "%local_A_ping_V_load_41 = load i3 %local_A_ping_V_addr_42" [./dut.cpp:524]   --->   Operation 167 'load' 'local_A_ping_V_load_41' <Predicate = (!icmp_ln890_1675)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 18 <SV = 9> <Delay = 1.21>
ST_18 : Operation 168 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_load_38" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 168 'write' 'write_ln174' <Predicate = (!icmp_ln890_1675)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 19 <SV = 10> <Delay = 1.21>
ST_19 : Operation 169 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_load_39" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 169 'write' 'write_ln174' <Predicate = (!icmp_ln890_1675)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 20 <SV = 11> <Delay = 1.21>
ST_20 : Operation 170 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_load_40" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 170 'write' 'write_ln174' <Predicate = (!icmp_ln890_1675)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 21 <SV = 12> <Delay = 1.21>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln517 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:517]   --->   Operation 171 'specpipeline' 'specpipeline_ln517' <Predicate = (!icmp_ln890_1675)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1040" [./dut.cpp:517]   --->   Operation 172 'specloopname' 'specloopname_ln517' <Predicate = (!icmp_ln890_1675)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_load_41" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'write' 'write_ln174' <Predicate = (!icmp_ln890_1675)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 174 'br' 'br_ln0' <Predicate = (!icmp_ln890_1675)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 1.03>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!and_ln483 & or_ln483)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 176 'br' 'br_ln0' <Predicate = (and_ln483 & or_ln483)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln483, i1 1" [./dut.cpp:576]   --->   Operation 177 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln691_1784 = add i6 %c2_V, i6 1"   --->   Operation 178 'add' 'add_ln691_1784' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln482_1, i1 %icmp_ln890_1669"   --->   Operation 179 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691, i6 1, i6 %add_ln691_1784"   --->   Operation 180 'select' 'select_ln691' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.73ns)   --->   "%add_ln890_403 = add i11 %indvar_flatten, i11 1"   --->   Operation 181 'add' 'add_ln890_403' <Predicate = (!icmp_ln890_1669)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.30ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1669, i11 1, i11 %add_ln890_403"   --->   Operation 182 'select' 'select_ln890' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.70>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691_1780, void %.loopexit434, i4 2, void %.preheader5.preheader"   --->   Operation 184 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.65ns)   --->   "%icmp_ln890_1672 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 185 'icmp' 'icmp_ln890_1672' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 186 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln532 = br i1 %icmp_ln890_1672, void %.split16, void" [./dut.cpp:532]   --->   Operation 187 'br' 'br_ln532' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c3_V, i4 2"   --->   Operation 188 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_1672)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln535 = br i1 %icmp_ln870, void %.split12.0, void %.split14.0" [./dut.cpp:535]   --->   Operation 189 'br' 'br_ln535' <Predicate = (!icmp_ln890_1672)> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.70ns)   --->   "%add_ln691_1780 = add i4 %c3_V, i4 1"   --->   Operation 190 'add' 'add_ln691_1780' <Predicate = (!icmp_ln890_1672)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln890_1672)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 2.43>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62"   --->   Operation 192 'specpipeline' 'specpipeline_ln1616' <Predicate = (!icmp_ln890_1672)> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_414"   --->   Operation 193 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1672)> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 194 'read' 'fifo_A_A_IO_L2_in_2_x06_read' <Predicate = (!icmp_ln890_1672)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 195 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'write' 'write_ln174' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 196 [1/1] (1.20ns)   --->   "%store_ln543 = store i512 %fifo_A_A_IO_L2_in_2_x06_read, i3 %local_A_ping_V_addr_35" [./dut.cpp:543]   --->   Operation 196 'store' 'store_ln543' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 25 <SV = 4> <Delay = 2.43>
ST_25 : Operation 197 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'fifo_A_A_IO_L2_in_2_x06_read_9' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 198 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 198 'write' 'write_ln174' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 199 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 199 'read' 'fifo_A_A_IO_L2_in_2_x06_read_2' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 200 [1/1] (1.20ns)   --->   "%store_ln543 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_2, i3 %local_A_ping_V_addr_36" [./dut.cpp:543]   --->   Operation 200 'store' 'store_ln543' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 26 <SV = 5> <Delay = 2.43>
ST_26 : Operation 201 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'read' 'fifo_A_A_IO_L2_in_2_x06_read_10' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 202 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 202 'write' 'write_ln174' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 203 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 203 'read' 'fifo_A_A_IO_L2_in_2_x06_read_3' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 204 [1/1] (1.20ns)   --->   "%store_ln543 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_3, i3 %local_A_ping_V_addr_37" [./dut.cpp:543]   --->   Operation 204 'store' 'store_ln543' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 27 <SV = 6> <Delay = 2.43>
ST_27 : Operation 205 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 205 'read' 'fifo_A_A_IO_L2_in_2_x06_read_11' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 206 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 206 'write' 'write_ln174' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 207 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 207 'read' 'fifo_A_A_IO_L2_in_2_x06_read_4' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 208 [1/1] (1.20ns)   --->   "%store_ln543 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_4, i3 %local_A_ping_V_addr_38" [./dut.cpp:543]   --->   Operation 208 'store' 'store_ln543' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 28 <SV = 7> <Delay = 2.43>
ST_28 : Operation 209 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 209 'read' 'fifo_A_A_IO_L2_in_2_x06_read_12' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 210 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 210 'write' 'write_ln174' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 211 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 211 'read' 'fifo_A_A_IO_L2_in_2_x06_read_5' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 212 [1/1] (1.20ns)   --->   "%store_ln543 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_5, i3 %local_A_ping_V_addr_39" [./dut.cpp:543]   --->   Operation 212 'store' 'store_ln543' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 29 <SV = 8> <Delay = 2.43>
ST_29 : Operation 213 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 213 'read' 'fifo_A_A_IO_L2_in_2_x06_read_13' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 214 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 214 'write' 'write_ln174' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 215 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 215 'read' 'fifo_A_A_IO_L2_in_2_x06_read_6' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 216 [1/1] (1.20ns)   --->   "%store_ln543 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_6, i3 %local_A_ping_V_addr_40" [./dut.cpp:543]   --->   Operation 216 'store' 'store_ln543' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 30 <SV = 9> <Delay = 2.43>
ST_30 : Operation 217 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 217 'read' 'fifo_A_A_IO_L2_in_2_x06_read_14' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 218 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 218 'write' 'write_ln174' <Predicate = (!icmp_ln890_1672 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 219 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 219 'read' 'fifo_A_A_IO_L2_in_2_x06_read_7' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 220 [1/1] (1.20ns)   --->   "%store_ln543 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_7, i3 %local_A_ping_V_addr_41" [./dut.cpp:543]   --->   Operation 220 'store' 'store_ln543' <Predicate = (!icmp_ln890_1672 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 31 <SV = 10> <Delay = 2.43>
ST_31 : Operation 221 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 221 'read' 'fifo_A_A_IO_L2_in_2_x06_read_15' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 222 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x07, i512 %fifo_A_A_IO_L2_in_2_x06_read_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 222 'write' 'write_ln174' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 223 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (1.21ns)   --->   "%fifo_A_A_IO_L2_in_2_x06_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x06" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 224 'read' 'fifo_A_A_IO_L2_in_2_x06_read_8' <Predicate = (icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 225 [1/1] (1.20ns)   --->   "%store_ln543 = store i512 %fifo_A_A_IO_L2_in_2_x06_read_8, i3 %local_A_ping_V_addr_42" [./dut.cpp:543]   --->   Operation 225 'store' 'store_ln543' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_31 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 226 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 0.38>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln559 = br i1 %or_ln483, void %.loopexit436, void %.preheader1.preheader" [./dut.cpp:559]   --->   Operation 227 'br' 'br_ln559' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 228 'br' 'br_ln890' <Predicate = (or_ln483)> <Delay = 0.38>

State 33 <SV = 4> <Delay = 1.20>
ST_33 : Operation 229 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_1782, void %.split20, i4 0, void %.preheader1.preheader"   --->   Operation 229 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 230 [1/1] (0.70ns)   --->   "%add_ln691_1782 = add i4 %c6_V, i4 1"   --->   Operation 230 'add' 'add_ln691_1782' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [1/1] (0.65ns)   --->   "%icmp_ln890_1674 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 231 'icmp' 'icmp_ln890_1674' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 232 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln560 = br i1 %icmp_ln890_1674, void %.split20, void %.loopexit436.loopexit" [./dut.cpp:560]   --->   Operation 233 'br' 'br_ln560' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr" [./dut.cpp:567]   --->   Operation 234 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_33 : Operation 235 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i3 %local_A_pong_V_addr_30" [./dut.cpp:567]   --->   Operation 235 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 34 <SV = 5> <Delay = 2.41>
ST_34 : Operation 236 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr" [./dut.cpp:567]   --->   Operation 236 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 237 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 237 'write' 'write_ln174' <Predicate = (!icmp_ln890_1674)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_34 : Operation 238 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i3 %local_A_pong_V_addr_30" [./dut.cpp:567]   --->   Operation 238 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 239 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i3 %local_A_pong_V_addr_31" [./dut.cpp:567]   --->   Operation 239 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 240 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i3 %local_A_pong_V_addr_32" [./dut.cpp:567]   --->   Operation 240 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 35 <SV = 6> <Delay = 1.21>
ST_35 : Operation 241 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_pong_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 241 'write' 'write_ln174' <Predicate = (!icmp_ln890_1674)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_35 : Operation 242 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i3 %local_A_pong_V_addr_31" [./dut.cpp:567]   --->   Operation 242 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_35 : Operation 243 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i3 %local_A_pong_V_addr_32" [./dut.cpp:567]   --->   Operation 243 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_35 : Operation 244 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i3 %local_A_pong_V_addr_33" [./dut.cpp:567]   --->   Operation 244 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_35 : Operation 245 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i3 %local_A_pong_V_addr_34" [./dut.cpp:567]   --->   Operation 245 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 36 <SV = 7> <Delay = 1.21>
ST_36 : Operation 246 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_pong_V_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 246 'write' 'write_ln174' <Predicate = (!icmp_ln890_1674)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_36 : Operation 247 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i3 %local_A_pong_V_addr_33" [./dut.cpp:567]   --->   Operation 247 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_36 : Operation 248 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i3 %local_A_pong_V_addr_34" [./dut.cpp:567]   --->   Operation 248 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_36 : Operation 249 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i3 %local_A_pong_V_addr_35" [./dut.cpp:567]   --->   Operation 249 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_36 : Operation 250 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i3 %local_A_pong_V_addr_36" [./dut.cpp:567]   --->   Operation 250 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 37 <SV = 8> <Delay = 1.21>
ST_37 : Operation 251 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_pong_V_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 251 'write' 'write_ln174' <Predicate = (!icmp_ln890_1674)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_37 : Operation 252 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i3 %local_A_pong_V_addr_35" [./dut.cpp:567]   --->   Operation 252 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_37 : Operation 253 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i3 %local_A_pong_V_addr_36" [./dut.cpp:567]   --->   Operation 253 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_1674)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 38 <SV = 9> <Delay = 1.21>
ST_38 : Operation 254 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_pong_V_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'write' 'write_ln174' <Predicate = (!icmp_ln890_1674)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 39 <SV = 10> <Delay = 1.21>
ST_39 : Operation 255 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_pong_V_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 255 'write' 'write_ln174' <Predicate = (!icmp_ln890_1674)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 40 <SV = 11> <Delay = 1.21>
ST_40 : Operation 256 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_pong_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'write' 'write_ln174' <Predicate = (!icmp_ln890_1674)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 41 <SV = 12> <Delay = 1.21>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "%specpipeline_ln560 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:560]   --->   Operation 257 'specpipeline' 'specpipeline_ln560' <Predicate = (!icmp_ln890_1674)> <Delay = 0.00>
ST_41 : Operation 258 [1/1] (0.00ns)   --->   "%specloopname_ln560 = specloopname void @_ssdm_op_SpecLoopName, void @empty_507" [./dut.cpp:560]   --->   Operation 258 'specloopname' 'specloopname_ln560' <Predicate = (!icmp_ln890_1674)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_pong_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 259 'write' 'write_ln174' <Predicate = (!icmp_ln890_1674)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 260 'br' 'br_ln0' <Predicate = (!icmp_ln890_1674)> <Delay = 0.00>

State 42 <SV = 2> <Delay = 2.20>
ST_42 : Operation 261 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln890, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 261 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 262 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 262 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 263 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten21, i7 1"   --->   Operation 263 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 264 [1/1] (0.59ns)   --->   "%icmp_ln890_1670 = icmp_eq  i7 %indvar_flatten21, i7 64"   --->   Operation 264 'icmp' 'icmp_ln890_1670' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1670, void %.preheader, void %.loopexit"   --->   Operation 265 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 266 [1/1] (0.65ns)   --->   "%icmp_ln890_1671 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 266 'icmp' 'icmp_ln890_1671' <Predicate = (!icmp_ln890_1670)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 267 [1/1] (0.35ns)   --->   "%select_ln584 = select i1 %icmp_ln890_1671, i4 0, i4 %c7_V" [./dut.cpp:584]   --->   Operation 267 'select' 'select_ln584' <Predicate = (!icmp_ln890_1670)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %select_ln584"   --->   Operation 268 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_1670)> <Delay = 0.00>
ST_42 : Operation 269 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890" [./dut.cpp:591]   --->   Operation 269 'getelementptr' 'local_A_ping_V_addr' <Predicate = (!icmp_ln890_1670)> <Delay = 0.00>
ST_42 : Operation 270 [2/2] (1.20ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:591]   --->   Operation 270 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_1670)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_42 : Operation 271 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %select_ln584, i4 1"   --->   Operation 271 'add' 'add_ln691' <Predicate = (!icmp_ln890_1670)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 3> <Delay = 2.41>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x0_loop_14_A_IO_L2_in_2_x0_loop_15_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1670)> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 273 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1670)> <Delay = 0.00>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln586 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_62" [./dut.cpp:586]   --->   Operation 274 'specpipeline' 'specpipeline_ln586' <Predicate = (!icmp_ln890_1670)> <Delay = 0.00>
ST_43 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_564" [./dut.cpp:586]   --->   Operation 275 'specloopname' 'specloopname_ln586' <Predicate = (!icmp_ln890_1670)> <Delay = 0.00>
ST_43 : Operation 276 [1/2] (1.20ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:591]   --->   Operation 276 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_1670)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_43 : Operation 277 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_2_0_x038, i512 %local_A_ping_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 277 'write' 'write_ln174' <Predicate = (!icmp_ln890_1670)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_43 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 278 'br' 'br_ln0' <Predicate = (!icmp_ln890_1670)> <Delay = 0.00>

State 44 <SV = 3> <Delay = 0.00>
ST_44 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln616 = ret" [./dut.cpp:616]   --->   Operation 279 'ret' 'ret_ln616' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_2_x06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_3_x07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_2_0_x038]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln0                 (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V                  (alloca           ) [ 001111111111111111111111111111111111111111110]
local_A_ping_V_addr_35          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_36          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_37          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_38          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_39          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_40          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_41          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_ping_V_addr_42          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V                  (alloca           ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_addr             (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_30          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_31          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_32          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_33          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_34          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_35          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_A_pong_V_addr_36          (getelementptr    ) [ 001111111111111111111111111111111111111111000]
specmemcore_ln469               (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln471               (specmemcore      ) [ 000000000000000000000000000000000000000000000]
br_ln482                        (br               ) [ 011111111111111111111111111111111111111111000]
indvar_flatten13                (phi              ) [ 001000000000000000000000000000000000000000000]
indvar_flatten                  (phi              ) [ 001111111111111111111111111111111111111111000]
c2_V                            (phi              ) [ 001111111111111111111111111111111111111111000]
intra_trans_en                  (phi              ) [ 001000000000000000000000000000000000000000000]
arb_28                          (phi              ) [ 001000000000000000000000000000000000000000000]
add_ln890_404                   (add              ) [ 011111111111111111111111111111111111111111000]
icmp_ln890                      (icmp             ) [ 001111111111111111111111111111111111111111110]
br_ln890                        (br               ) [ 000000000000000000000000000000000000000000000]
specloopname_ln0                (specloopname     ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
icmp_ln890_1669                 (icmp             ) [ 000111111111111111111111111111111111111111000]
or_ln482                        (or               ) [ 000000000000000000000000000000000000000000000]
xor_ln482                       (xor              ) [ 000000000000000000000000000000000000000000000]
and_ln482                       (and              ) [ 000000000000000000000000000000000000000000000]
icmp_ln890131                   (icmp             ) [ 000000000000000000000000000000000000000000000]
and_ln482_1                     (and              ) [ 000111111111111111111111111111111111111111000]
specloopname_ln0                (specloopname     ) [ 000000000000000000000000000000000000000000000]
or_ln483                        (or               ) [ 000111111111111111111111111111111111111111000]
xor_ln483                       (xor              ) [ 000000000000000000000000000000000000000000000]
or_ln483_1                      (or               ) [ 000000000000000000000000000000000000000000000]
and_ln483                       (and              ) [ 001111111111111111111111111111111111111111000]
specloopname_ln484              (specloopname     ) [ 000000000000000000000000000000000000000000000]
br_ln488                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111110]
c3_V_17                         (phi              ) [ 000111111111000000000000000000000000000000000]
icmp_ln890_1673                 (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln489                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln870_17                   (icmp             ) [ 000111111111000000000000000000000000000000000]
br_ln492                        (br               ) [ 000000000000000000000000000000000000000000000]
add_ln691_1781                  (add              ) [ 001111111111111111111111111111111111111111000]
br_ln0                          (br               ) [ 001111111111111111111111111111111111111111000]
specpipeline_ln1616             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1616             (specloopname     ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_1  (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
store_ln500                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_23 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_16 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln500                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_24 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_17 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln500                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_25 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_18 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln500                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_26 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_19 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln500                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_27 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_20 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln500                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_28 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_21 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln500                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_29 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_22 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln500                     (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
br_ln516                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111000]
c6_V_35                         (phi              ) [ 000000000000010000000000000000000000000000000]
add_ln691_1783                  (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_1675                 (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln517                        (br               ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_34          (load             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_35          (load             ) [ 000000000000000100000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_36          (load             ) [ 000000000000000010000000000000000000000000000]
local_A_ping_V_load_37          (load             ) [ 000000000000000011000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_38          (load             ) [ 000000000000000001100000000000000000000000000]
local_A_ping_V_load_39          (load             ) [ 000000000000000001110000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load_40          (load             ) [ 000000000000000000111000000000000000000000000]
local_A_ping_V_load_41          (load             ) [ 000000000000010000111100000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln517              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln517              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 001111111111111111111111111111111111111111000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
arb                             (xor              ) [ 011111111111111111111111111111111111111111000]
add_ln691_1784                  (add              ) [ 000000000000000000000000000000000000000000000]
or_ln691                        (or               ) [ 000000000000000000000000000000000000000000000]
select_ln691                    (select           ) [ 011111111111111111111111111111111111111111000]
add_ln890_403                   (add              ) [ 000000000000000000000000000000000000000000000]
select_ln890                    (select           ) [ 011111111111111111111111111111111111111111000]
br_ln0                          (br               ) [ 011111111111111111111111111111111111111111000]
c3_V                            (phi              ) [ 000000000000000000000001111111110000000000000]
icmp_ln890_1672                 (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln532                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln870                      (icmp             ) [ 000000000000000000000001111111110000000000000]
br_ln535                        (br               ) [ 000000000000000000000000000000000000000000000]
add_ln691_1780                  (add              ) [ 001111111111111111111111111111111111111111000]
br_ln0                          (br               ) [ 001111111111111111111111111111111111111111000]
specpipeline_ln1616             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1616             (specloopname     ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read    (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
store_ln543                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_9  (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_2  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln543                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_10 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_3  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln543                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_11 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_4  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln543                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_12 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_5  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln543                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_13 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_6  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln543                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_14 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_7  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln543                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_15 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
fifo_A_A_IO_L2_in_2_x06_read_8  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln543                     (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 000000000000000000000000000000000000000000000]
br_ln559                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                        (br               ) [ 001111111111111111111111111111111111111111000]
c6_V                            (phi              ) [ 000000000000000000000000000000000100000000000]
add_ln691_1782                  (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_1674                 (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln560                        (br               ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load             (load             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load_1           (load             ) [ 000000000000000000000000000000000001000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load_2           (load             ) [ 000000000000000000000000000000000000100000000]
local_A_pong_V_load_3           (load             ) [ 000000000000000000000000000000000000110000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load_4           (load             ) [ 000000000000000000000000000000000000011000000]
local_A_pong_V_load_5           (load             ) [ 000000000000000000000000000000000000011100000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
local_A_pong_V_load_6           (load             ) [ 000000000000000000000000000000000000001110000]
local_A_pong_V_load_7           (load             ) [ 000000000000000000000000000000000100001111000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln560              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln560              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 001111111111111111111111111111111111111111000]
indvar_flatten21                (phi              ) [ 000000000000000000000000000000000000000000100]
c7_V                            (phi              ) [ 000000000000000000000000000000000000000000100]
add_ln890                       (add              ) [ 001000000000000000000000000000000000000000110]
icmp_ln890_1670                 (icmp             ) [ 000000000000000000000000000000000000000000110]
br_ln890                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln890_1671                 (icmp             ) [ 000000000000000000000000000000000000000000000]
select_ln584                    (select           ) [ 000000000000000000000000000000000000000000000]
zext_ln890                      (zext             ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000110]
add_ln691                       (add              ) [ 001000000000000000000000000000000000000000110]
specloopname_ln0                (specloopname     ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln0           (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specpipeline_ln586              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln586              (specloopname     ) [ 000000000000000000000000000000000000000000000]
local_A_ping_V_load             (load             ) [ 000000000000000000000000000000000000000000000]
write_ln174                     (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                          (br               ) [ 001000000000000000000000000000000000000000110]
ret_ln616                       (ret              ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_2_x06">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_x06"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_3_x07">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x07"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_2_0_x038">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_2_0_x038"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_348"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_887"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_946"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1040"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_414"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_507"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_2_x0_loop_14_A_IO_L2_in_2_x0_loop_15_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_564"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="local_A_ping_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="local_A_pong_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="512" slack="0"/>
<pin id="124" dir="0" index="1" bw="512" slack="0"/>
<pin id="125" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_A_A_IO_L2_in_2_x06_read_1/4 fifo_A_A_IO_L2_in_2_x06_read_23/5 fifo_A_A_IO_L2_in_2_x06_read_16/5 fifo_A_A_IO_L2_in_2_x06_read_24/6 fifo_A_A_IO_L2_in_2_x06_read_17/6 fifo_A_A_IO_L2_in_2_x06_read_25/7 fifo_A_A_IO_L2_in_2_x06_read_18/7 fifo_A_A_IO_L2_in_2_x06_read_26/8 fifo_A_A_IO_L2_in_2_x06_read_19/8 fifo_A_A_IO_L2_in_2_x06_read_27/9 fifo_A_A_IO_L2_in_2_x06_read_20/9 fifo_A_A_IO_L2_in_2_x06_read_28/10 fifo_A_A_IO_L2_in_2_x06_read_21/10 fifo_A_A_IO_L2_in_2_x06_read_29/11 fifo_A_A_IO_L2_in_2_x06_read_22/11 fifo_A_A_IO_L2_in_2_x06_read/24 fifo_A_A_IO_L2_in_2_x06_read_9/25 fifo_A_A_IO_L2_in_2_x06_read_2/25 fifo_A_A_IO_L2_in_2_x06_read_10/26 fifo_A_A_IO_L2_in_2_x06_read_3/26 fifo_A_A_IO_L2_in_2_x06_read_11/27 fifo_A_A_IO_L2_in_2_x06_read_4/27 fifo_A_A_IO_L2_in_2_x06_read_12/28 fifo_A_A_IO_L2_in_2_x06_read_5/28 fifo_A_A_IO_L2_in_2_x06_read_13/29 fifo_A_A_IO_L2_in_2_x06_read_6/29 fifo_A_A_IO_L2_in_2_x06_read_14/30 fifo_A_A_IO_L2_in_2_x06_read_7/30 fifo_A_A_IO_L2_in_2_x06_read_15/31 fifo_A_A_IO_L2_in_2_x06_read_8/31 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="512" slack="0"/>
<pin id="131" dir="0" index="2" bw="512" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/5 write_ln174/6 write_ln174/7 write_ln174/8 write_ln174/9 write_ln174/10 write_ln174/11 write_ln174/24 write_ln174/25 write_ln174/26 write_ln174/27 write_ln174/28 write_ln174/29 write_ln174/30 write_ln174/31 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="512" slack="0"/>
<pin id="139" dir="0" index="2" bw="512" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 write_ln174/15 write_ln174/16 write_ln174/17 write_ln174/18 write_ln174/19 write_ln174/20 write_ln174/21 write_ln174/34 write_ln174/35 write_ln174/36 write_ln174/37 write_ln174/38 write_ln174/39 write_ln174/40 write_ln174/41 write_ln174/43 "/>
</bind>
</comp>

<comp id="143" class="1004" name="local_A_ping_V_addr_35_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="512" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_35/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="local_A_ping_V_addr_36_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="512" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_36/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="local_A_ping_V_addr_37_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="512" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="3" slack="0"/>
<pin id="163" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_37/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="local_A_ping_V_addr_38_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="512" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_38/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="local_A_ping_V_addr_39_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="512" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_39/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="local_A_ping_V_addr_40_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="512" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_40/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="local_A_ping_V_addr_41_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="512" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_41/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="local_A_ping_V_addr_42_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="512" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_42/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="local_A_pong_V_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="512" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="local_A_pong_V_addr_30_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="512" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_30/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="local_A_pong_V_addr_31_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="512" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_31/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="local_A_pong_V_addr_32_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="512" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_32/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="local_A_pong_V_addr_33_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="512" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_33/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="local_A_pong_V_addr_34_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="512" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_34/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="local_A_pong_V_addr_35_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="512" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_35/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="local_A_pong_V_addr_36_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="512" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_36/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="4"/>
<pin id="273" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="3"/>
<pin id="276" dir="0" index="4" bw="3" slack="0"/>
<pin id="277" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="512" slack="1"/>
<pin id="279" dir="1" index="7" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln500/4 store_ln500/5 store_ln500/6 store_ln500/7 store_ln500/8 store_ln500/9 store_ln500/10 store_ln500/11 local_A_pong_V_load/33 local_A_pong_V_load_1/33 local_A_pong_V_load_2/34 local_A_pong_V_load_3/34 local_A_pong_V_load_4/35 local_A_pong_V_load_5/35 local_A_pong_V_load_6/36 local_A_pong_V_load_7/36 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="3"/>
<pin id="286" dir="0" index="4" bw="3" slack="0"/>
<pin id="287" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="288" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="512" slack="0"/>
<pin id="289" dir="1" index="7" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="local_A_ping_V_load_34/13 local_A_ping_V_load_35/13 local_A_ping_V_load_36/14 local_A_ping_V_load_37/14 local_A_ping_V_load_38/15 local_A_ping_V_load_39/15 local_A_ping_V_load_40/16 local_A_ping_V_load_41/16 store_ln543/24 store_ln543/25 store_ln543/26 store_ln543/27 store_ln543/28 store_ln543/29 store_ln543/30 store_ln543/31 local_A_ping_V_load/42 "/>
</bind>
</comp>

<comp id="293" class="1004" name="local_A_ping_V_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr/42 "/>
</bind>
</comp>

<comp id="301" class="1005" name="indvar_flatten13_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="1"/>
<pin id="303" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="indvar_flatten13_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="14" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="1"/>
<pin id="314" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="indvar_flatten_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="11" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="c2_V_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="1"/>
<pin id="326" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="c2_V_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="6" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="intra_trans_en_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="intra_trans_en_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="arb_28_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_28 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="arb_28_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_28/2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="c3_V_17_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V_17 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="c3_V_17_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="3" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V_17/3 "/>
</bind>
</comp>

<comp id="371" class="1005" name="c6_V_35_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_35 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="c6_V_35_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_35/13 "/>
</bind>
</comp>

<comp id="382" class="1005" name="c3_V_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="c3_V_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="3" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/23 "/>
</bind>
</comp>

<comp id="393" class="1005" name="c6_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="c6_V_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/33 "/>
</bind>
</comp>

<comp id="404" class="1005" name="indvar_flatten21_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="1"/>
<pin id="406" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="indvar_flatten21_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="1" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/42 "/>
</bind>
</comp>

<comp id="415" class="1005" name="c7_V_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="c7_V_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/42 "/>
</bind>
</comp>

<comp id="426" class="1005" name="reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="512" slack="1"/>
<pin id="428" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_load_35 local_A_ping_V_load_36 local_A_ping_V_load_38 "/>
</bind>
</comp>

<comp id="432" class="1005" name="reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="512" slack="2"/>
<pin id="434" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="local_A_ping_V_load_37 local_A_ping_V_load_40 "/>
</bind>
</comp>

<comp id="438" class="1005" name="reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="512" slack="1"/>
<pin id="440" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_1 local_A_pong_V_load_2 local_A_pong_V_load_4 "/>
</bind>
</comp>

<comp id="444" class="1005" name="reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="512" slack="2"/>
<pin id="446" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_3 local_A_pong_V_load_6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln890_404_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="14" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_404/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln890_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="14" slack="0"/>
<pin id="458" dir="0" index="1" bw="14" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln890_1669_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1669/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln482_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln482/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln482_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln482/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln482_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln482/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln890131_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="6" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890131/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="and_ln482_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln482_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln483_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln483/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln483_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln483/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln483_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln483_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="and_ln483_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln483/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln890_1673_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1673/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln870_17_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_17/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln691_1781_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1781/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln691_1783_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1783/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln890_1675_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1675/13 "/>
</bind>
</comp>

<comp id="552" class="1004" name="arb_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="4"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/22 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln691_1784_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="4"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1784/22 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln691_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="4"/>
<pin id="565" dir="0" index="1" bw="1" slack="4"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln691/22 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln691_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="6" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691/22 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln890_403_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="4"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_403/22 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln890_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="4"/>
<pin id="583" dir="0" index="1" bw="11" slack="0"/>
<pin id="584" dir="0" index="2" bw="11" slack="0"/>
<pin id="585" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/22 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln890_1672_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="0" index="1" bw="4" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1672/23 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln870_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/23 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln691_1780_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1780/23 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln691_1782_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1782/33 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln890_1674_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="0"/>
<pin id="614" dir="0" index="1" bw="4" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1674/33 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln890_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/42 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln890_1670_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1670/42 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln890_1671_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="0" index="1" bw="4" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1671/42 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln584_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="0" index="2" bw="4" slack="0"/>
<pin id="640" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln584/42 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln890_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/42 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln691_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/42 "/>
</bind>
</comp>

<comp id="655" class="1005" name="local_A_ping_V_addr_35_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="3"/>
<pin id="657" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_35 "/>
</bind>
</comp>

<comp id="660" class="1005" name="local_A_ping_V_addr_36_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="4"/>
<pin id="662" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_36 "/>
</bind>
</comp>

<comp id="666" class="1005" name="local_A_ping_V_addr_37_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="5"/>
<pin id="668" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_37 "/>
</bind>
</comp>

<comp id="671" class="1005" name="local_A_ping_V_addr_38_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="5"/>
<pin id="673" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_38 "/>
</bind>
</comp>

<comp id="677" class="1005" name="local_A_ping_V_addr_39_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="6"/>
<pin id="679" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_39 "/>
</bind>
</comp>

<comp id="682" class="1005" name="local_A_ping_V_addr_40_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="6"/>
<pin id="684" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_40 "/>
</bind>
</comp>

<comp id="688" class="1005" name="local_A_ping_V_addr_41_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="7"/>
<pin id="690" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_41 "/>
</bind>
</comp>

<comp id="693" class="1005" name="local_A_ping_V_addr_42_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="7"/>
<pin id="695" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_42 "/>
</bind>
</comp>

<comp id="699" class="1005" name="local_A_pong_V_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="3"/>
<pin id="701" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="local_A_pong_V_addr_30_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="4"/>
<pin id="706" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_30 "/>
</bind>
</comp>

<comp id="710" class="1005" name="local_A_pong_V_addr_31_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="3" slack="5"/>
<pin id="712" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_31 "/>
</bind>
</comp>

<comp id="715" class="1005" name="local_A_pong_V_addr_32_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="5"/>
<pin id="717" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_32 "/>
</bind>
</comp>

<comp id="721" class="1005" name="local_A_pong_V_addr_33_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="3" slack="6"/>
<pin id="723" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_33 "/>
</bind>
</comp>

<comp id="726" class="1005" name="local_A_pong_V_addr_34_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="6"/>
<pin id="728" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_34 "/>
</bind>
</comp>

<comp id="732" class="1005" name="local_A_pong_V_addr_35_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="7"/>
<pin id="734" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_35 "/>
</bind>
</comp>

<comp id="737" class="1005" name="local_A_pong_V_addr_36_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="7"/>
<pin id="739" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_36 "/>
</bind>
</comp>

<comp id="743" class="1005" name="add_ln890_404_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="14" slack="0"/>
<pin id="745" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_404 "/>
</bind>
</comp>

<comp id="748" class="1005" name="icmp_ln890_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="752" class="1005" name="icmp_ln890_1669_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="4"/>
<pin id="754" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln890_1669 "/>
</bind>
</comp>

<comp id="758" class="1005" name="and_ln482_1_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="4"/>
<pin id="760" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln482_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="or_ln483_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="2"/>
<pin id="765" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln483 "/>
</bind>
</comp>

<comp id="767" class="1005" name="and_ln483_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln483 "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln890_1673_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1673 "/>
</bind>
</comp>

<comp id="776" class="1005" name="icmp_ln870_17_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870_17 "/>
</bind>
</comp>

<comp id="780" class="1005" name="add_ln691_1781_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="4" slack="0"/>
<pin id="782" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1781 "/>
</bind>
</comp>

<comp id="785" class="1005" name="add_ln691_1783_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="0"/>
<pin id="787" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1783 "/>
</bind>
</comp>

<comp id="790" class="1005" name="icmp_ln890_1675_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1675 "/>
</bind>
</comp>

<comp id="794" class="1005" name="local_A_ping_V_load_39_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="512" slack="3"/>
<pin id="796" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="local_A_ping_V_load_39 "/>
</bind>
</comp>

<comp id="799" class="1005" name="local_A_ping_V_load_41_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="512" slack="4"/>
<pin id="801" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="local_A_ping_V_load_41 "/>
</bind>
</comp>

<comp id="804" class="1005" name="arb_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

<comp id="809" class="1005" name="select_ln691_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="6" slack="1"/>
<pin id="811" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln691 "/>
</bind>
</comp>

<comp id="814" class="1005" name="select_ln890_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="11" slack="1"/>
<pin id="816" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="819" class="1005" name="icmp_ln890_1672_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1672 "/>
</bind>
</comp>

<comp id="823" class="1005" name="icmp_ln870_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln691_1780_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="4" slack="0"/>
<pin id="829" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1780 "/>
</bind>
</comp>

<comp id="832" class="1005" name="add_ln691_1782_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="4" slack="0"/>
<pin id="834" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1782 "/>
</bind>
</comp>

<comp id="837" class="1005" name="icmp_ln890_1674_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1674 "/>
</bind>
</comp>

<comp id="841" class="1005" name="local_A_pong_V_load_5_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="512" slack="3"/>
<pin id="843" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_5 "/>
</bind>
</comp>

<comp id="846" class="1005" name="local_A_pong_V_load_7_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="512" slack="4"/>
<pin id="848" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_7 "/>
</bind>
</comp>

<comp id="851" class="1005" name="add_ln890_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="7" slack="0"/>
<pin id="853" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="856" class="1005" name="icmp_ln890_1670_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="1"/>
<pin id="858" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1670 "/>
</bind>
</comp>

<comp id="860" class="1005" name="local_A_ping_V_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="1"/>
<pin id="862" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln691_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="4" slack="0"/>
<pin id="867" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="82" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="84" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="84" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="114" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="114" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="164"><net_src comp="114" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="172"><net_src comp="114" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="114" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="114" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="114" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="114" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="118" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="118" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="118" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="118" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="118" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="118" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="118" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="118" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="280"><net_src comp="122" pin="2"/><net_sink comp="271" pin=4"/></net>

<net id="290"><net_src comp="281" pin="7"/><net_sink comp="136" pin=2"/></net>

<net id="291"><net_src comp="122" pin="2"/><net_sink comp="281" pin=4"/></net>

<net id="292"><net_src comp="271" pin="7"/><net_sink comp="136" pin=2"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="281" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="336" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="336" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="46" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="70" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="86" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="100" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="86" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="429"><net_src comp="281" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="431"><net_src comp="281" pin="7"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="281" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="437"><net_src comp="281" pin="7"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="271" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="443"><net_src comp="271" pin="7"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="271" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="449"><net_src comp="271" pin="7"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="305" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="305" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="52" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="316" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="341" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="462" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="353" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="328" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="474" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="468" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="486" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="48" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="462" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="480" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="364" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="72" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="364" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="70" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="364" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="74" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="375" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="74" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="375" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="72" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="48" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="324" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="92" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="92" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="557" pin="2"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="312" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="94" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="94" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="386" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="72" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="386" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="386" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="74" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="397" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="74" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="397" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="72" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="408" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="102" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="408" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="104" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="419" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="72" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="86" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="419" pin="4"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="653"><net_src comp="636" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="74" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="143" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="663"><net_src comp="151" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="669"><net_src comp="159" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="674"><net_src comp="167" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="680"><net_src comp="175" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="685"><net_src comp="183" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="691"><net_src comp="191" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="696"><net_src comp="199" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="702"><net_src comp="207" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="707"><net_src comp="215" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="713"><net_src comp="223" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="718"><net_src comp="231" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="724"><net_src comp="239" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="729"><net_src comp="247" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="735"><net_src comp="255" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="740"><net_src comp="263" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="746"><net_src comp="450" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="751"><net_src comp="456" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="462" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="761"><net_src comp="492" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="766"><net_src comp="498" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="516" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="775"><net_src comp="522" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="528" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="534" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="788"><net_src comp="540" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="793"><net_src comp="546" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="281" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="802"><net_src comp="281" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="807"><net_src comp="552" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="812"><net_src comp="567" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="817"><net_src comp="581" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="822"><net_src comp="588" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="594" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="600" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="835"><net_src comp="606" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="840"><net_src comp="612" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="271" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="849"><net_src comp="271" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="854"><net_src comp="618" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="859"><net_src comp="624" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="293" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="868"><net_src comp="649" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="419" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_3_x07 | {4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 }
	Port: fifo_A_PE_2_0_x038 | {14 15 16 17 18 19 20 21 34 35 36 37 38 39 40 41 43 }
 - Input state : 
	Port: A_IO_L2_in_2_x0 : fifo_A_A_IO_L2_in_2_x06 | {4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 }
  - Chain level:
	State 1
		local_A_ping_V_addr_35 : 1
		local_A_ping_V_addr_36 : 1
		local_A_ping_V_addr_37 : 1
		local_A_ping_V_addr_38 : 1
		local_A_ping_V_addr_39 : 1
		local_A_ping_V_addr_40 : 1
		local_A_ping_V_addr_41 : 1
		local_A_ping_V_addr_42 : 1
		local_A_pong_V_addr : 1
		local_A_pong_V_addr_30 : 1
		local_A_pong_V_addr_31 : 1
		local_A_pong_V_addr_32 : 1
		local_A_pong_V_addr_33 : 1
		local_A_pong_V_addr_34 : 1
		local_A_pong_V_addr_35 : 1
		local_A_pong_V_addr_36 : 1
		specmemcore_ln469 : 1
		specmemcore_ln471 : 1
	State 2
		add_ln890_404 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_1669 : 1
		or_ln482 : 2
		xor_ln482 : 2
		and_ln482 : 2
		icmp_ln890131 : 1
		and_ln482_1 : 2
		or_ln483 : 2
		xor_ln483 : 2
		or_ln483_1 : 2
		and_ln483 : 2
		br_ln488 : 2
	State 3
		icmp_ln890_1673 : 1
		br_ln489 : 2
		icmp_ln870_17 : 1
		br_ln492 : 2
		add_ln691_1781 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln691_1783 : 1
		icmp_ln890_1675 : 1
		br_ln517 : 2
	State 14
		write_ln174 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		select_ln890 : 1
	State 23
		icmp_ln890_1672 : 1
		br_ln532 : 2
		icmp_ln870 : 1
		br_ln535 : 2
		add_ln691_1780 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		add_ln691_1782 : 1
		icmp_ln890_1674 : 1
		br_ln560 : 2
	State 34
		write_ln174 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		add_ln890 : 1
		icmp_ln890_1670 : 1
		br_ln890 : 2
		icmp_ln890_1671 : 1
		select_ln584 : 2
		zext_ln890 : 3
		local_A_ping_V_addr : 4
		local_A_ping_V_load : 5
		add_ln691 : 3
	State 43
		write_ln174 : 1
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |  add_ln890_404_fu_450  |    0    |    21   |
|          |  add_ln691_1781_fu_534 |    0    |    12   |
|          |  add_ln691_1783_fu_540 |    0    |    12   |
|          |  add_ln691_1784_fu_557 |    0    |    13   |
|    add   |  add_ln890_403_fu_575  |    0    |    18   |
|          |  add_ln691_1780_fu_600 |    0    |    12   |
|          |  add_ln691_1782_fu_606 |    0    |    12   |
|          |    add_ln890_fu_618    |    0    |    14   |
|          |    add_ln691_fu_649    |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_456   |    0    |    12   |
|          | icmp_ln890_1669_fu_462 |    0    |    11   |
|          |  icmp_ln890131_fu_486  |    0    |    10   |
|          | icmp_ln890_1673_fu_522 |    0    |    9    |
|          |  icmp_ln870_17_fu_528  |    0    |    9    |
|   icmp   | icmp_ln890_1675_fu_546 |    0    |    9    |
|          | icmp_ln890_1672_fu_588 |    0    |    9    |
|          |    icmp_ln870_fu_594   |    0    |    9    |
|          | icmp_ln890_1674_fu_612 |    0    |    9    |
|          | icmp_ln890_1670_fu_624 |    0    |    10   |
|          | icmp_ln890_1671_fu_630 |    0    |    9    |
|----------|------------------------|---------|---------|
|          |   select_ln691_fu_567  |    0    |    6    |
|  select  |   select_ln890_fu_581  |    0    |    11   |
|          |   select_ln584_fu_636  |    0    |    4    |
|----------|------------------------|---------|---------|
|          |     or_ln482_fu_468    |    0    |    2    |
|    or    |     or_ln483_fu_498    |    0    |    2    |
|          |    or_ln483_1_fu_510   |    0    |    2    |
|          |     or_ln691_fu_563    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    xor_ln482_fu_474    |    0    |    2    |
|    xor   |    xor_ln483_fu_504    |    0    |    2    |
|          |       arb_fu_552       |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    and_ln482_fu_480    |    0    |    2    |
|    and   |   and_ln482_1_fu_492   |    0    |    2    |
|          |    and_ln483_fu_516    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_122    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_128    |    0    |    0    |
|          |    grp_write_fu_136    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln890_fu_644   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   273   |
|----------|------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_A_ping_V|    8   |    0   |    0   |
|local_A_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   16   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    add_ln691_1780_reg_827    |    4   |
|    add_ln691_1781_reg_780    |    4   |
|    add_ln691_1782_reg_832    |    4   |
|    add_ln691_1783_reg_785    |    4   |
|       add_ln691_reg_865      |    4   |
|     add_ln890_404_reg_743    |   14   |
|       add_ln890_reg_851      |    7   |
|      and_ln482_1_reg_758     |    1   |
|       and_ln483_reg_767      |    1   |
|        arb_28_reg_349        |    1   |
|          arb_reg_804         |    1   |
|         c2_V_reg_324         |    6   |
|        c3_V_17_reg_360       |    4   |
|         c3_V_reg_382         |    4   |
|        c6_V_35_reg_371       |    4   |
|         c6_V_reg_393         |    4   |
|         c7_V_reg_415         |    4   |
|     icmp_ln870_17_reg_776    |    1   |
|      icmp_ln870_reg_823      |    1   |
|    icmp_ln890_1669_reg_752   |    1   |
|    icmp_ln890_1670_reg_856   |    1   |
|    icmp_ln890_1672_reg_819   |    1   |
|    icmp_ln890_1673_reg_772   |    1   |
|    icmp_ln890_1674_reg_837   |    1   |
|    icmp_ln890_1675_reg_790   |    1   |
|      icmp_ln890_reg_748      |    1   |
|   indvar_flatten13_reg_301   |   14   |
|   indvar_flatten21_reg_404   |    7   |
|    indvar_flatten_reg_312    |   11   |
|    intra_trans_en_reg_336    |    1   |
|local_A_ping_V_addr_35_reg_655|    3   |
|local_A_ping_V_addr_36_reg_660|    3   |
|local_A_ping_V_addr_37_reg_666|    3   |
|local_A_ping_V_addr_38_reg_671|    3   |
|local_A_ping_V_addr_39_reg_677|    3   |
|local_A_ping_V_addr_40_reg_682|    3   |
|local_A_ping_V_addr_41_reg_688|    3   |
|local_A_ping_V_addr_42_reg_693|    3   |
|  local_A_ping_V_addr_reg_860 |    3   |
|local_A_ping_V_load_39_reg_794|   512  |
|local_A_ping_V_load_41_reg_799|   512  |
|local_A_pong_V_addr_30_reg_704|    3   |
|local_A_pong_V_addr_31_reg_710|    3   |
|local_A_pong_V_addr_32_reg_715|    3   |
|local_A_pong_V_addr_33_reg_721|    3   |
|local_A_pong_V_addr_34_reg_726|    3   |
|local_A_pong_V_addr_35_reg_732|    3   |
|local_A_pong_V_addr_36_reg_737|    3   |
|  local_A_pong_V_addr_reg_699 |    3   |
| local_A_pong_V_load_5_reg_841|   512  |
| local_A_pong_V_load_7_reg_846|   512  |
|       or_ln483_reg_763       |    1   |
|            reg_426           |   512  |
|            reg_432           |   512  |
|            reg_438           |   512  |
|            reg_444           |   512  |
|     select_ln691_reg_809     |    6   |
|     select_ln890_reg_814     |   11   |
+------------------------------+--------+
|             Total            |  4278  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_136    |  p2  |  11  |  512 |  5632  ||    59   |
|    grp_access_fu_271   |  p0  |   4  |   3  |   12   ||    20   |
|    grp_access_fu_271   |  p2  |   8  |   0  |    0   ||    43   |
|    grp_access_fu_281   |  p0  |   6  |   3  |   18   ||    31   |
|    grp_access_fu_281   |  p2  |   8  |   0  |    0   ||    43   |
| indvar_flatten_reg_312 |  p0  |   2  |  11  |   22   ||    9    |
|      c2_V_reg_324      |  p0  |   2  |   6  |   12   ||    9    |
| intra_trans_en_reg_336 |  p0  |   2  |   1  |    2   |
|         reg_426        |  p0  |   2  |  512 |  1024  ||    9    |
|         reg_432        |  p0  |   2  |  512 |  1024  ||    9    |
|         reg_438        |  p0  |   2  |  512 |  1024  ||    9    |
|         reg_444        |  p0  |   2  |  512 |  1024  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  9794  ||  5.4661 ||   250   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   273  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   250  |
|  Register |    -   |    -   |  4278  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    5   |  4278  |   523  |
+-----------+--------+--------+--------+--------+
