<stg><name>top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln104_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln104

]]></Node>
<StgValue><ssdm name="sext_ln104_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln104_cast = sext i62 %sext_ln104_read

]]></Node>
<StgValue><ssdm name="sext_ln104_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_8, void @empty_9, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i15 0, i15 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %store_ln104 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:10 %store_ln105 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc141

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc141:0 %indvar_flatten6_load = load i15 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc141:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc141:2 %icmp_ln104 = icmp_eq  i15 %indvar_flatten6_load, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc141:3 %add_ln104_1 = add i15 %indvar_flatten6_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc141:4 %br_ln104 = br i1 %icmp_ln104, void %for.inc144, void %for.end146.exitStub

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc144:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc144:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc144:3 %add_ln104 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc144:6 %icmp_ln105 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc144:7 %select_ln104 = select i1 %icmp_ln105, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc144:8 %select_ln104_1 = select i1 %icmp_ln105, i9 %add_ln104, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln104_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="9">
<![CDATA[
for.inc144:9 %trunc_ln105 = trunc i9 %select_ln104_1

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7">
<![CDATA[
for.inc144:10 %trunc_ln105_1 = trunc i7 %select_ln104

]]></Node>
<StgValue><ssdm name="trunc_ln105_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc144:12 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln104, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc144:13 %tmp_54 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln105, i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
for.inc144:14 %zext_ln107_1 = zext i13 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:15 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:16 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C, i64 0, i64 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="13">
<![CDATA[
for.inc144:17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load = load i13 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="13">
<![CDATA[
for.inc144:18 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load = load i13 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc144:22 %add_ln105 = add i7 %select_ln104, i7 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc144:23 %store_ln104 = store i15 %add_ln104_1, i15 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc144:24 %store_ln104 = store i9 %select_ln104_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc144:25 %store_ln105 = store i7 %add_ln105, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="13">
<![CDATA[
for.inc144:17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load = load i13 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="13">
<![CDATA[
for.inc144:18 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load = load i13 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc144:19 %select_ln107 = select i1 %trunc_ln105_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
for.end146.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc144:2 %C_addr = getelementptr i32 %C, i64 %sext_ln104_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc144:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_10_VITIS_LOOP_105_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc144:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc144:11 %specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln106"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="24">
<![CDATA[
for.inc144:20 %zext_ln107 = zext i24 %select_ln107

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc144:21 %write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln107, i4 15

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc144:26 %br_ln105 = br void %for.inc141

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="C" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="sext_ln104" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln104"/></StgValue>
</port>
<port id="66" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="StgValue_68" to="j" fromId="68" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_68" to="i" fromId="68" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_68" to="indvar_flatten6" fromId="68" toId="8">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln104_read" fromId="72" toId="9">
</dataflow>
<dataflow id="74" from="sext_ln104" to="sext_ln104_read" fromId="65" toId="9">
</dataflow>
<dataflow id="75" from="sext_ln104_read" to="sext_ln104_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1" to="specmemcore_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="86" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C" to="specmemcore_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="C" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="94" from="empty_3" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="99" from="empty_11" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="101" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="103" from="empty_8" to="specinterface_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="105" from="empty_9" to="specinterface_ln0" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="empty_11" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="13">
</dataflow>
<dataflow id="110" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="13">
</dataflow>
<dataflow id="112" from="empty_11" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="113" from="empty_11" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_118" to="store_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="120" from="indvar_flatten6" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_121" to="store_ln104" fromId="121" toId="15">
</dataflow>
<dataflow id="123" from="i" to="store_ln104" fromId="7" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln105" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="j" to="store_ln105" fromId="6" toId="16">
</dataflow>
<dataflow id="127" from="indvar_flatten6" to="indvar_flatten6_load" fromId="8" toId="18">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="130" from="C" to="specbitsmap_ln0" fromId="64" toId="19">
</dataflow>
<dataflow id="131" from="indvar_flatten6_load" to="icmp_ln104" fromId="18" toId="20">
</dataflow>
<dataflow id="133" from="StgValue_132" to="icmp_ln104" fromId="132" toId="20">
</dataflow>
<dataflow id="134" from="indvar_flatten6_load" to="add_ln104_1" fromId="18" toId="21">
</dataflow>
<dataflow id="136" from="StgValue_135" to="add_ln104_1" fromId="135" toId="21">
</dataflow>
<dataflow id="137" from="icmp_ln104" to="br_ln104" fromId="20" toId="22">
</dataflow>
<dataflow id="138" from="j" to="j_load" fromId="6" toId="23">
</dataflow>
<dataflow id="139" from="i" to="i_load" fromId="7" toId="24">
</dataflow>
<dataflow id="140" from="i_load" to="add_ln104" fromId="24" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_141" to="add_ln104" fromId="141" toId="25">
</dataflow>
<dataflow id="143" from="j_load" to="icmp_ln105" fromId="23" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_144" to="icmp_ln105" fromId="144" toId="26">
</dataflow>
<dataflow id="146" from="icmp_ln105" to="select_ln104" fromId="26" toId="27">
</dataflow>
<dataflow id="147" from="StgValue_124" to="select_ln104" fromId="124" toId="27">
</dataflow>
<dataflow id="148" from="j_load" to="select_ln104" fromId="23" toId="27">
</dataflow>
<dataflow id="149" from="icmp_ln105" to="select_ln104_1" fromId="26" toId="28">
</dataflow>
<dataflow id="150" from="add_ln104" to="select_ln104_1" fromId="25" toId="28">
</dataflow>
<dataflow id="151" from="i_load" to="select_ln104_1" fromId="24" toId="28">
</dataflow>
<dataflow id="152" from="select_ln104_1" to="trunc_ln105" fromId="28" toId="29">
</dataflow>
<dataflow id="153" from="select_ln104" to="trunc_ln105_1" fromId="27" toId="30">
</dataflow>
<dataflow id="155" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln1" fromId="154" toId="31">
</dataflow>
<dataflow id="156" from="select_ln104" to="lshr_ln1" fromId="27" toId="31">
</dataflow>
<dataflow id="157" from="StgValue_68" to="lshr_ln1" fromId="68" toId="31">
</dataflow>
<dataflow id="159" from="StgValue_158" to="lshr_ln1" fromId="158" toId="31">
</dataflow>
<dataflow id="161" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="tmp_54" fromId="160" toId="32">
</dataflow>
<dataflow id="162" from="trunc_ln105" to="tmp_54" fromId="29" toId="32">
</dataflow>
<dataflow id="163" from="lshr_ln1" to="tmp_54" fromId="31" toId="32">
</dataflow>
<dataflow id="164" from="tmp_54" to="zext_ln107_1" fromId="32" toId="33">
</dataflow>
<dataflow id="165" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr" fromId="66" toId="34">
</dataflow>
<dataflow id="167" from="StgValue_166" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr" fromId="166" toId="34">
</dataflow>
<dataflow id="168" from="zext_ln107_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="169" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr" fromId="67" toId="35">
</dataflow>
<dataflow id="170" from="StgValue_166" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr" fromId="166" toId="35">
</dataflow>
<dataflow id="171" from="zext_ln107_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="172" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load" fromId="34" toId="36">
</dataflow>
<dataflow id="173" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load" fromId="35" toId="37">
</dataflow>
<dataflow id="174" from="select_ln104" to="add_ln105" fromId="27" toId="38">
</dataflow>
<dataflow id="176" from="StgValue_175" to="add_ln105" fromId="175" toId="38">
</dataflow>
<dataflow id="177" from="add_ln104_1" to="store_ln104" fromId="21" toId="39">
</dataflow>
<dataflow id="178" from="indvar_flatten6" to="store_ln104" fromId="8" toId="39">
</dataflow>
<dataflow id="179" from="select_ln104_1" to="store_ln104" fromId="28" toId="40">
</dataflow>
<dataflow id="180" from="i" to="store_ln104" fromId="7" toId="40">
</dataflow>
<dataflow id="181" from="add_ln105" to="store_ln105" fromId="38" toId="41">
</dataflow>
<dataflow id="182" from="j" to="store_ln105" fromId="6" toId="41">
</dataflow>
<dataflow id="183" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load" fromId="34" toId="42">
</dataflow>
<dataflow id="184" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load" fromId="35" toId="43">
</dataflow>
<dataflow id="185" from="trunc_ln105_1" to="select_ln107" fromId="30" toId="44">
</dataflow>
<dataflow id="186" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load" to="select_ln107" fromId="43" toId="44">
</dataflow>
<dataflow id="187" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load" to="select_ln107" fromId="42" toId="44">
</dataflow>
<dataflow id="188" from="C" to="C_addr" fromId="64" toId="45">
</dataflow>
<dataflow id="189" from="sext_ln104_cast" to="C_addr" fromId="10" toId="45">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="190" toId="46">
</dataflow>
<dataflow id="193" from="VITIS_LOOP_104_10_VITIS_LOOP_105_11_str" to="specloopname_ln0" fromId="192" toId="46">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="194" toId="47">
</dataflow>
<dataflow id="197" from="StgValue_196" to="speclooptripcount_ln0" fromId="196" toId="47">
</dataflow>
<dataflow id="198" from="StgValue_196" to="speclooptripcount_ln0" fromId="196" toId="47">
</dataflow>
<dataflow id="199" from="StgValue_196" to="speclooptripcount_ln0" fromId="196" toId="47">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecPipeline" to="specpipeline_ln106" fromId="200" toId="48">
</dataflow>
<dataflow id="202" from="StgValue_68" to="specpipeline_ln106" fromId="68" toId="48">
</dataflow>
<dataflow id="203" from="StgValue_95" to="specpipeline_ln106" fromId="95" toId="48">
</dataflow>
<dataflow id="204" from="StgValue_95" to="specpipeline_ln106" fromId="95" toId="48">
</dataflow>
<dataflow id="205" from="StgValue_95" to="specpipeline_ln106" fromId="95" toId="48">
</dataflow>
<dataflow id="206" from="empty_11" to="specpipeline_ln106" fromId="98" toId="48">
</dataflow>
<dataflow id="207" from="select_ln107" to="zext_ln107" fromId="44" toId="49">
</dataflow>
<dataflow id="209" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln107" fromId="208" toId="50">
</dataflow>
<dataflow id="210" from="C_addr" to="write_ln107" fromId="45" toId="50">
</dataflow>
<dataflow id="211" from="zext_ln107" to="write_ln107" fromId="49" toId="50">
</dataflow>
<dataflow id="213" from="StgValue_212" to="write_ln107" fromId="212" toId="50">
</dataflow>
<dataflow id="214" from="icmp_ln104" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="215" from="icmp_ln104" to="StgValue_3" fromId="20" toId="3">
</dataflow>
</dataflows>


</stg>
