.model h_u_cla16
.inputs  a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16]
.names a[0] a_0
1 1
.names a[1] a_1
1 1
.names a[2] a_2
1 1
.names a[3] a_3
1 1
.names a[4] a_4
1 1
.names a[5] a_5
1 1
.names a[6] a_6
1 1
.names a[7] a_7
1 1
.names a[8] a_8
1 1
.names a[9] a_9
1 1
.names a[10] a_10
1 1
.names a[11] a_11
1 1
.names a[12] a_12
1 1
.names a[13] a_13
1 1
.names a[14] a_14
1 1
.names a[15] a_15
1 1
.names b[0] b_0
1 1
.names b[1] b_1
1 1
.names b[2] b_2
1 1
.names b[3] b_3
1 1
.names b[4] b_4
1 1
.names b[5] b_5
1 1
.names b[6] b_6
1 1
.names b[7] b_7
1 1
.names b[8] b_8
1 1
.names b[9] b_9
1 1
.names b[10] b_10
1 1
.names b[11] b_11
1 1
.names b[12] b_12
1 1
.names b[13] b_13
1 1
.names b[14] b_14
1 1
.names b[15] b_15
1 1
.names a_0 constant_wire_value_0_a_0
1 1
.names b_0 constant_wire_value_0_b_0
1 1
.subckt constant_wire_value_0 a=constant_wire_value_0_a_0 b=constant_wire_value_0_b_0 out[0]=constant_wire_0
.names a_0 h_u_cla16_pg_logic0_a_0
1 1
.names b_0 h_u_cla16_pg_logic0_b_0
1 1
.subckt pg_logic a=h_u_cla16_pg_logic0_a_0 b=h_u_cla16_pg_logic0_b_0 out[0]=h_u_cla16_pg_logic0_y0 out[1]=h_u_cla16_pg_logic0_y1 out[2]=h_u_cla16_pg_logic0_y2
.names h_u_cla16_pg_logic0_y2 h_u_cla16_xor0_h_u_cla16_pg_logic0_y2
1 1
.names constant_wire_0 h_u_cla16_xor0_constant_wire_0
1 1
.subckt xor_gate _a=h_u_cla16_xor0_h_u_cla16_pg_logic0_y2 _b=h_u_cla16_xor0_constant_wire_0 _y0=h_u_cla16_xor0_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and0_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and0_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and0_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and0_constant_wire_0 _y0=h_u_cla16_and0_y0
.names h_u_cla16_pg_logic0_y1 h_u_cla16_or0_h_u_cla16_pg_logic0_y1
1 1
.names h_u_cla16_and0_y0 h_u_cla16_or0_h_u_cla16_and0_y0
1 1
.subckt or_gate _a=h_u_cla16_or0_h_u_cla16_pg_logic0_y1 _b=h_u_cla16_or0_h_u_cla16_and0_y0 _y0=h_u_cla16_or0_y0
.names a_1 h_u_cla16_pg_logic1_a_1
1 1
.names b_1 h_u_cla16_pg_logic1_b_1
1 1
.subckt pg_logic a=h_u_cla16_pg_logic1_a_1 b=h_u_cla16_pg_logic1_b_1 out[0]=h_u_cla16_pg_logic1_y0 out[1]=h_u_cla16_pg_logic1_y1 out[2]=h_u_cla16_pg_logic1_y2
.names h_u_cla16_pg_logic1_y2 h_u_cla16_xor1_h_u_cla16_pg_logic1_y2
1 1
.names h_u_cla16_or0_y0 h_u_cla16_xor1_h_u_cla16_or0_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor1_h_u_cla16_pg_logic1_y2 _b=h_u_cla16_xor1_h_u_cla16_or0_y0 _y0=h_u_cla16_xor1_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and1_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and1_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and1_constant_wire_0 _y0=h_u_cla16_and1_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and2_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and2_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and2_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and2_constant_wire_0 _y0=h_u_cla16_and2_y0
.names h_u_cla16_and2_y0 h_u_cla16_and3_h_u_cla16_and2_y0
1 1
.names h_u_cla16_and1_y0 h_u_cla16_and3_h_u_cla16_and1_y0
1 1
.subckt and_gate _a=h_u_cla16_and3_h_u_cla16_and2_y0 _b=h_u_cla16_and3_h_u_cla16_and1_y0 _y0=h_u_cla16_and3_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and4_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and4_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and4_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and4_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and4_y0
.names h_u_cla16_and4_y0 h_u_cla16_or1_h_u_cla16_and4_y0
1 1
.names h_u_cla16_and3_y0 h_u_cla16_or1_h_u_cla16_and3_y0
1 1
.subckt or_gate _a=h_u_cla16_or1_h_u_cla16_and4_y0 _b=h_u_cla16_or1_h_u_cla16_and3_y0 _y0=h_u_cla16_or1_y0
.names h_u_cla16_pg_logic1_y1 h_u_cla16_or2_h_u_cla16_pg_logic1_y1
1 1
.names h_u_cla16_or1_y0 h_u_cla16_or2_h_u_cla16_or1_y0
1 1
.subckt or_gate _a=h_u_cla16_or2_h_u_cla16_pg_logic1_y1 _b=h_u_cla16_or2_h_u_cla16_or1_y0 _y0=h_u_cla16_or2_y0
.names a_2 h_u_cla16_pg_logic2_a_2
1 1
.names b_2 h_u_cla16_pg_logic2_b_2
1 1
.subckt pg_logic a=h_u_cla16_pg_logic2_a_2 b=h_u_cla16_pg_logic2_b_2 out[0]=h_u_cla16_pg_logic2_y0 out[1]=h_u_cla16_pg_logic2_y1 out[2]=h_u_cla16_pg_logic2_y2
.names h_u_cla16_pg_logic2_y2 h_u_cla16_xor2_h_u_cla16_pg_logic2_y2
1 1
.names h_u_cla16_or2_y0 h_u_cla16_xor2_h_u_cla16_or2_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor2_h_u_cla16_pg_logic2_y2 _b=h_u_cla16_xor2_h_u_cla16_or2_y0 _y0=h_u_cla16_xor2_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and5_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and5_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and5_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and5_constant_wire_0 _y0=h_u_cla16_and5_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and6_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and6_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and6_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and6_constant_wire_0 _y0=h_u_cla16_and6_y0
.names h_u_cla16_and6_y0 h_u_cla16_and7_h_u_cla16_and6_y0
1 1
.names h_u_cla16_and5_y0 h_u_cla16_and7_h_u_cla16_and5_y0
1 1
.subckt and_gate _a=h_u_cla16_and7_h_u_cla16_and6_y0 _b=h_u_cla16_and7_h_u_cla16_and5_y0 _y0=h_u_cla16_and7_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and8_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and8_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and8_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and8_constant_wire_0 _y0=h_u_cla16_and8_y0
.names h_u_cla16_and8_y0 h_u_cla16_and9_h_u_cla16_and8_y0
1 1
.names h_u_cla16_and7_y0 h_u_cla16_and9_h_u_cla16_and7_y0
1 1
.subckt and_gate _a=h_u_cla16_and9_h_u_cla16_and8_y0 _b=h_u_cla16_and9_h_u_cla16_and7_y0 _y0=h_u_cla16_and9_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and10_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and10_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and10_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and10_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and10_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and11_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and11_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and11_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and11_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and11_y0
.names h_u_cla16_and11_y0 h_u_cla16_and12_h_u_cla16_and11_y0
1 1
.names h_u_cla16_and10_y0 h_u_cla16_and12_h_u_cla16_and10_y0
1 1
.subckt and_gate _a=h_u_cla16_and12_h_u_cla16_and11_y0 _b=h_u_cla16_and12_h_u_cla16_and10_y0 _y0=h_u_cla16_and12_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and13_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and13_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and13_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and13_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and13_y0
.names h_u_cla16_and13_y0 h_u_cla16_or3_h_u_cla16_and13_y0
1 1
.names h_u_cla16_and9_y0 h_u_cla16_or3_h_u_cla16_and9_y0
1 1
.subckt or_gate _a=h_u_cla16_or3_h_u_cla16_and13_y0 _b=h_u_cla16_or3_h_u_cla16_and9_y0 _y0=h_u_cla16_or3_y0
.names h_u_cla16_or3_y0 h_u_cla16_or4_h_u_cla16_or3_y0
1 1
.names h_u_cla16_and12_y0 h_u_cla16_or4_h_u_cla16_and12_y0
1 1
.subckt or_gate _a=h_u_cla16_or4_h_u_cla16_or3_y0 _b=h_u_cla16_or4_h_u_cla16_and12_y0 _y0=h_u_cla16_or4_y0
.names h_u_cla16_pg_logic2_y1 h_u_cla16_or5_h_u_cla16_pg_logic2_y1
1 1
.names h_u_cla16_or4_y0 h_u_cla16_or5_h_u_cla16_or4_y0
1 1
.subckt or_gate _a=h_u_cla16_or5_h_u_cla16_pg_logic2_y1 _b=h_u_cla16_or5_h_u_cla16_or4_y0 _y0=h_u_cla16_or5_y0
.names a_3 h_u_cla16_pg_logic3_a_3
1 1
.names b_3 h_u_cla16_pg_logic3_b_3
1 1
.subckt pg_logic a=h_u_cla16_pg_logic3_a_3 b=h_u_cla16_pg_logic3_b_3 out[0]=h_u_cla16_pg_logic3_y0 out[1]=h_u_cla16_pg_logic3_y1 out[2]=h_u_cla16_pg_logic3_y2
.names h_u_cla16_pg_logic3_y2 h_u_cla16_xor3_h_u_cla16_pg_logic3_y2
1 1
.names h_u_cla16_or5_y0 h_u_cla16_xor3_h_u_cla16_or5_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor3_h_u_cla16_pg_logic3_y2 _b=h_u_cla16_xor3_h_u_cla16_or5_y0 _y0=h_u_cla16_xor3_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and14_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and14_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and14_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and14_constant_wire_0 _y0=h_u_cla16_and14_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and15_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and15_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and15_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and15_constant_wire_0 _y0=h_u_cla16_and15_y0
.names h_u_cla16_and15_y0 h_u_cla16_and16_h_u_cla16_and15_y0
1 1
.names h_u_cla16_and14_y0 h_u_cla16_and16_h_u_cla16_and14_y0
1 1
.subckt and_gate _a=h_u_cla16_and16_h_u_cla16_and15_y0 _b=h_u_cla16_and16_h_u_cla16_and14_y0 _y0=h_u_cla16_and16_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and17_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and17_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and17_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and17_constant_wire_0 _y0=h_u_cla16_and17_y0
.names h_u_cla16_and17_y0 h_u_cla16_and18_h_u_cla16_and17_y0
1 1
.names h_u_cla16_and16_y0 h_u_cla16_and18_h_u_cla16_and16_y0
1 1
.subckt and_gate _a=h_u_cla16_and18_h_u_cla16_and17_y0 _b=h_u_cla16_and18_h_u_cla16_and16_y0 _y0=h_u_cla16_and18_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and19_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and19_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and19_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and19_constant_wire_0 _y0=h_u_cla16_and19_y0
.names h_u_cla16_and19_y0 h_u_cla16_and20_h_u_cla16_and19_y0
1 1
.names h_u_cla16_and18_y0 h_u_cla16_and20_h_u_cla16_and18_y0
1 1
.subckt and_gate _a=h_u_cla16_and20_h_u_cla16_and19_y0 _b=h_u_cla16_and20_h_u_cla16_and18_y0 _y0=h_u_cla16_and20_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and21_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and21_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and21_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and21_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and21_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and22_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and22_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and22_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and22_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and22_y0
.names h_u_cla16_and22_y0 h_u_cla16_and23_h_u_cla16_and22_y0
1 1
.names h_u_cla16_and21_y0 h_u_cla16_and23_h_u_cla16_and21_y0
1 1
.subckt and_gate _a=h_u_cla16_and23_h_u_cla16_and22_y0 _b=h_u_cla16_and23_h_u_cla16_and21_y0 _y0=h_u_cla16_and23_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and24_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and24_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and24_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and24_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and24_y0
.names h_u_cla16_and24_y0 h_u_cla16_and25_h_u_cla16_and24_y0
1 1
.names h_u_cla16_and23_y0 h_u_cla16_and25_h_u_cla16_and23_y0
1 1
.subckt and_gate _a=h_u_cla16_and25_h_u_cla16_and24_y0 _b=h_u_cla16_and25_h_u_cla16_and23_y0 _y0=h_u_cla16_and25_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and26_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and26_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and26_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and26_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and26_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and27_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and27_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and27_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and27_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and27_y0
.names h_u_cla16_and27_y0 h_u_cla16_and28_h_u_cla16_and27_y0
1 1
.names h_u_cla16_and26_y0 h_u_cla16_and28_h_u_cla16_and26_y0
1 1
.subckt and_gate _a=h_u_cla16_and28_h_u_cla16_and27_y0 _b=h_u_cla16_and28_h_u_cla16_and26_y0 _y0=h_u_cla16_and28_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and29_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and29_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and29_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and29_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and29_y0
.names h_u_cla16_and29_y0 h_u_cla16_or6_h_u_cla16_and29_y0
1 1
.names h_u_cla16_and20_y0 h_u_cla16_or6_h_u_cla16_and20_y0
1 1
.subckt or_gate _a=h_u_cla16_or6_h_u_cla16_and29_y0 _b=h_u_cla16_or6_h_u_cla16_and20_y0 _y0=h_u_cla16_or6_y0
.names h_u_cla16_or6_y0 h_u_cla16_or7_h_u_cla16_or6_y0
1 1
.names h_u_cla16_and25_y0 h_u_cla16_or7_h_u_cla16_and25_y0
1 1
.subckt or_gate _a=h_u_cla16_or7_h_u_cla16_or6_y0 _b=h_u_cla16_or7_h_u_cla16_and25_y0 _y0=h_u_cla16_or7_y0
.names h_u_cla16_or7_y0 h_u_cla16_or8_h_u_cla16_or7_y0
1 1
.names h_u_cla16_and28_y0 h_u_cla16_or8_h_u_cla16_and28_y0
1 1
.subckt or_gate _a=h_u_cla16_or8_h_u_cla16_or7_y0 _b=h_u_cla16_or8_h_u_cla16_and28_y0 _y0=h_u_cla16_or8_y0
.names h_u_cla16_pg_logic3_y1 h_u_cla16_or9_h_u_cla16_pg_logic3_y1
1 1
.names h_u_cla16_or8_y0 h_u_cla16_or9_h_u_cla16_or8_y0
1 1
.subckt or_gate _a=h_u_cla16_or9_h_u_cla16_pg_logic3_y1 _b=h_u_cla16_or9_h_u_cla16_or8_y0 _y0=h_u_cla16_or9_y0
.names a_4 h_u_cla16_pg_logic4_a_4
1 1
.names b_4 h_u_cla16_pg_logic4_b_4
1 1
.subckt pg_logic a=h_u_cla16_pg_logic4_a_4 b=h_u_cla16_pg_logic4_b_4 out[0]=h_u_cla16_pg_logic4_y0 out[1]=h_u_cla16_pg_logic4_y1 out[2]=h_u_cla16_pg_logic4_y2
.names h_u_cla16_pg_logic4_y2 h_u_cla16_xor4_h_u_cla16_pg_logic4_y2
1 1
.names h_u_cla16_or9_y0 h_u_cla16_xor4_h_u_cla16_or9_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor4_h_u_cla16_pg_logic4_y2 _b=h_u_cla16_xor4_h_u_cla16_or9_y0 _y0=h_u_cla16_xor4_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and30_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and30_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and30_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and30_constant_wire_0 _y0=h_u_cla16_and30_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and31_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and31_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and31_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and31_constant_wire_0 _y0=h_u_cla16_and31_y0
.names h_u_cla16_and31_y0 h_u_cla16_and32_h_u_cla16_and31_y0
1 1
.names h_u_cla16_and30_y0 h_u_cla16_and32_h_u_cla16_and30_y0
1 1
.subckt and_gate _a=h_u_cla16_and32_h_u_cla16_and31_y0 _b=h_u_cla16_and32_h_u_cla16_and30_y0 _y0=h_u_cla16_and32_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and33_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and33_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and33_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and33_constant_wire_0 _y0=h_u_cla16_and33_y0
.names h_u_cla16_and33_y0 h_u_cla16_and34_h_u_cla16_and33_y0
1 1
.names h_u_cla16_and32_y0 h_u_cla16_and34_h_u_cla16_and32_y0
1 1
.subckt and_gate _a=h_u_cla16_and34_h_u_cla16_and33_y0 _b=h_u_cla16_and34_h_u_cla16_and32_y0 _y0=h_u_cla16_and34_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and35_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and35_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and35_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and35_constant_wire_0 _y0=h_u_cla16_and35_y0
.names h_u_cla16_and35_y0 h_u_cla16_and36_h_u_cla16_and35_y0
1 1
.names h_u_cla16_and34_y0 h_u_cla16_and36_h_u_cla16_and34_y0
1 1
.subckt and_gate _a=h_u_cla16_and36_h_u_cla16_and35_y0 _b=h_u_cla16_and36_h_u_cla16_and34_y0 _y0=h_u_cla16_and36_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and37_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and37_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and37_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and37_constant_wire_0 _y0=h_u_cla16_and37_y0
.names h_u_cla16_and37_y0 h_u_cla16_and38_h_u_cla16_and37_y0
1 1
.names h_u_cla16_and36_y0 h_u_cla16_and38_h_u_cla16_and36_y0
1 1
.subckt and_gate _a=h_u_cla16_and38_h_u_cla16_and37_y0 _b=h_u_cla16_and38_h_u_cla16_and36_y0 _y0=h_u_cla16_and38_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and39_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and39_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and39_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and39_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and39_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and40_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and40_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and40_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and40_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and40_y0
.names h_u_cla16_and40_y0 h_u_cla16_and41_h_u_cla16_and40_y0
1 1
.names h_u_cla16_and39_y0 h_u_cla16_and41_h_u_cla16_and39_y0
1 1
.subckt and_gate _a=h_u_cla16_and41_h_u_cla16_and40_y0 _b=h_u_cla16_and41_h_u_cla16_and39_y0 _y0=h_u_cla16_and41_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and42_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and42_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and42_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and42_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and42_y0
.names h_u_cla16_and42_y0 h_u_cla16_and43_h_u_cla16_and42_y0
1 1
.names h_u_cla16_and41_y0 h_u_cla16_and43_h_u_cla16_and41_y0
1 1
.subckt and_gate _a=h_u_cla16_and43_h_u_cla16_and42_y0 _b=h_u_cla16_and43_h_u_cla16_and41_y0 _y0=h_u_cla16_and43_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and44_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and44_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and44_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and44_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and44_y0
.names h_u_cla16_and44_y0 h_u_cla16_and45_h_u_cla16_and44_y0
1 1
.names h_u_cla16_and43_y0 h_u_cla16_and45_h_u_cla16_and43_y0
1 1
.subckt and_gate _a=h_u_cla16_and45_h_u_cla16_and44_y0 _b=h_u_cla16_and45_h_u_cla16_and43_y0 _y0=h_u_cla16_and45_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and46_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and46_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and46_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and46_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and46_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and47_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and47_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and47_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and47_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and47_y0
.names h_u_cla16_and47_y0 h_u_cla16_and48_h_u_cla16_and47_y0
1 1
.names h_u_cla16_and46_y0 h_u_cla16_and48_h_u_cla16_and46_y0
1 1
.subckt and_gate _a=h_u_cla16_and48_h_u_cla16_and47_y0 _b=h_u_cla16_and48_h_u_cla16_and46_y0 _y0=h_u_cla16_and48_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and49_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and49_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and49_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and49_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and49_y0
.names h_u_cla16_and49_y0 h_u_cla16_and50_h_u_cla16_and49_y0
1 1
.names h_u_cla16_and48_y0 h_u_cla16_and50_h_u_cla16_and48_y0
1 1
.subckt and_gate _a=h_u_cla16_and50_h_u_cla16_and49_y0 _b=h_u_cla16_and50_h_u_cla16_and48_y0 _y0=h_u_cla16_and50_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and51_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and51_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and51_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and51_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and51_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and52_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and52_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and52_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and52_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and52_y0
.names h_u_cla16_and52_y0 h_u_cla16_and53_h_u_cla16_and52_y0
1 1
.names h_u_cla16_and51_y0 h_u_cla16_and53_h_u_cla16_and51_y0
1 1
.subckt and_gate _a=h_u_cla16_and53_h_u_cla16_and52_y0 _b=h_u_cla16_and53_h_u_cla16_and51_y0 _y0=h_u_cla16_and53_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and54_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and54_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and54_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and54_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and54_y0
.names h_u_cla16_and54_y0 h_u_cla16_or10_h_u_cla16_and54_y0
1 1
.names h_u_cla16_and38_y0 h_u_cla16_or10_h_u_cla16_and38_y0
1 1
.subckt or_gate _a=h_u_cla16_or10_h_u_cla16_and54_y0 _b=h_u_cla16_or10_h_u_cla16_and38_y0 _y0=h_u_cla16_or10_y0
.names h_u_cla16_or10_y0 h_u_cla16_or11_h_u_cla16_or10_y0
1 1
.names h_u_cla16_and45_y0 h_u_cla16_or11_h_u_cla16_and45_y0
1 1
.subckt or_gate _a=h_u_cla16_or11_h_u_cla16_or10_y0 _b=h_u_cla16_or11_h_u_cla16_and45_y0 _y0=h_u_cla16_or11_y0
.names h_u_cla16_or11_y0 h_u_cla16_or12_h_u_cla16_or11_y0
1 1
.names h_u_cla16_and50_y0 h_u_cla16_or12_h_u_cla16_and50_y0
1 1
.subckt or_gate _a=h_u_cla16_or12_h_u_cla16_or11_y0 _b=h_u_cla16_or12_h_u_cla16_and50_y0 _y0=h_u_cla16_or12_y0
.names h_u_cla16_or12_y0 h_u_cla16_or13_h_u_cla16_or12_y0
1 1
.names h_u_cla16_and53_y0 h_u_cla16_or13_h_u_cla16_and53_y0
1 1
.subckt or_gate _a=h_u_cla16_or13_h_u_cla16_or12_y0 _b=h_u_cla16_or13_h_u_cla16_and53_y0 _y0=h_u_cla16_or13_y0
.names h_u_cla16_pg_logic4_y1 h_u_cla16_or14_h_u_cla16_pg_logic4_y1
1 1
.names h_u_cla16_or13_y0 h_u_cla16_or14_h_u_cla16_or13_y0
1 1
.subckt or_gate _a=h_u_cla16_or14_h_u_cla16_pg_logic4_y1 _b=h_u_cla16_or14_h_u_cla16_or13_y0 _y0=h_u_cla16_or14_y0
.names a_5 h_u_cla16_pg_logic5_a_5
1 1
.names b_5 h_u_cla16_pg_logic5_b_5
1 1
.subckt pg_logic a=h_u_cla16_pg_logic5_a_5 b=h_u_cla16_pg_logic5_b_5 out[0]=h_u_cla16_pg_logic5_y0 out[1]=h_u_cla16_pg_logic5_y1 out[2]=h_u_cla16_pg_logic5_y2
.names h_u_cla16_pg_logic5_y2 h_u_cla16_xor5_h_u_cla16_pg_logic5_y2
1 1
.names h_u_cla16_or14_y0 h_u_cla16_xor5_h_u_cla16_or14_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor5_h_u_cla16_pg_logic5_y2 _b=h_u_cla16_xor5_h_u_cla16_or14_y0 _y0=h_u_cla16_xor5_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and55_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and55_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and55_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and55_constant_wire_0 _y0=h_u_cla16_and55_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and56_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and56_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and56_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and56_constant_wire_0 _y0=h_u_cla16_and56_y0
.names h_u_cla16_and56_y0 h_u_cla16_and57_h_u_cla16_and56_y0
1 1
.names h_u_cla16_and55_y0 h_u_cla16_and57_h_u_cla16_and55_y0
1 1
.subckt and_gate _a=h_u_cla16_and57_h_u_cla16_and56_y0 _b=h_u_cla16_and57_h_u_cla16_and55_y0 _y0=h_u_cla16_and57_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and58_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and58_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and58_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and58_constant_wire_0 _y0=h_u_cla16_and58_y0
.names h_u_cla16_and58_y0 h_u_cla16_and59_h_u_cla16_and58_y0
1 1
.names h_u_cla16_and57_y0 h_u_cla16_and59_h_u_cla16_and57_y0
1 1
.subckt and_gate _a=h_u_cla16_and59_h_u_cla16_and58_y0 _b=h_u_cla16_and59_h_u_cla16_and57_y0 _y0=h_u_cla16_and59_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and60_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and60_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and60_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and60_constant_wire_0 _y0=h_u_cla16_and60_y0
.names h_u_cla16_and60_y0 h_u_cla16_and61_h_u_cla16_and60_y0
1 1
.names h_u_cla16_and59_y0 h_u_cla16_and61_h_u_cla16_and59_y0
1 1
.subckt and_gate _a=h_u_cla16_and61_h_u_cla16_and60_y0 _b=h_u_cla16_and61_h_u_cla16_and59_y0 _y0=h_u_cla16_and61_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and62_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and62_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and62_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and62_constant_wire_0 _y0=h_u_cla16_and62_y0
.names h_u_cla16_and62_y0 h_u_cla16_and63_h_u_cla16_and62_y0
1 1
.names h_u_cla16_and61_y0 h_u_cla16_and63_h_u_cla16_and61_y0
1 1
.subckt and_gate _a=h_u_cla16_and63_h_u_cla16_and62_y0 _b=h_u_cla16_and63_h_u_cla16_and61_y0 _y0=h_u_cla16_and63_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and64_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and64_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and64_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and64_constant_wire_0 _y0=h_u_cla16_and64_y0
.names h_u_cla16_and64_y0 h_u_cla16_and65_h_u_cla16_and64_y0
1 1
.names h_u_cla16_and63_y0 h_u_cla16_and65_h_u_cla16_and63_y0
1 1
.subckt and_gate _a=h_u_cla16_and65_h_u_cla16_and64_y0 _b=h_u_cla16_and65_h_u_cla16_and63_y0 _y0=h_u_cla16_and65_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and66_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and66_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and66_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and66_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and66_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and67_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and67_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and67_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and67_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and67_y0
.names h_u_cla16_and67_y0 h_u_cla16_and68_h_u_cla16_and67_y0
1 1
.names h_u_cla16_and66_y0 h_u_cla16_and68_h_u_cla16_and66_y0
1 1
.subckt and_gate _a=h_u_cla16_and68_h_u_cla16_and67_y0 _b=h_u_cla16_and68_h_u_cla16_and66_y0 _y0=h_u_cla16_and68_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and69_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and69_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and69_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and69_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and69_y0
.names h_u_cla16_and69_y0 h_u_cla16_and70_h_u_cla16_and69_y0
1 1
.names h_u_cla16_and68_y0 h_u_cla16_and70_h_u_cla16_and68_y0
1 1
.subckt and_gate _a=h_u_cla16_and70_h_u_cla16_and69_y0 _b=h_u_cla16_and70_h_u_cla16_and68_y0 _y0=h_u_cla16_and70_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and71_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and71_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and71_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and71_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and71_y0
.names h_u_cla16_and71_y0 h_u_cla16_and72_h_u_cla16_and71_y0
1 1
.names h_u_cla16_and70_y0 h_u_cla16_and72_h_u_cla16_and70_y0
1 1
.subckt and_gate _a=h_u_cla16_and72_h_u_cla16_and71_y0 _b=h_u_cla16_and72_h_u_cla16_and70_y0 _y0=h_u_cla16_and72_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and73_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and73_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and73_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and73_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and73_y0
.names h_u_cla16_and73_y0 h_u_cla16_and74_h_u_cla16_and73_y0
1 1
.names h_u_cla16_and72_y0 h_u_cla16_and74_h_u_cla16_and72_y0
1 1
.subckt and_gate _a=h_u_cla16_and74_h_u_cla16_and73_y0 _b=h_u_cla16_and74_h_u_cla16_and72_y0 _y0=h_u_cla16_and74_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and75_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and75_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and75_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and75_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and75_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and76_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and76_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and76_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and76_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and76_y0
.names h_u_cla16_and76_y0 h_u_cla16_and77_h_u_cla16_and76_y0
1 1
.names h_u_cla16_and75_y0 h_u_cla16_and77_h_u_cla16_and75_y0
1 1
.subckt and_gate _a=h_u_cla16_and77_h_u_cla16_and76_y0 _b=h_u_cla16_and77_h_u_cla16_and75_y0 _y0=h_u_cla16_and77_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and78_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and78_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and78_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and78_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and78_y0
.names h_u_cla16_and78_y0 h_u_cla16_and79_h_u_cla16_and78_y0
1 1
.names h_u_cla16_and77_y0 h_u_cla16_and79_h_u_cla16_and77_y0
1 1
.subckt and_gate _a=h_u_cla16_and79_h_u_cla16_and78_y0 _b=h_u_cla16_and79_h_u_cla16_and77_y0 _y0=h_u_cla16_and79_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and80_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and80_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and80_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and80_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and80_y0
.names h_u_cla16_and80_y0 h_u_cla16_and81_h_u_cla16_and80_y0
1 1
.names h_u_cla16_and79_y0 h_u_cla16_and81_h_u_cla16_and79_y0
1 1
.subckt and_gate _a=h_u_cla16_and81_h_u_cla16_and80_y0 _b=h_u_cla16_and81_h_u_cla16_and79_y0 _y0=h_u_cla16_and81_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and82_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and82_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and82_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and82_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and82_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and83_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and83_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and83_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and83_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and83_y0
.names h_u_cla16_and83_y0 h_u_cla16_and84_h_u_cla16_and83_y0
1 1
.names h_u_cla16_and82_y0 h_u_cla16_and84_h_u_cla16_and82_y0
1 1
.subckt and_gate _a=h_u_cla16_and84_h_u_cla16_and83_y0 _b=h_u_cla16_and84_h_u_cla16_and82_y0 _y0=h_u_cla16_and84_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and85_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and85_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and85_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and85_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and85_y0
.names h_u_cla16_and85_y0 h_u_cla16_and86_h_u_cla16_and85_y0
1 1
.names h_u_cla16_and84_y0 h_u_cla16_and86_h_u_cla16_and84_y0
1 1
.subckt and_gate _a=h_u_cla16_and86_h_u_cla16_and85_y0 _b=h_u_cla16_and86_h_u_cla16_and84_y0 _y0=h_u_cla16_and86_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and87_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and87_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and87_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and87_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and87_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and88_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and88_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and88_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and88_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and88_y0
.names h_u_cla16_and88_y0 h_u_cla16_and89_h_u_cla16_and88_y0
1 1
.names h_u_cla16_and87_y0 h_u_cla16_and89_h_u_cla16_and87_y0
1 1
.subckt and_gate _a=h_u_cla16_and89_h_u_cla16_and88_y0 _b=h_u_cla16_and89_h_u_cla16_and87_y0 _y0=h_u_cla16_and89_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and90_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and90_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and90_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and90_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and90_y0
.names h_u_cla16_and90_y0 h_u_cla16_or15_h_u_cla16_and90_y0
1 1
.names h_u_cla16_and65_y0 h_u_cla16_or15_h_u_cla16_and65_y0
1 1
.subckt or_gate _a=h_u_cla16_or15_h_u_cla16_and90_y0 _b=h_u_cla16_or15_h_u_cla16_and65_y0 _y0=h_u_cla16_or15_y0
.names h_u_cla16_or15_y0 h_u_cla16_or16_h_u_cla16_or15_y0
1 1
.names h_u_cla16_and74_y0 h_u_cla16_or16_h_u_cla16_and74_y0
1 1
.subckt or_gate _a=h_u_cla16_or16_h_u_cla16_or15_y0 _b=h_u_cla16_or16_h_u_cla16_and74_y0 _y0=h_u_cla16_or16_y0
.names h_u_cla16_or16_y0 h_u_cla16_or17_h_u_cla16_or16_y0
1 1
.names h_u_cla16_and81_y0 h_u_cla16_or17_h_u_cla16_and81_y0
1 1
.subckt or_gate _a=h_u_cla16_or17_h_u_cla16_or16_y0 _b=h_u_cla16_or17_h_u_cla16_and81_y0 _y0=h_u_cla16_or17_y0
.names h_u_cla16_or17_y0 h_u_cla16_or18_h_u_cla16_or17_y0
1 1
.names h_u_cla16_and86_y0 h_u_cla16_or18_h_u_cla16_and86_y0
1 1
.subckt or_gate _a=h_u_cla16_or18_h_u_cla16_or17_y0 _b=h_u_cla16_or18_h_u_cla16_and86_y0 _y0=h_u_cla16_or18_y0
.names h_u_cla16_or18_y0 h_u_cla16_or19_h_u_cla16_or18_y0
1 1
.names h_u_cla16_and89_y0 h_u_cla16_or19_h_u_cla16_and89_y0
1 1
.subckt or_gate _a=h_u_cla16_or19_h_u_cla16_or18_y0 _b=h_u_cla16_or19_h_u_cla16_and89_y0 _y0=h_u_cla16_or19_y0
.names h_u_cla16_pg_logic5_y1 h_u_cla16_or20_h_u_cla16_pg_logic5_y1
1 1
.names h_u_cla16_or19_y0 h_u_cla16_or20_h_u_cla16_or19_y0
1 1
.subckt or_gate _a=h_u_cla16_or20_h_u_cla16_pg_logic5_y1 _b=h_u_cla16_or20_h_u_cla16_or19_y0 _y0=h_u_cla16_or20_y0
.names a_6 h_u_cla16_pg_logic6_a_6
1 1
.names b_6 h_u_cla16_pg_logic6_b_6
1 1
.subckt pg_logic a=h_u_cla16_pg_logic6_a_6 b=h_u_cla16_pg_logic6_b_6 out[0]=h_u_cla16_pg_logic6_y0 out[1]=h_u_cla16_pg_logic6_y1 out[2]=h_u_cla16_pg_logic6_y2
.names h_u_cla16_pg_logic6_y2 h_u_cla16_xor6_h_u_cla16_pg_logic6_y2
1 1
.names h_u_cla16_or20_y0 h_u_cla16_xor6_h_u_cla16_or20_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor6_h_u_cla16_pg_logic6_y2 _b=h_u_cla16_xor6_h_u_cla16_or20_y0 _y0=h_u_cla16_xor6_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and91_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and91_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and91_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and91_constant_wire_0 _y0=h_u_cla16_and91_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and92_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and92_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and92_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and92_constant_wire_0 _y0=h_u_cla16_and92_y0
.names h_u_cla16_and92_y0 h_u_cla16_and93_h_u_cla16_and92_y0
1 1
.names h_u_cla16_and91_y0 h_u_cla16_and93_h_u_cla16_and91_y0
1 1
.subckt and_gate _a=h_u_cla16_and93_h_u_cla16_and92_y0 _b=h_u_cla16_and93_h_u_cla16_and91_y0 _y0=h_u_cla16_and93_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and94_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and94_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and94_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and94_constant_wire_0 _y0=h_u_cla16_and94_y0
.names h_u_cla16_and94_y0 h_u_cla16_and95_h_u_cla16_and94_y0
1 1
.names h_u_cla16_and93_y0 h_u_cla16_and95_h_u_cla16_and93_y0
1 1
.subckt and_gate _a=h_u_cla16_and95_h_u_cla16_and94_y0 _b=h_u_cla16_and95_h_u_cla16_and93_y0 _y0=h_u_cla16_and95_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and96_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and96_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and96_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and96_constant_wire_0 _y0=h_u_cla16_and96_y0
.names h_u_cla16_and96_y0 h_u_cla16_and97_h_u_cla16_and96_y0
1 1
.names h_u_cla16_and95_y0 h_u_cla16_and97_h_u_cla16_and95_y0
1 1
.subckt and_gate _a=h_u_cla16_and97_h_u_cla16_and96_y0 _b=h_u_cla16_and97_h_u_cla16_and95_y0 _y0=h_u_cla16_and97_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and98_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and98_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and98_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and98_constant_wire_0 _y0=h_u_cla16_and98_y0
.names h_u_cla16_and98_y0 h_u_cla16_and99_h_u_cla16_and98_y0
1 1
.names h_u_cla16_and97_y0 h_u_cla16_and99_h_u_cla16_and97_y0
1 1
.subckt and_gate _a=h_u_cla16_and99_h_u_cla16_and98_y0 _b=h_u_cla16_and99_h_u_cla16_and97_y0 _y0=h_u_cla16_and99_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and100_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and100_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and100_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and100_constant_wire_0 _y0=h_u_cla16_and100_y0
.names h_u_cla16_and100_y0 h_u_cla16_and101_h_u_cla16_and100_y0
1 1
.names h_u_cla16_and99_y0 h_u_cla16_and101_h_u_cla16_and99_y0
1 1
.subckt and_gate _a=h_u_cla16_and101_h_u_cla16_and100_y0 _b=h_u_cla16_and101_h_u_cla16_and99_y0 _y0=h_u_cla16_and101_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and102_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and102_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and102_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and102_constant_wire_0 _y0=h_u_cla16_and102_y0
.names h_u_cla16_and102_y0 h_u_cla16_and103_h_u_cla16_and102_y0
1 1
.names h_u_cla16_and101_y0 h_u_cla16_and103_h_u_cla16_and101_y0
1 1
.subckt and_gate _a=h_u_cla16_and103_h_u_cla16_and102_y0 _b=h_u_cla16_and103_h_u_cla16_and101_y0 _y0=h_u_cla16_and103_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and104_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and104_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and104_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and104_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and104_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and105_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and105_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and105_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and105_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and105_y0
.names h_u_cla16_and105_y0 h_u_cla16_and106_h_u_cla16_and105_y0
1 1
.names h_u_cla16_and104_y0 h_u_cla16_and106_h_u_cla16_and104_y0
1 1
.subckt and_gate _a=h_u_cla16_and106_h_u_cla16_and105_y0 _b=h_u_cla16_and106_h_u_cla16_and104_y0 _y0=h_u_cla16_and106_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and107_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and107_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and107_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and107_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and107_y0
.names h_u_cla16_and107_y0 h_u_cla16_and108_h_u_cla16_and107_y0
1 1
.names h_u_cla16_and106_y0 h_u_cla16_and108_h_u_cla16_and106_y0
1 1
.subckt and_gate _a=h_u_cla16_and108_h_u_cla16_and107_y0 _b=h_u_cla16_and108_h_u_cla16_and106_y0 _y0=h_u_cla16_and108_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and109_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and109_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and109_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and109_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and109_y0
.names h_u_cla16_and109_y0 h_u_cla16_and110_h_u_cla16_and109_y0
1 1
.names h_u_cla16_and108_y0 h_u_cla16_and110_h_u_cla16_and108_y0
1 1
.subckt and_gate _a=h_u_cla16_and110_h_u_cla16_and109_y0 _b=h_u_cla16_and110_h_u_cla16_and108_y0 _y0=h_u_cla16_and110_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and111_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and111_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and111_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and111_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and111_y0
.names h_u_cla16_and111_y0 h_u_cla16_and112_h_u_cla16_and111_y0
1 1
.names h_u_cla16_and110_y0 h_u_cla16_and112_h_u_cla16_and110_y0
1 1
.subckt and_gate _a=h_u_cla16_and112_h_u_cla16_and111_y0 _b=h_u_cla16_and112_h_u_cla16_and110_y0 _y0=h_u_cla16_and112_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and113_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and113_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and113_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and113_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and113_y0
.names h_u_cla16_and113_y0 h_u_cla16_and114_h_u_cla16_and113_y0
1 1
.names h_u_cla16_and112_y0 h_u_cla16_and114_h_u_cla16_and112_y0
1 1
.subckt and_gate _a=h_u_cla16_and114_h_u_cla16_and113_y0 _b=h_u_cla16_and114_h_u_cla16_and112_y0 _y0=h_u_cla16_and114_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and115_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and115_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and115_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and115_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and115_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and116_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and116_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and116_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and116_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and116_y0
.names h_u_cla16_and116_y0 h_u_cla16_and117_h_u_cla16_and116_y0
1 1
.names h_u_cla16_and115_y0 h_u_cla16_and117_h_u_cla16_and115_y0
1 1
.subckt and_gate _a=h_u_cla16_and117_h_u_cla16_and116_y0 _b=h_u_cla16_and117_h_u_cla16_and115_y0 _y0=h_u_cla16_and117_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and118_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and118_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and118_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and118_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and118_y0
.names h_u_cla16_and118_y0 h_u_cla16_and119_h_u_cla16_and118_y0
1 1
.names h_u_cla16_and117_y0 h_u_cla16_and119_h_u_cla16_and117_y0
1 1
.subckt and_gate _a=h_u_cla16_and119_h_u_cla16_and118_y0 _b=h_u_cla16_and119_h_u_cla16_and117_y0 _y0=h_u_cla16_and119_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and120_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and120_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and120_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and120_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and120_y0
.names h_u_cla16_and120_y0 h_u_cla16_and121_h_u_cla16_and120_y0
1 1
.names h_u_cla16_and119_y0 h_u_cla16_and121_h_u_cla16_and119_y0
1 1
.subckt and_gate _a=h_u_cla16_and121_h_u_cla16_and120_y0 _b=h_u_cla16_and121_h_u_cla16_and119_y0 _y0=h_u_cla16_and121_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and122_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and122_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and122_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and122_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and122_y0
.names h_u_cla16_and122_y0 h_u_cla16_and123_h_u_cla16_and122_y0
1 1
.names h_u_cla16_and121_y0 h_u_cla16_and123_h_u_cla16_and121_y0
1 1
.subckt and_gate _a=h_u_cla16_and123_h_u_cla16_and122_y0 _b=h_u_cla16_and123_h_u_cla16_and121_y0 _y0=h_u_cla16_and123_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and124_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and124_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and124_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and124_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and124_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and125_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and125_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and125_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and125_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and125_y0
.names h_u_cla16_and125_y0 h_u_cla16_and126_h_u_cla16_and125_y0
1 1
.names h_u_cla16_and124_y0 h_u_cla16_and126_h_u_cla16_and124_y0
1 1
.subckt and_gate _a=h_u_cla16_and126_h_u_cla16_and125_y0 _b=h_u_cla16_and126_h_u_cla16_and124_y0 _y0=h_u_cla16_and126_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and127_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and127_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and127_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and127_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and127_y0
.names h_u_cla16_and127_y0 h_u_cla16_and128_h_u_cla16_and127_y0
1 1
.names h_u_cla16_and126_y0 h_u_cla16_and128_h_u_cla16_and126_y0
1 1
.subckt and_gate _a=h_u_cla16_and128_h_u_cla16_and127_y0 _b=h_u_cla16_and128_h_u_cla16_and126_y0 _y0=h_u_cla16_and128_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and129_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and129_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and129_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and129_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and129_y0
.names h_u_cla16_and129_y0 h_u_cla16_and130_h_u_cla16_and129_y0
1 1
.names h_u_cla16_and128_y0 h_u_cla16_and130_h_u_cla16_and128_y0
1 1
.subckt and_gate _a=h_u_cla16_and130_h_u_cla16_and129_y0 _b=h_u_cla16_and130_h_u_cla16_and128_y0 _y0=h_u_cla16_and130_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and131_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and131_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and131_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and131_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and131_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and132_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and132_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and132_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and132_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and132_y0
.names h_u_cla16_and132_y0 h_u_cla16_and133_h_u_cla16_and132_y0
1 1
.names h_u_cla16_and131_y0 h_u_cla16_and133_h_u_cla16_and131_y0
1 1
.subckt and_gate _a=h_u_cla16_and133_h_u_cla16_and132_y0 _b=h_u_cla16_and133_h_u_cla16_and131_y0 _y0=h_u_cla16_and133_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and134_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and134_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and134_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and134_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and134_y0
.names h_u_cla16_and134_y0 h_u_cla16_and135_h_u_cla16_and134_y0
1 1
.names h_u_cla16_and133_y0 h_u_cla16_and135_h_u_cla16_and133_y0
1 1
.subckt and_gate _a=h_u_cla16_and135_h_u_cla16_and134_y0 _b=h_u_cla16_and135_h_u_cla16_and133_y0 _y0=h_u_cla16_and135_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and136_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and136_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and136_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and136_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and136_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and137_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and137_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and137_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and137_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and137_y0
.names h_u_cla16_and137_y0 h_u_cla16_and138_h_u_cla16_and137_y0
1 1
.names h_u_cla16_and136_y0 h_u_cla16_and138_h_u_cla16_and136_y0
1 1
.subckt and_gate _a=h_u_cla16_and138_h_u_cla16_and137_y0 _b=h_u_cla16_and138_h_u_cla16_and136_y0 _y0=h_u_cla16_and138_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and139_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and139_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and139_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and139_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and139_y0
.names h_u_cla16_and139_y0 h_u_cla16_or21_h_u_cla16_and139_y0
1 1
.names h_u_cla16_and103_y0 h_u_cla16_or21_h_u_cla16_and103_y0
1 1
.subckt or_gate _a=h_u_cla16_or21_h_u_cla16_and139_y0 _b=h_u_cla16_or21_h_u_cla16_and103_y0 _y0=h_u_cla16_or21_y0
.names h_u_cla16_or21_y0 h_u_cla16_or22_h_u_cla16_or21_y0
1 1
.names h_u_cla16_and114_y0 h_u_cla16_or22_h_u_cla16_and114_y0
1 1
.subckt or_gate _a=h_u_cla16_or22_h_u_cla16_or21_y0 _b=h_u_cla16_or22_h_u_cla16_and114_y0 _y0=h_u_cla16_or22_y0
.names h_u_cla16_or22_y0 h_u_cla16_or23_h_u_cla16_or22_y0
1 1
.names h_u_cla16_and123_y0 h_u_cla16_or23_h_u_cla16_and123_y0
1 1
.subckt or_gate _a=h_u_cla16_or23_h_u_cla16_or22_y0 _b=h_u_cla16_or23_h_u_cla16_and123_y0 _y0=h_u_cla16_or23_y0
.names h_u_cla16_or23_y0 h_u_cla16_or24_h_u_cla16_or23_y0
1 1
.names h_u_cla16_and130_y0 h_u_cla16_or24_h_u_cla16_and130_y0
1 1
.subckt or_gate _a=h_u_cla16_or24_h_u_cla16_or23_y0 _b=h_u_cla16_or24_h_u_cla16_and130_y0 _y0=h_u_cla16_or24_y0
.names h_u_cla16_or24_y0 h_u_cla16_or25_h_u_cla16_or24_y0
1 1
.names h_u_cla16_and135_y0 h_u_cla16_or25_h_u_cla16_and135_y0
1 1
.subckt or_gate _a=h_u_cla16_or25_h_u_cla16_or24_y0 _b=h_u_cla16_or25_h_u_cla16_and135_y0 _y0=h_u_cla16_or25_y0
.names h_u_cla16_or25_y0 h_u_cla16_or26_h_u_cla16_or25_y0
1 1
.names h_u_cla16_and138_y0 h_u_cla16_or26_h_u_cla16_and138_y0
1 1
.subckt or_gate _a=h_u_cla16_or26_h_u_cla16_or25_y0 _b=h_u_cla16_or26_h_u_cla16_and138_y0 _y0=h_u_cla16_or26_y0
.names h_u_cla16_pg_logic6_y1 h_u_cla16_or27_h_u_cla16_pg_logic6_y1
1 1
.names h_u_cla16_or26_y0 h_u_cla16_or27_h_u_cla16_or26_y0
1 1
.subckt or_gate _a=h_u_cla16_or27_h_u_cla16_pg_logic6_y1 _b=h_u_cla16_or27_h_u_cla16_or26_y0 _y0=h_u_cla16_or27_y0
.names a_7 h_u_cla16_pg_logic7_a_7
1 1
.names b_7 h_u_cla16_pg_logic7_b_7
1 1
.subckt pg_logic a=h_u_cla16_pg_logic7_a_7 b=h_u_cla16_pg_logic7_b_7 out[0]=h_u_cla16_pg_logic7_y0 out[1]=h_u_cla16_pg_logic7_y1 out[2]=h_u_cla16_pg_logic7_y2
.names h_u_cla16_pg_logic7_y2 h_u_cla16_xor7_h_u_cla16_pg_logic7_y2
1 1
.names h_u_cla16_or27_y0 h_u_cla16_xor7_h_u_cla16_or27_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor7_h_u_cla16_pg_logic7_y2 _b=h_u_cla16_xor7_h_u_cla16_or27_y0 _y0=h_u_cla16_xor7_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and140_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and140_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and140_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and140_constant_wire_0 _y0=h_u_cla16_and140_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and141_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and141_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and141_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and141_constant_wire_0 _y0=h_u_cla16_and141_y0
.names h_u_cla16_and141_y0 h_u_cla16_and142_h_u_cla16_and141_y0
1 1
.names h_u_cla16_and140_y0 h_u_cla16_and142_h_u_cla16_and140_y0
1 1
.subckt and_gate _a=h_u_cla16_and142_h_u_cla16_and141_y0 _b=h_u_cla16_and142_h_u_cla16_and140_y0 _y0=h_u_cla16_and142_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and143_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and143_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and143_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and143_constant_wire_0 _y0=h_u_cla16_and143_y0
.names h_u_cla16_and143_y0 h_u_cla16_and144_h_u_cla16_and143_y0
1 1
.names h_u_cla16_and142_y0 h_u_cla16_and144_h_u_cla16_and142_y0
1 1
.subckt and_gate _a=h_u_cla16_and144_h_u_cla16_and143_y0 _b=h_u_cla16_and144_h_u_cla16_and142_y0 _y0=h_u_cla16_and144_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and145_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and145_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and145_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and145_constant_wire_0 _y0=h_u_cla16_and145_y0
.names h_u_cla16_and145_y0 h_u_cla16_and146_h_u_cla16_and145_y0
1 1
.names h_u_cla16_and144_y0 h_u_cla16_and146_h_u_cla16_and144_y0
1 1
.subckt and_gate _a=h_u_cla16_and146_h_u_cla16_and145_y0 _b=h_u_cla16_and146_h_u_cla16_and144_y0 _y0=h_u_cla16_and146_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and147_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and147_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and147_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and147_constant_wire_0 _y0=h_u_cla16_and147_y0
.names h_u_cla16_and147_y0 h_u_cla16_and148_h_u_cla16_and147_y0
1 1
.names h_u_cla16_and146_y0 h_u_cla16_and148_h_u_cla16_and146_y0
1 1
.subckt and_gate _a=h_u_cla16_and148_h_u_cla16_and147_y0 _b=h_u_cla16_and148_h_u_cla16_and146_y0 _y0=h_u_cla16_and148_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and149_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and149_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and149_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and149_constant_wire_0 _y0=h_u_cla16_and149_y0
.names h_u_cla16_and149_y0 h_u_cla16_and150_h_u_cla16_and149_y0
1 1
.names h_u_cla16_and148_y0 h_u_cla16_and150_h_u_cla16_and148_y0
1 1
.subckt and_gate _a=h_u_cla16_and150_h_u_cla16_and149_y0 _b=h_u_cla16_and150_h_u_cla16_and148_y0 _y0=h_u_cla16_and150_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and151_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and151_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and151_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and151_constant_wire_0 _y0=h_u_cla16_and151_y0
.names h_u_cla16_and151_y0 h_u_cla16_and152_h_u_cla16_and151_y0
1 1
.names h_u_cla16_and150_y0 h_u_cla16_and152_h_u_cla16_and150_y0
1 1
.subckt and_gate _a=h_u_cla16_and152_h_u_cla16_and151_y0 _b=h_u_cla16_and152_h_u_cla16_and150_y0 _y0=h_u_cla16_and152_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and153_h_u_cla16_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla16_and153_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and153_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and153_constant_wire_0 _y0=h_u_cla16_and153_y0
.names h_u_cla16_and153_y0 h_u_cla16_and154_h_u_cla16_and153_y0
1 1
.names h_u_cla16_and152_y0 h_u_cla16_and154_h_u_cla16_and152_y0
1 1
.subckt and_gate _a=h_u_cla16_and154_h_u_cla16_and153_y0 _b=h_u_cla16_and154_h_u_cla16_and152_y0 _y0=h_u_cla16_and154_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and155_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and155_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and155_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and155_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and155_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and156_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and156_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and156_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and156_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and156_y0
.names h_u_cla16_and156_y0 h_u_cla16_and157_h_u_cla16_and156_y0
1 1
.names h_u_cla16_and155_y0 h_u_cla16_and157_h_u_cla16_and155_y0
1 1
.subckt and_gate _a=h_u_cla16_and157_h_u_cla16_and156_y0 _b=h_u_cla16_and157_h_u_cla16_and155_y0 _y0=h_u_cla16_and157_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and158_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and158_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and158_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and158_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and158_y0
.names h_u_cla16_and158_y0 h_u_cla16_and159_h_u_cla16_and158_y0
1 1
.names h_u_cla16_and157_y0 h_u_cla16_and159_h_u_cla16_and157_y0
1 1
.subckt and_gate _a=h_u_cla16_and159_h_u_cla16_and158_y0 _b=h_u_cla16_and159_h_u_cla16_and157_y0 _y0=h_u_cla16_and159_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and160_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and160_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and160_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and160_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and160_y0
.names h_u_cla16_and160_y0 h_u_cla16_and161_h_u_cla16_and160_y0
1 1
.names h_u_cla16_and159_y0 h_u_cla16_and161_h_u_cla16_and159_y0
1 1
.subckt and_gate _a=h_u_cla16_and161_h_u_cla16_and160_y0 _b=h_u_cla16_and161_h_u_cla16_and159_y0 _y0=h_u_cla16_and161_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and162_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and162_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and162_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and162_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and162_y0
.names h_u_cla16_and162_y0 h_u_cla16_and163_h_u_cla16_and162_y0
1 1
.names h_u_cla16_and161_y0 h_u_cla16_and163_h_u_cla16_and161_y0
1 1
.subckt and_gate _a=h_u_cla16_and163_h_u_cla16_and162_y0 _b=h_u_cla16_and163_h_u_cla16_and161_y0 _y0=h_u_cla16_and163_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and164_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and164_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and164_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and164_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and164_y0
.names h_u_cla16_and164_y0 h_u_cla16_and165_h_u_cla16_and164_y0
1 1
.names h_u_cla16_and163_y0 h_u_cla16_and165_h_u_cla16_and163_y0
1 1
.subckt and_gate _a=h_u_cla16_and165_h_u_cla16_and164_y0 _b=h_u_cla16_and165_h_u_cla16_and163_y0 _y0=h_u_cla16_and165_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and166_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and166_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and166_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and166_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and166_y0
.names h_u_cla16_and166_y0 h_u_cla16_and167_h_u_cla16_and166_y0
1 1
.names h_u_cla16_and165_y0 h_u_cla16_and167_h_u_cla16_and165_y0
1 1
.subckt and_gate _a=h_u_cla16_and167_h_u_cla16_and166_y0 _b=h_u_cla16_and167_h_u_cla16_and165_y0 _y0=h_u_cla16_and167_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and168_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and168_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and168_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and168_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and168_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and169_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and169_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and169_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and169_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and169_y0
.names h_u_cla16_and169_y0 h_u_cla16_and170_h_u_cla16_and169_y0
1 1
.names h_u_cla16_and168_y0 h_u_cla16_and170_h_u_cla16_and168_y0
1 1
.subckt and_gate _a=h_u_cla16_and170_h_u_cla16_and169_y0 _b=h_u_cla16_and170_h_u_cla16_and168_y0 _y0=h_u_cla16_and170_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and171_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and171_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and171_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and171_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and171_y0
.names h_u_cla16_and171_y0 h_u_cla16_and172_h_u_cla16_and171_y0
1 1
.names h_u_cla16_and170_y0 h_u_cla16_and172_h_u_cla16_and170_y0
1 1
.subckt and_gate _a=h_u_cla16_and172_h_u_cla16_and171_y0 _b=h_u_cla16_and172_h_u_cla16_and170_y0 _y0=h_u_cla16_and172_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and173_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and173_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and173_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and173_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and173_y0
.names h_u_cla16_and173_y0 h_u_cla16_and174_h_u_cla16_and173_y0
1 1
.names h_u_cla16_and172_y0 h_u_cla16_and174_h_u_cla16_and172_y0
1 1
.subckt and_gate _a=h_u_cla16_and174_h_u_cla16_and173_y0 _b=h_u_cla16_and174_h_u_cla16_and172_y0 _y0=h_u_cla16_and174_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and175_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and175_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and175_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and175_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and175_y0
.names h_u_cla16_and175_y0 h_u_cla16_and176_h_u_cla16_and175_y0
1 1
.names h_u_cla16_and174_y0 h_u_cla16_and176_h_u_cla16_and174_y0
1 1
.subckt and_gate _a=h_u_cla16_and176_h_u_cla16_and175_y0 _b=h_u_cla16_and176_h_u_cla16_and174_y0 _y0=h_u_cla16_and176_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and177_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and177_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and177_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and177_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and177_y0
.names h_u_cla16_and177_y0 h_u_cla16_and178_h_u_cla16_and177_y0
1 1
.names h_u_cla16_and176_y0 h_u_cla16_and178_h_u_cla16_and176_y0
1 1
.subckt and_gate _a=h_u_cla16_and178_h_u_cla16_and177_y0 _b=h_u_cla16_and178_h_u_cla16_and176_y0 _y0=h_u_cla16_and178_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and179_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and179_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and179_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and179_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and179_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and180_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and180_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and180_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and180_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and180_y0
.names h_u_cla16_and180_y0 h_u_cla16_and181_h_u_cla16_and180_y0
1 1
.names h_u_cla16_and179_y0 h_u_cla16_and181_h_u_cla16_and179_y0
1 1
.subckt and_gate _a=h_u_cla16_and181_h_u_cla16_and180_y0 _b=h_u_cla16_and181_h_u_cla16_and179_y0 _y0=h_u_cla16_and181_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and182_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and182_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and182_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and182_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and182_y0
.names h_u_cla16_and182_y0 h_u_cla16_and183_h_u_cla16_and182_y0
1 1
.names h_u_cla16_and181_y0 h_u_cla16_and183_h_u_cla16_and181_y0
1 1
.subckt and_gate _a=h_u_cla16_and183_h_u_cla16_and182_y0 _b=h_u_cla16_and183_h_u_cla16_and181_y0 _y0=h_u_cla16_and183_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and184_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and184_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and184_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and184_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and184_y0
.names h_u_cla16_and184_y0 h_u_cla16_and185_h_u_cla16_and184_y0
1 1
.names h_u_cla16_and183_y0 h_u_cla16_and185_h_u_cla16_and183_y0
1 1
.subckt and_gate _a=h_u_cla16_and185_h_u_cla16_and184_y0 _b=h_u_cla16_and185_h_u_cla16_and183_y0 _y0=h_u_cla16_and185_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and186_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and186_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and186_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and186_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and186_y0
.names h_u_cla16_and186_y0 h_u_cla16_and187_h_u_cla16_and186_y0
1 1
.names h_u_cla16_and185_y0 h_u_cla16_and187_h_u_cla16_and185_y0
1 1
.subckt and_gate _a=h_u_cla16_and187_h_u_cla16_and186_y0 _b=h_u_cla16_and187_h_u_cla16_and185_y0 _y0=h_u_cla16_and187_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and188_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and188_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and188_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and188_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and188_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and189_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and189_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and189_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and189_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and189_y0
.names h_u_cla16_and189_y0 h_u_cla16_and190_h_u_cla16_and189_y0
1 1
.names h_u_cla16_and188_y0 h_u_cla16_and190_h_u_cla16_and188_y0
1 1
.subckt and_gate _a=h_u_cla16_and190_h_u_cla16_and189_y0 _b=h_u_cla16_and190_h_u_cla16_and188_y0 _y0=h_u_cla16_and190_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and191_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and191_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and191_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and191_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and191_y0
.names h_u_cla16_and191_y0 h_u_cla16_and192_h_u_cla16_and191_y0
1 1
.names h_u_cla16_and190_y0 h_u_cla16_and192_h_u_cla16_and190_y0
1 1
.subckt and_gate _a=h_u_cla16_and192_h_u_cla16_and191_y0 _b=h_u_cla16_and192_h_u_cla16_and190_y0 _y0=h_u_cla16_and192_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and193_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and193_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and193_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and193_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and193_y0
.names h_u_cla16_and193_y0 h_u_cla16_and194_h_u_cla16_and193_y0
1 1
.names h_u_cla16_and192_y0 h_u_cla16_and194_h_u_cla16_and192_y0
1 1
.subckt and_gate _a=h_u_cla16_and194_h_u_cla16_and193_y0 _b=h_u_cla16_and194_h_u_cla16_and192_y0 _y0=h_u_cla16_and194_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and195_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and195_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and195_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and195_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and195_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and196_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and196_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and196_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and196_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and196_y0
.names h_u_cla16_and196_y0 h_u_cla16_and197_h_u_cla16_and196_y0
1 1
.names h_u_cla16_and195_y0 h_u_cla16_and197_h_u_cla16_and195_y0
1 1
.subckt and_gate _a=h_u_cla16_and197_h_u_cla16_and196_y0 _b=h_u_cla16_and197_h_u_cla16_and195_y0 _y0=h_u_cla16_and197_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and198_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and198_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and198_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and198_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and198_y0
.names h_u_cla16_and198_y0 h_u_cla16_and199_h_u_cla16_and198_y0
1 1
.names h_u_cla16_and197_y0 h_u_cla16_and199_h_u_cla16_and197_y0
1 1
.subckt and_gate _a=h_u_cla16_and199_h_u_cla16_and198_y0 _b=h_u_cla16_and199_h_u_cla16_and197_y0 _y0=h_u_cla16_and199_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and200_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and200_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and200_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and200_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and200_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and201_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and201_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and201_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and201_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and201_y0
.names h_u_cla16_and201_y0 h_u_cla16_and202_h_u_cla16_and201_y0
1 1
.names h_u_cla16_and200_y0 h_u_cla16_and202_h_u_cla16_and200_y0
1 1
.subckt and_gate _a=h_u_cla16_and202_h_u_cla16_and201_y0 _b=h_u_cla16_and202_h_u_cla16_and200_y0 _y0=h_u_cla16_and202_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and203_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and203_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and203_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and203_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and203_y0
.names h_u_cla16_and203_y0 h_u_cla16_or28_h_u_cla16_and203_y0
1 1
.names h_u_cla16_and154_y0 h_u_cla16_or28_h_u_cla16_and154_y0
1 1
.subckt or_gate _a=h_u_cla16_or28_h_u_cla16_and203_y0 _b=h_u_cla16_or28_h_u_cla16_and154_y0 _y0=h_u_cla16_or28_y0
.names h_u_cla16_or28_y0 h_u_cla16_or29_h_u_cla16_or28_y0
1 1
.names h_u_cla16_and167_y0 h_u_cla16_or29_h_u_cla16_and167_y0
1 1
.subckt or_gate _a=h_u_cla16_or29_h_u_cla16_or28_y0 _b=h_u_cla16_or29_h_u_cla16_and167_y0 _y0=h_u_cla16_or29_y0
.names h_u_cla16_or29_y0 h_u_cla16_or30_h_u_cla16_or29_y0
1 1
.names h_u_cla16_and178_y0 h_u_cla16_or30_h_u_cla16_and178_y0
1 1
.subckt or_gate _a=h_u_cla16_or30_h_u_cla16_or29_y0 _b=h_u_cla16_or30_h_u_cla16_and178_y0 _y0=h_u_cla16_or30_y0
.names h_u_cla16_or30_y0 h_u_cla16_or31_h_u_cla16_or30_y0
1 1
.names h_u_cla16_and187_y0 h_u_cla16_or31_h_u_cla16_and187_y0
1 1
.subckt or_gate _a=h_u_cla16_or31_h_u_cla16_or30_y0 _b=h_u_cla16_or31_h_u_cla16_and187_y0 _y0=h_u_cla16_or31_y0
.names h_u_cla16_or31_y0 h_u_cla16_or32_h_u_cla16_or31_y0
1 1
.names h_u_cla16_and194_y0 h_u_cla16_or32_h_u_cla16_and194_y0
1 1
.subckt or_gate _a=h_u_cla16_or32_h_u_cla16_or31_y0 _b=h_u_cla16_or32_h_u_cla16_and194_y0 _y0=h_u_cla16_or32_y0
.names h_u_cla16_or32_y0 h_u_cla16_or33_h_u_cla16_or32_y0
1 1
.names h_u_cla16_and199_y0 h_u_cla16_or33_h_u_cla16_and199_y0
1 1
.subckt or_gate _a=h_u_cla16_or33_h_u_cla16_or32_y0 _b=h_u_cla16_or33_h_u_cla16_and199_y0 _y0=h_u_cla16_or33_y0
.names h_u_cla16_or33_y0 h_u_cla16_or34_h_u_cla16_or33_y0
1 1
.names h_u_cla16_and202_y0 h_u_cla16_or34_h_u_cla16_and202_y0
1 1
.subckt or_gate _a=h_u_cla16_or34_h_u_cla16_or33_y0 _b=h_u_cla16_or34_h_u_cla16_and202_y0 _y0=h_u_cla16_or34_y0
.names h_u_cla16_pg_logic7_y1 h_u_cla16_or35_h_u_cla16_pg_logic7_y1
1 1
.names h_u_cla16_or34_y0 h_u_cla16_or35_h_u_cla16_or34_y0
1 1
.subckt or_gate _a=h_u_cla16_or35_h_u_cla16_pg_logic7_y1 _b=h_u_cla16_or35_h_u_cla16_or34_y0 _y0=h_u_cla16_or35_y0
.names a_8 h_u_cla16_pg_logic8_a_8
1 1
.names b_8 h_u_cla16_pg_logic8_b_8
1 1
.subckt pg_logic a=h_u_cla16_pg_logic8_a_8 b=h_u_cla16_pg_logic8_b_8 out[0]=h_u_cla16_pg_logic8_y0 out[1]=h_u_cla16_pg_logic8_y1 out[2]=h_u_cla16_pg_logic8_y2
.names h_u_cla16_pg_logic8_y2 h_u_cla16_xor8_h_u_cla16_pg_logic8_y2
1 1
.names h_u_cla16_or35_y0 h_u_cla16_xor8_h_u_cla16_or35_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor8_h_u_cla16_pg_logic8_y2 _b=h_u_cla16_xor8_h_u_cla16_or35_y0 _y0=h_u_cla16_xor8_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and204_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and204_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and204_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and204_constant_wire_0 _y0=h_u_cla16_and204_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and205_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and205_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and205_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and205_constant_wire_0 _y0=h_u_cla16_and205_y0
.names h_u_cla16_and205_y0 h_u_cla16_and206_h_u_cla16_and205_y0
1 1
.names h_u_cla16_and204_y0 h_u_cla16_and206_h_u_cla16_and204_y0
1 1
.subckt and_gate _a=h_u_cla16_and206_h_u_cla16_and205_y0 _b=h_u_cla16_and206_h_u_cla16_and204_y0 _y0=h_u_cla16_and206_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and207_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and207_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and207_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and207_constant_wire_0 _y0=h_u_cla16_and207_y0
.names h_u_cla16_and207_y0 h_u_cla16_and208_h_u_cla16_and207_y0
1 1
.names h_u_cla16_and206_y0 h_u_cla16_and208_h_u_cla16_and206_y0
1 1
.subckt and_gate _a=h_u_cla16_and208_h_u_cla16_and207_y0 _b=h_u_cla16_and208_h_u_cla16_and206_y0 _y0=h_u_cla16_and208_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and209_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and209_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and209_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and209_constant_wire_0 _y0=h_u_cla16_and209_y0
.names h_u_cla16_and209_y0 h_u_cla16_and210_h_u_cla16_and209_y0
1 1
.names h_u_cla16_and208_y0 h_u_cla16_and210_h_u_cla16_and208_y0
1 1
.subckt and_gate _a=h_u_cla16_and210_h_u_cla16_and209_y0 _b=h_u_cla16_and210_h_u_cla16_and208_y0 _y0=h_u_cla16_and210_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and211_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and211_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and211_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and211_constant_wire_0 _y0=h_u_cla16_and211_y0
.names h_u_cla16_and211_y0 h_u_cla16_and212_h_u_cla16_and211_y0
1 1
.names h_u_cla16_and210_y0 h_u_cla16_and212_h_u_cla16_and210_y0
1 1
.subckt and_gate _a=h_u_cla16_and212_h_u_cla16_and211_y0 _b=h_u_cla16_and212_h_u_cla16_and210_y0 _y0=h_u_cla16_and212_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and213_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and213_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and213_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and213_constant_wire_0 _y0=h_u_cla16_and213_y0
.names h_u_cla16_and213_y0 h_u_cla16_and214_h_u_cla16_and213_y0
1 1
.names h_u_cla16_and212_y0 h_u_cla16_and214_h_u_cla16_and212_y0
1 1
.subckt and_gate _a=h_u_cla16_and214_h_u_cla16_and213_y0 _b=h_u_cla16_and214_h_u_cla16_and212_y0 _y0=h_u_cla16_and214_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and215_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and215_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and215_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and215_constant_wire_0 _y0=h_u_cla16_and215_y0
.names h_u_cla16_and215_y0 h_u_cla16_and216_h_u_cla16_and215_y0
1 1
.names h_u_cla16_and214_y0 h_u_cla16_and216_h_u_cla16_and214_y0
1 1
.subckt and_gate _a=h_u_cla16_and216_h_u_cla16_and215_y0 _b=h_u_cla16_and216_h_u_cla16_and214_y0 _y0=h_u_cla16_and216_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and217_h_u_cla16_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla16_and217_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and217_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and217_constant_wire_0 _y0=h_u_cla16_and217_y0
.names h_u_cla16_and217_y0 h_u_cla16_and218_h_u_cla16_and217_y0
1 1
.names h_u_cla16_and216_y0 h_u_cla16_and218_h_u_cla16_and216_y0
1 1
.subckt and_gate _a=h_u_cla16_and218_h_u_cla16_and217_y0 _b=h_u_cla16_and218_h_u_cla16_and216_y0 _y0=h_u_cla16_and218_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and219_h_u_cla16_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla16_and219_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and219_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and219_constant_wire_0 _y0=h_u_cla16_and219_y0
.names h_u_cla16_and219_y0 h_u_cla16_and220_h_u_cla16_and219_y0
1 1
.names h_u_cla16_and218_y0 h_u_cla16_and220_h_u_cla16_and218_y0
1 1
.subckt and_gate _a=h_u_cla16_and220_h_u_cla16_and219_y0 _b=h_u_cla16_and220_h_u_cla16_and218_y0 _y0=h_u_cla16_and220_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and221_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and221_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and221_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and221_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and221_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and222_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and222_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and222_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and222_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and222_y0
.names h_u_cla16_and222_y0 h_u_cla16_and223_h_u_cla16_and222_y0
1 1
.names h_u_cla16_and221_y0 h_u_cla16_and223_h_u_cla16_and221_y0
1 1
.subckt and_gate _a=h_u_cla16_and223_h_u_cla16_and222_y0 _b=h_u_cla16_and223_h_u_cla16_and221_y0 _y0=h_u_cla16_and223_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and224_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and224_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and224_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and224_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and224_y0
.names h_u_cla16_and224_y0 h_u_cla16_and225_h_u_cla16_and224_y0
1 1
.names h_u_cla16_and223_y0 h_u_cla16_and225_h_u_cla16_and223_y0
1 1
.subckt and_gate _a=h_u_cla16_and225_h_u_cla16_and224_y0 _b=h_u_cla16_and225_h_u_cla16_and223_y0 _y0=h_u_cla16_and225_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and226_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and226_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and226_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and226_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and226_y0
.names h_u_cla16_and226_y0 h_u_cla16_and227_h_u_cla16_and226_y0
1 1
.names h_u_cla16_and225_y0 h_u_cla16_and227_h_u_cla16_and225_y0
1 1
.subckt and_gate _a=h_u_cla16_and227_h_u_cla16_and226_y0 _b=h_u_cla16_and227_h_u_cla16_and225_y0 _y0=h_u_cla16_and227_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and228_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and228_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and228_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and228_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and228_y0
.names h_u_cla16_and228_y0 h_u_cla16_and229_h_u_cla16_and228_y0
1 1
.names h_u_cla16_and227_y0 h_u_cla16_and229_h_u_cla16_and227_y0
1 1
.subckt and_gate _a=h_u_cla16_and229_h_u_cla16_and228_y0 _b=h_u_cla16_and229_h_u_cla16_and227_y0 _y0=h_u_cla16_and229_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and230_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and230_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and230_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and230_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and230_y0
.names h_u_cla16_and230_y0 h_u_cla16_and231_h_u_cla16_and230_y0
1 1
.names h_u_cla16_and229_y0 h_u_cla16_and231_h_u_cla16_and229_y0
1 1
.subckt and_gate _a=h_u_cla16_and231_h_u_cla16_and230_y0 _b=h_u_cla16_and231_h_u_cla16_and229_y0 _y0=h_u_cla16_and231_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and232_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and232_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and232_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and232_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and232_y0
.names h_u_cla16_and232_y0 h_u_cla16_and233_h_u_cla16_and232_y0
1 1
.names h_u_cla16_and231_y0 h_u_cla16_and233_h_u_cla16_and231_y0
1 1
.subckt and_gate _a=h_u_cla16_and233_h_u_cla16_and232_y0 _b=h_u_cla16_and233_h_u_cla16_and231_y0 _y0=h_u_cla16_and233_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and234_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and234_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and234_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and234_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and234_y0
.names h_u_cla16_and234_y0 h_u_cla16_and235_h_u_cla16_and234_y0
1 1
.names h_u_cla16_and233_y0 h_u_cla16_and235_h_u_cla16_and233_y0
1 1
.subckt and_gate _a=h_u_cla16_and235_h_u_cla16_and234_y0 _b=h_u_cla16_and235_h_u_cla16_and233_y0 _y0=h_u_cla16_and235_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and236_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and236_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and236_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and236_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and236_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and237_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and237_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and237_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and237_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and237_y0
.names h_u_cla16_and237_y0 h_u_cla16_and238_h_u_cla16_and237_y0
1 1
.names h_u_cla16_and236_y0 h_u_cla16_and238_h_u_cla16_and236_y0
1 1
.subckt and_gate _a=h_u_cla16_and238_h_u_cla16_and237_y0 _b=h_u_cla16_and238_h_u_cla16_and236_y0 _y0=h_u_cla16_and238_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and239_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and239_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and239_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and239_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and239_y0
.names h_u_cla16_and239_y0 h_u_cla16_and240_h_u_cla16_and239_y0
1 1
.names h_u_cla16_and238_y0 h_u_cla16_and240_h_u_cla16_and238_y0
1 1
.subckt and_gate _a=h_u_cla16_and240_h_u_cla16_and239_y0 _b=h_u_cla16_and240_h_u_cla16_and238_y0 _y0=h_u_cla16_and240_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and241_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and241_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and241_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and241_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and241_y0
.names h_u_cla16_and241_y0 h_u_cla16_and242_h_u_cla16_and241_y0
1 1
.names h_u_cla16_and240_y0 h_u_cla16_and242_h_u_cla16_and240_y0
1 1
.subckt and_gate _a=h_u_cla16_and242_h_u_cla16_and241_y0 _b=h_u_cla16_and242_h_u_cla16_and240_y0 _y0=h_u_cla16_and242_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and243_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and243_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and243_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and243_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and243_y0
.names h_u_cla16_and243_y0 h_u_cla16_and244_h_u_cla16_and243_y0
1 1
.names h_u_cla16_and242_y0 h_u_cla16_and244_h_u_cla16_and242_y0
1 1
.subckt and_gate _a=h_u_cla16_and244_h_u_cla16_and243_y0 _b=h_u_cla16_and244_h_u_cla16_and242_y0 _y0=h_u_cla16_and244_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and245_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and245_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and245_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and245_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and245_y0
.names h_u_cla16_and245_y0 h_u_cla16_and246_h_u_cla16_and245_y0
1 1
.names h_u_cla16_and244_y0 h_u_cla16_and246_h_u_cla16_and244_y0
1 1
.subckt and_gate _a=h_u_cla16_and246_h_u_cla16_and245_y0 _b=h_u_cla16_and246_h_u_cla16_and244_y0 _y0=h_u_cla16_and246_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and247_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and247_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and247_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and247_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and247_y0
.names h_u_cla16_and247_y0 h_u_cla16_and248_h_u_cla16_and247_y0
1 1
.names h_u_cla16_and246_y0 h_u_cla16_and248_h_u_cla16_and246_y0
1 1
.subckt and_gate _a=h_u_cla16_and248_h_u_cla16_and247_y0 _b=h_u_cla16_and248_h_u_cla16_and246_y0 _y0=h_u_cla16_and248_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and249_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and249_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and249_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and249_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and249_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and250_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and250_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and250_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and250_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and250_y0
.names h_u_cla16_and250_y0 h_u_cla16_and251_h_u_cla16_and250_y0
1 1
.names h_u_cla16_and249_y0 h_u_cla16_and251_h_u_cla16_and249_y0
1 1
.subckt and_gate _a=h_u_cla16_and251_h_u_cla16_and250_y0 _b=h_u_cla16_and251_h_u_cla16_and249_y0 _y0=h_u_cla16_and251_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and252_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and252_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and252_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and252_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and252_y0
.names h_u_cla16_and252_y0 h_u_cla16_and253_h_u_cla16_and252_y0
1 1
.names h_u_cla16_and251_y0 h_u_cla16_and253_h_u_cla16_and251_y0
1 1
.subckt and_gate _a=h_u_cla16_and253_h_u_cla16_and252_y0 _b=h_u_cla16_and253_h_u_cla16_and251_y0 _y0=h_u_cla16_and253_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and254_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and254_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and254_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and254_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and254_y0
.names h_u_cla16_and254_y0 h_u_cla16_and255_h_u_cla16_and254_y0
1 1
.names h_u_cla16_and253_y0 h_u_cla16_and255_h_u_cla16_and253_y0
1 1
.subckt and_gate _a=h_u_cla16_and255_h_u_cla16_and254_y0 _b=h_u_cla16_and255_h_u_cla16_and253_y0 _y0=h_u_cla16_and255_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and256_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and256_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and256_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and256_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and256_y0
.names h_u_cla16_and256_y0 h_u_cla16_and257_h_u_cla16_and256_y0
1 1
.names h_u_cla16_and255_y0 h_u_cla16_and257_h_u_cla16_and255_y0
1 1
.subckt and_gate _a=h_u_cla16_and257_h_u_cla16_and256_y0 _b=h_u_cla16_and257_h_u_cla16_and255_y0 _y0=h_u_cla16_and257_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and258_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and258_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and258_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and258_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and258_y0
.names h_u_cla16_and258_y0 h_u_cla16_and259_h_u_cla16_and258_y0
1 1
.names h_u_cla16_and257_y0 h_u_cla16_and259_h_u_cla16_and257_y0
1 1
.subckt and_gate _a=h_u_cla16_and259_h_u_cla16_and258_y0 _b=h_u_cla16_and259_h_u_cla16_and257_y0 _y0=h_u_cla16_and259_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and260_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and260_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and260_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and260_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and260_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and261_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and261_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and261_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and261_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and261_y0
.names h_u_cla16_and261_y0 h_u_cla16_and262_h_u_cla16_and261_y0
1 1
.names h_u_cla16_and260_y0 h_u_cla16_and262_h_u_cla16_and260_y0
1 1
.subckt and_gate _a=h_u_cla16_and262_h_u_cla16_and261_y0 _b=h_u_cla16_and262_h_u_cla16_and260_y0 _y0=h_u_cla16_and262_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and263_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and263_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and263_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and263_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and263_y0
.names h_u_cla16_and263_y0 h_u_cla16_and264_h_u_cla16_and263_y0
1 1
.names h_u_cla16_and262_y0 h_u_cla16_and264_h_u_cla16_and262_y0
1 1
.subckt and_gate _a=h_u_cla16_and264_h_u_cla16_and263_y0 _b=h_u_cla16_and264_h_u_cla16_and262_y0 _y0=h_u_cla16_and264_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and265_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and265_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and265_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and265_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and265_y0
.names h_u_cla16_and265_y0 h_u_cla16_and266_h_u_cla16_and265_y0
1 1
.names h_u_cla16_and264_y0 h_u_cla16_and266_h_u_cla16_and264_y0
1 1
.subckt and_gate _a=h_u_cla16_and266_h_u_cla16_and265_y0 _b=h_u_cla16_and266_h_u_cla16_and264_y0 _y0=h_u_cla16_and266_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and267_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and267_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and267_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and267_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and267_y0
.names h_u_cla16_and267_y0 h_u_cla16_and268_h_u_cla16_and267_y0
1 1
.names h_u_cla16_and266_y0 h_u_cla16_and268_h_u_cla16_and266_y0
1 1
.subckt and_gate _a=h_u_cla16_and268_h_u_cla16_and267_y0 _b=h_u_cla16_and268_h_u_cla16_and266_y0 _y0=h_u_cla16_and268_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and269_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and269_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and269_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and269_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and269_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and270_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and270_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and270_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and270_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and270_y0
.names h_u_cla16_and270_y0 h_u_cla16_and271_h_u_cla16_and270_y0
1 1
.names h_u_cla16_and269_y0 h_u_cla16_and271_h_u_cla16_and269_y0
1 1
.subckt and_gate _a=h_u_cla16_and271_h_u_cla16_and270_y0 _b=h_u_cla16_and271_h_u_cla16_and269_y0 _y0=h_u_cla16_and271_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and272_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and272_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and272_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and272_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and272_y0
.names h_u_cla16_and272_y0 h_u_cla16_and273_h_u_cla16_and272_y0
1 1
.names h_u_cla16_and271_y0 h_u_cla16_and273_h_u_cla16_and271_y0
1 1
.subckt and_gate _a=h_u_cla16_and273_h_u_cla16_and272_y0 _b=h_u_cla16_and273_h_u_cla16_and271_y0 _y0=h_u_cla16_and273_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and274_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and274_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and274_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and274_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and274_y0
.names h_u_cla16_and274_y0 h_u_cla16_and275_h_u_cla16_and274_y0
1 1
.names h_u_cla16_and273_y0 h_u_cla16_and275_h_u_cla16_and273_y0
1 1
.subckt and_gate _a=h_u_cla16_and275_h_u_cla16_and274_y0 _b=h_u_cla16_and275_h_u_cla16_and273_y0 _y0=h_u_cla16_and275_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and276_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and276_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and276_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and276_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and276_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and277_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and277_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and277_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and277_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and277_y0
.names h_u_cla16_and277_y0 h_u_cla16_and278_h_u_cla16_and277_y0
1 1
.names h_u_cla16_and276_y0 h_u_cla16_and278_h_u_cla16_and276_y0
1 1
.subckt and_gate _a=h_u_cla16_and278_h_u_cla16_and277_y0 _b=h_u_cla16_and278_h_u_cla16_and276_y0 _y0=h_u_cla16_and278_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and279_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and279_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and279_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and279_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and279_y0
.names h_u_cla16_and279_y0 h_u_cla16_and280_h_u_cla16_and279_y0
1 1
.names h_u_cla16_and278_y0 h_u_cla16_and280_h_u_cla16_and278_y0
1 1
.subckt and_gate _a=h_u_cla16_and280_h_u_cla16_and279_y0 _b=h_u_cla16_and280_h_u_cla16_and278_y0 _y0=h_u_cla16_and280_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and281_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and281_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and281_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and281_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and281_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and282_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and282_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and282_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and282_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and282_y0
.names h_u_cla16_and282_y0 h_u_cla16_and283_h_u_cla16_and282_y0
1 1
.names h_u_cla16_and281_y0 h_u_cla16_and283_h_u_cla16_and281_y0
1 1
.subckt and_gate _a=h_u_cla16_and283_h_u_cla16_and282_y0 _b=h_u_cla16_and283_h_u_cla16_and281_y0 _y0=h_u_cla16_and283_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and284_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and284_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and284_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and284_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and284_y0
.names h_u_cla16_and284_y0 h_u_cla16_or36_h_u_cla16_and284_y0
1 1
.names h_u_cla16_and220_y0 h_u_cla16_or36_h_u_cla16_and220_y0
1 1
.subckt or_gate _a=h_u_cla16_or36_h_u_cla16_and284_y0 _b=h_u_cla16_or36_h_u_cla16_and220_y0 _y0=h_u_cla16_or36_y0
.names h_u_cla16_or36_y0 h_u_cla16_or37_h_u_cla16_or36_y0
1 1
.names h_u_cla16_and235_y0 h_u_cla16_or37_h_u_cla16_and235_y0
1 1
.subckt or_gate _a=h_u_cla16_or37_h_u_cla16_or36_y0 _b=h_u_cla16_or37_h_u_cla16_and235_y0 _y0=h_u_cla16_or37_y0
.names h_u_cla16_or37_y0 h_u_cla16_or38_h_u_cla16_or37_y0
1 1
.names h_u_cla16_and248_y0 h_u_cla16_or38_h_u_cla16_and248_y0
1 1
.subckt or_gate _a=h_u_cla16_or38_h_u_cla16_or37_y0 _b=h_u_cla16_or38_h_u_cla16_and248_y0 _y0=h_u_cla16_or38_y0
.names h_u_cla16_or38_y0 h_u_cla16_or39_h_u_cla16_or38_y0
1 1
.names h_u_cla16_and259_y0 h_u_cla16_or39_h_u_cla16_and259_y0
1 1
.subckt or_gate _a=h_u_cla16_or39_h_u_cla16_or38_y0 _b=h_u_cla16_or39_h_u_cla16_and259_y0 _y0=h_u_cla16_or39_y0
.names h_u_cla16_or39_y0 h_u_cla16_or40_h_u_cla16_or39_y0
1 1
.names h_u_cla16_and268_y0 h_u_cla16_or40_h_u_cla16_and268_y0
1 1
.subckt or_gate _a=h_u_cla16_or40_h_u_cla16_or39_y0 _b=h_u_cla16_or40_h_u_cla16_and268_y0 _y0=h_u_cla16_or40_y0
.names h_u_cla16_or40_y0 h_u_cla16_or41_h_u_cla16_or40_y0
1 1
.names h_u_cla16_and275_y0 h_u_cla16_or41_h_u_cla16_and275_y0
1 1
.subckt or_gate _a=h_u_cla16_or41_h_u_cla16_or40_y0 _b=h_u_cla16_or41_h_u_cla16_and275_y0 _y0=h_u_cla16_or41_y0
.names h_u_cla16_or41_y0 h_u_cla16_or42_h_u_cla16_or41_y0
1 1
.names h_u_cla16_and280_y0 h_u_cla16_or42_h_u_cla16_and280_y0
1 1
.subckt or_gate _a=h_u_cla16_or42_h_u_cla16_or41_y0 _b=h_u_cla16_or42_h_u_cla16_and280_y0 _y0=h_u_cla16_or42_y0
.names h_u_cla16_or42_y0 h_u_cla16_or43_h_u_cla16_or42_y0
1 1
.names h_u_cla16_and283_y0 h_u_cla16_or43_h_u_cla16_and283_y0
1 1
.subckt or_gate _a=h_u_cla16_or43_h_u_cla16_or42_y0 _b=h_u_cla16_or43_h_u_cla16_and283_y0 _y0=h_u_cla16_or43_y0
.names h_u_cla16_pg_logic8_y1 h_u_cla16_or44_h_u_cla16_pg_logic8_y1
1 1
.names h_u_cla16_or43_y0 h_u_cla16_or44_h_u_cla16_or43_y0
1 1
.subckt or_gate _a=h_u_cla16_or44_h_u_cla16_pg_logic8_y1 _b=h_u_cla16_or44_h_u_cla16_or43_y0 _y0=h_u_cla16_or44_y0
.names a_9 h_u_cla16_pg_logic9_a_9
1 1
.names b_9 h_u_cla16_pg_logic9_b_9
1 1
.subckt pg_logic a=h_u_cla16_pg_logic9_a_9 b=h_u_cla16_pg_logic9_b_9 out[0]=h_u_cla16_pg_logic9_y0 out[1]=h_u_cla16_pg_logic9_y1 out[2]=h_u_cla16_pg_logic9_y2
.names h_u_cla16_pg_logic9_y2 h_u_cla16_xor9_h_u_cla16_pg_logic9_y2
1 1
.names h_u_cla16_or44_y0 h_u_cla16_xor9_h_u_cla16_or44_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor9_h_u_cla16_pg_logic9_y2 _b=h_u_cla16_xor9_h_u_cla16_or44_y0 _y0=h_u_cla16_xor9_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and285_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and285_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and285_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and285_constant_wire_0 _y0=h_u_cla16_and285_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and286_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and286_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and286_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and286_constant_wire_0 _y0=h_u_cla16_and286_y0
.names h_u_cla16_and286_y0 h_u_cla16_and287_h_u_cla16_and286_y0
1 1
.names h_u_cla16_and285_y0 h_u_cla16_and287_h_u_cla16_and285_y0
1 1
.subckt and_gate _a=h_u_cla16_and287_h_u_cla16_and286_y0 _b=h_u_cla16_and287_h_u_cla16_and285_y0 _y0=h_u_cla16_and287_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and288_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and288_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and288_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and288_constant_wire_0 _y0=h_u_cla16_and288_y0
.names h_u_cla16_and288_y0 h_u_cla16_and289_h_u_cla16_and288_y0
1 1
.names h_u_cla16_and287_y0 h_u_cla16_and289_h_u_cla16_and287_y0
1 1
.subckt and_gate _a=h_u_cla16_and289_h_u_cla16_and288_y0 _b=h_u_cla16_and289_h_u_cla16_and287_y0 _y0=h_u_cla16_and289_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and290_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and290_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and290_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and290_constant_wire_0 _y0=h_u_cla16_and290_y0
.names h_u_cla16_and290_y0 h_u_cla16_and291_h_u_cla16_and290_y0
1 1
.names h_u_cla16_and289_y0 h_u_cla16_and291_h_u_cla16_and289_y0
1 1
.subckt and_gate _a=h_u_cla16_and291_h_u_cla16_and290_y0 _b=h_u_cla16_and291_h_u_cla16_and289_y0 _y0=h_u_cla16_and291_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and292_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and292_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and292_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and292_constant_wire_0 _y0=h_u_cla16_and292_y0
.names h_u_cla16_and292_y0 h_u_cla16_and293_h_u_cla16_and292_y0
1 1
.names h_u_cla16_and291_y0 h_u_cla16_and293_h_u_cla16_and291_y0
1 1
.subckt and_gate _a=h_u_cla16_and293_h_u_cla16_and292_y0 _b=h_u_cla16_and293_h_u_cla16_and291_y0 _y0=h_u_cla16_and293_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and294_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and294_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and294_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and294_constant_wire_0 _y0=h_u_cla16_and294_y0
.names h_u_cla16_and294_y0 h_u_cla16_and295_h_u_cla16_and294_y0
1 1
.names h_u_cla16_and293_y0 h_u_cla16_and295_h_u_cla16_and293_y0
1 1
.subckt and_gate _a=h_u_cla16_and295_h_u_cla16_and294_y0 _b=h_u_cla16_and295_h_u_cla16_and293_y0 _y0=h_u_cla16_and295_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and296_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and296_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and296_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and296_constant_wire_0 _y0=h_u_cla16_and296_y0
.names h_u_cla16_and296_y0 h_u_cla16_and297_h_u_cla16_and296_y0
1 1
.names h_u_cla16_and295_y0 h_u_cla16_and297_h_u_cla16_and295_y0
1 1
.subckt and_gate _a=h_u_cla16_and297_h_u_cla16_and296_y0 _b=h_u_cla16_and297_h_u_cla16_and295_y0 _y0=h_u_cla16_and297_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and298_h_u_cla16_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla16_and298_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and298_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and298_constant_wire_0 _y0=h_u_cla16_and298_y0
.names h_u_cla16_and298_y0 h_u_cla16_and299_h_u_cla16_and298_y0
1 1
.names h_u_cla16_and297_y0 h_u_cla16_and299_h_u_cla16_and297_y0
1 1
.subckt and_gate _a=h_u_cla16_and299_h_u_cla16_and298_y0 _b=h_u_cla16_and299_h_u_cla16_and297_y0 _y0=h_u_cla16_and299_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and300_h_u_cla16_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla16_and300_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and300_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and300_constant_wire_0 _y0=h_u_cla16_and300_y0
.names h_u_cla16_and300_y0 h_u_cla16_and301_h_u_cla16_and300_y0
1 1
.names h_u_cla16_and299_y0 h_u_cla16_and301_h_u_cla16_and299_y0
1 1
.subckt and_gate _a=h_u_cla16_and301_h_u_cla16_and300_y0 _b=h_u_cla16_and301_h_u_cla16_and299_y0 _y0=h_u_cla16_and301_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and302_h_u_cla16_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla16_and302_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and302_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and302_constant_wire_0 _y0=h_u_cla16_and302_y0
.names h_u_cla16_and302_y0 h_u_cla16_and303_h_u_cla16_and302_y0
1 1
.names h_u_cla16_and301_y0 h_u_cla16_and303_h_u_cla16_and301_y0
1 1
.subckt and_gate _a=h_u_cla16_and303_h_u_cla16_and302_y0 _b=h_u_cla16_and303_h_u_cla16_and301_y0 _y0=h_u_cla16_and303_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and304_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and304_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and304_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and304_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and304_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and305_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and305_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and305_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and305_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and305_y0
.names h_u_cla16_and305_y0 h_u_cla16_and306_h_u_cla16_and305_y0
1 1
.names h_u_cla16_and304_y0 h_u_cla16_and306_h_u_cla16_and304_y0
1 1
.subckt and_gate _a=h_u_cla16_and306_h_u_cla16_and305_y0 _b=h_u_cla16_and306_h_u_cla16_and304_y0 _y0=h_u_cla16_and306_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and307_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and307_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and307_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and307_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and307_y0
.names h_u_cla16_and307_y0 h_u_cla16_and308_h_u_cla16_and307_y0
1 1
.names h_u_cla16_and306_y0 h_u_cla16_and308_h_u_cla16_and306_y0
1 1
.subckt and_gate _a=h_u_cla16_and308_h_u_cla16_and307_y0 _b=h_u_cla16_and308_h_u_cla16_and306_y0 _y0=h_u_cla16_and308_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and309_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and309_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and309_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and309_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and309_y0
.names h_u_cla16_and309_y0 h_u_cla16_and310_h_u_cla16_and309_y0
1 1
.names h_u_cla16_and308_y0 h_u_cla16_and310_h_u_cla16_and308_y0
1 1
.subckt and_gate _a=h_u_cla16_and310_h_u_cla16_and309_y0 _b=h_u_cla16_and310_h_u_cla16_and308_y0 _y0=h_u_cla16_and310_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and311_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and311_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and311_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and311_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and311_y0
.names h_u_cla16_and311_y0 h_u_cla16_and312_h_u_cla16_and311_y0
1 1
.names h_u_cla16_and310_y0 h_u_cla16_and312_h_u_cla16_and310_y0
1 1
.subckt and_gate _a=h_u_cla16_and312_h_u_cla16_and311_y0 _b=h_u_cla16_and312_h_u_cla16_and310_y0 _y0=h_u_cla16_and312_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and313_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and313_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and313_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and313_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and313_y0
.names h_u_cla16_and313_y0 h_u_cla16_and314_h_u_cla16_and313_y0
1 1
.names h_u_cla16_and312_y0 h_u_cla16_and314_h_u_cla16_and312_y0
1 1
.subckt and_gate _a=h_u_cla16_and314_h_u_cla16_and313_y0 _b=h_u_cla16_and314_h_u_cla16_and312_y0 _y0=h_u_cla16_and314_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and315_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and315_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and315_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and315_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and315_y0
.names h_u_cla16_and315_y0 h_u_cla16_and316_h_u_cla16_and315_y0
1 1
.names h_u_cla16_and314_y0 h_u_cla16_and316_h_u_cla16_and314_y0
1 1
.subckt and_gate _a=h_u_cla16_and316_h_u_cla16_and315_y0 _b=h_u_cla16_and316_h_u_cla16_and314_y0 _y0=h_u_cla16_and316_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and317_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and317_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and317_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and317_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and317_y0
.names h_u_cla16_and317_y0 h_u_cla16_and318_h_u_cla16_and317_y0
1 1
.names h_u_cla16_and316_y0 h_u_cla16_and318_h_u_cla16_and316_y0
1 1
.subckt and_gate _a=h_u_cla16_and318_h_u_cla16_and317_y0 _b=h_u_cla16_and318_h_u_cla16_and316_y0 _y0=h_u_cla16_and318_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and319_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and319_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and319_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and319_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and319_y0
.names h_u_cla16_and319_y0 h_u_cla16_and320_h_u_cla16_and319_y0
1 1
.names h_u_cla16_and318_y0 h_u_cla16_and320_h_u_cla16_and318_y0
1 1
.subckt and_gate _a=h_u_cla16_and320_h_u_cla16_and319_y0 _b=h_u_cla16_and320_h_u_cla16_and318_y0 _y0=h_u_cla16_and320_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and321_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and321_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and321_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and321_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and321_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and322_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and322_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and322_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and322_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and322_y0
.names h_u_cla16_and322_y0 h_u_cla16_and323_h_u_cla16_and322_y0
1 1
.names h_u_cla16_and321_y0 h_u_cla16_and323_h_u_cla16_and321_y0
1 1
.subckt and_gate _a=h_u_cla16_and323_h_u_cla16_and322_y0 _b=h_u_cla16_and323_h_u_cla16_and321_y0 _y0=h_u_cla16_and323_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and324_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and324_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and324_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and324_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and324_y0
.names h_u_cla16_and324_y0 h_u_cla16_and325_h_u_cla16_and324_y0
1 1
.names h_u_cla16_and323_y0 h_u_cla16_and325_h_u_cla16_and323_y0
1 1
.subckt and_gate _a=h_u_cla16_and325_h_u_cla16_and324_y0 _b=h_u_cla16_and325_h_u_cla16_and323_y0 _y0=h_u_cla16_and325_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and326_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and326_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and326_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and326_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and326_y0
.names h_u_cla16_and326_y0 h_u_cla16_and327_h_u_cla16_and326_y0
1 1
.names h_u_cla16_and325_y0 h_u_cla16_and327_h_u_cla16_and325_y0
1 1
.subckt and_gate _a=h_u_cla16_and327_h_u_cla16_and326_y0 _b=h_u_cla16_and327_h_u_cla16_and325_y0 _y0=h_u_cla16_and327_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and328_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and328_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and328_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and328_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and328_y0
.names h_u_cla16_and328_y0 h_u_cla16_and329_h_u_cla16_and328_y0
1 1
.names h_u_cla16_and327_y0 h_u_cla16_and329_h_u_cla16_and327_y0
1 1
.subckt and_gate _a=h_u_cla16_and329_h_u_cla16_and328_y0 _b=h_u_cla16_and329_h_u_cla16_and327_y0 _y0=h_u_cla16_and329_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and330_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and330_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and330_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and330_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and330_y0
.names h_u_cla16_and330_y0 h_u_cla16_and331_h_u_cla16_and330_y0
1 1
.names h_u_cla16_and329_y0 h_u_cla16_and331_h_u_cla16_and329_y0
1 1
.subckt and_gate _a=h_u_cla16_and331_h_u_cla16_and330_y0 _b=h_u_cla16_and331_h_u_cla16_and329_y0 _y0=h_u_cla16_and331_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and332_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and332_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and332_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and332_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and332_y0
.names h_u_cla16_and332_y0 h_u_cla16_and333_h_u_cla16_and332_y0
1 1
.names h_u_cla16_and331_y0 h_u_cla16_and333_h_u_cla16_and331_y0
1 1
.subckt and_gate _a=h_u_cla16_and333_h_u_cla16_and332_y0 _b=h_u_cla16_and333_h_u_cla16_and331_y0 _y0=h_u_cla16_and333_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and334_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and334_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and334_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and334_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and334_y0
.names h_u_cla16_and334_y0 h_u_cla16_and335_h_u_cla16_and334_y0
1 1
.names h_u_cla16_and333_y0 h_u_cla16_and335_h_u_cla16_and333_y0
1 1
.subckt and_gate _a=h_u_cla16_and335_h_u_cla16_and334_y0 _b=h_u_cla16_and335_h_u_cla16_and333_y0 _y0=h_u_cla16_and335_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and336_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and336_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and336_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and336_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and336_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and337_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and337_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and337_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and337_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and337_y0
.names h_u_cla16_and337_y0 h_u_cla16_and338_h_u_cla16_and337_y0
1 1
.names h_u_cla16_and336_y0 h_u_cla16_and338_h_u_cla16_and336_y0
1 1
.subckt and_gate _a=h_u_cla16_and338_h_u_cla16_and337_y0 _b=h_u_cla16_and338_h_u_cla16_and336_y0 _y0=h_u_cla16_and338_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and339_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and339_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and339_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and339_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and339_y0
.names h_u_cla16_and339_y0 h_u_cla16_and340_h_u_cla16_and339_y0
1 1
.names h_u_cla16_and338_y0 h_u_cla16_and340_h_u_cla16_and338_y0
1 1
.subckt and_gate _a=h_u_cla16_and340_h_u_cla16_and339_y0 _b=h_u_cla16_and340_h_u_cla16_and338_y0 _y0=h_u_cla16_and340_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and341_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and341_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and341_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and341_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and341_y0
.names h_u_cla16_and341_y0 h_u_cla16_and342_h_u_cla16_and341_y0
1 1
.names h_u_cla16_and340_y0 h_u_cla16_and342_h_u_cla16_and340_y0
1 1
.subckt and_gate _a=h_u_cla16_and342_h_u_cla16_and341_y0 _b=h_u_cla16_and342_h_u_cla16_and340_y0 _y0=h_u_cla16_and342_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and343_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and343_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and343_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and343_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and343_y0
.names h_u_cla16_and343_y0 h_u_cla16_and344_h_u_cla16_and343_y0
1 1
.names h_u_cla16_and342_y0 h_u_cla16_and344_h_u_cla16_and342_y0
1 1
.subckt and_gate _a=h_u_cla16_and344_h_u_cla16_and343_y0 _b=h_u_cla16_and344_h_u_cla16_and342_y0 _y0=h_u_cla16_and344_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and345_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and345_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and345_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and345_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and345_y0
.names h_u_cla16_and345_y0 h_u_cla16_and346_h_u_cla16_and345_y0
1 1
.names h_u_cla16_and344_y0 h_u_cla16_and346_h_u_cla16_and344_y0
1 1
.subckt and_gate _a=h_u_cla16_and346_h_u_cla16_and345_y0 _b=h_u_cla16_and346_h_u_cla16_and344_y0 _y0=h_u_cla16_and346_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and347_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and347_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and347_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and347_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and347_y0
.names h_u_cla16_and347_y0 h_u_cla16_and348_h_u_cla16_and347_y0
1 1
.names h_u_cla16_and346_y0 h_u_cla16_and348_h_u_cla16_and346_y0
1 1
.subckt and_gate _a=h_u_cla16_and348_h_u_cla16_and347_y0 _b=h_u_cla16_and348_h_u_cla16_and346_y0 _y0=h_u_cla16_and348_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and349_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and349_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and349_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and349_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and349_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and350_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and350_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and350_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and350_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and350_y0
.names h_u_cla16_and350_y0 h_u_cla16_and351_h_u_cla16_and350_y0
1 1
.names h_u_cla16_and349_y0 h_u_cla16_and351_h_u_cla16_and349_y0
1 1
.subckt and_gate _a=h_u_cla16_and351_h_u_cla16_and350_y0 _b=h_u_cla16_and351_h_u_cla16_and349_y0 _y0=h_u_cla16_and351_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and352_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and352_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and352_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and352_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and352_y0
.names h_u_cla16_and352_y0 h_u_cla16_and353_h_u_cla16_and352_y0
1 1
.names h_u_cla16_and351_y0 h_u_cla16_and353_h_u_cla16_and351_y0
1 1
.subckt and_gate _a=h_u_cla16_and353_h_u_cla16_and352_y0 _b=h_u_cla16_and353_h_u_cla16_and351_y0 _y0=h_u_cla16_and353_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and354_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and354_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and354_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and354_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and354_y0
.names h_u_cla16_and354_y0 h_u_cla16_and355_h_u_cla16_and354_y0
1 1
.names h_u_cla16_and353_y0 h_u_cla16_and355_h_u_cla16_and353_y0
1 1
.subckt and_gate _a=h_u_cla16_and355_h_u_cla16_and354_y0 _b=h_u_cla16_and355_h_u_cla16_and353_y0 _y0=h_u_cla16_and355_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and356_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and356_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and356_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and356_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and356_y0
.names h_u_cla16_and356_y0 h_u_cla16_and357_h_u_cla16_and356_y0
1 1
.names h_u_cla16_and355_y0 h_u_cla16_and357_h_u_cla16_and355_y0
1 1
.subckt and_gate _a=h_u_cla16_and357_h_u_cla16_and356_y0 _b=h_u_cla16_and357_h_u_cla16_and355_y0 _y0=h_u_cla16_and357_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and358_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and358_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and358_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and358_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and358_y0
.names h_u_cla16_and358_y0 h_u_cla16_and359_h_u_cla16_and358_y0
1 1
.names h_u_cla16_and357_y0 h_u_cla16_and359_h_u_cla16_and357_y0
1 1
.subckt and_gate _a=h_u_cla16_and359_h_u_cla16_and358_y0 _b=h_u_cla16_and359_h_u_cla16_and357_y0 _y0=h_u_cla16_and359_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and360_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and360_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and360_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and360_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and360_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and361_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and361_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and361_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and361_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and361_y0
.names h_u_cla16_and361_y0 h_u_cla16_and362_h_u_cla16_and361_y0
1 1
.names h_u_cla16_and360_y0 h_u_cla16_and362_h_u_cla16_and360_y0
1 1
.subckt and_gate _a=h_u_cla16_and362_h_u_cla16_and361_y0 _b=h_u_cla16_and362_h_u_cla16_and360_y0 _y0=h_u_cla16_and362_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and363_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and363_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and363_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and363_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and363_y0
.names h_u_cla16_and363_y0 h_u_cla16_and364_h_u_cla16_and363_y0
1 1
.names h_u_cla16_and362_y0 h_u_cla16_and364_h_u_cla16_and362_y0
1 1
.subckt and_gate _a=h_u_cla16_and364_h_u_cla16_and363_y0 _b=h_u_cla16_and364_h_u_cla16_and362_y0 _y0=h_u_cla16_and364_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and365_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and365_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and365_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and365_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and365_y0
.names h_u_cla16_and365_y0 h_u_cla16_and366_h_u_cla16_and365_y0
1 1
.names h_u_cla16_and364_y0 h_u_cla16_and366_h_u_cla16_and364_y0
1 1
.subckt and_gate _a=h_u_cla16_and366_h_u_cla16_and365_y0 _b=h_u_cla16_and366_h_u_cla16_and364_y0 _y0=h_u_cla16_and366_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and367_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and367_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and367_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and367_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and367_y0
.names h_u_cla16_and367_y0 h_u_cla16_and368_h_u_cla16_and367_y0
1 1
.names h_u_cla16_and366_y0 h_u_cla16_and368_h_u_cla16_and366_y0
1 1
.subckt and_gate _a=h_u_cla16_and368_h_u_cla16_and367_y0 _b=h_u_cla16_and368_h_u_cla16_and366_y0 _y0=h_u_cla16_and368_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and369_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and369_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and369_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and369_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and369_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and370_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and370_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and370_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and370_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and370_y0
.names h_u_cla16_and370_y0 h_u_cla16_and371_h_u_cla16_and370_y0
1 1
.names h_u_cla16_and369_y0 h_u_cla16_and371_h_u_cla16_and369_y0
1 1
.subckt and_gate _a=h_u_cla16_and371_h_u_cla16_and370_y0 _b=h_u_cla16_and371_h_u_cla16_and369_y0 _y0=h_u_cla16_and371_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and372_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and372_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and372_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and372_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and372_y0
.names h_u_cla16_and372_y0 h_u_cla16_and373_h_u_cla16_and372_y0
1 1
.names h_u_cla16_and371_y0 h_u_cla16_and373_h_u_cla16_and371_y0
1 1
.subckt and_gate _a=h_u_cla16_and373_h_u_cla16_and372_y0 _b=h_u_cla16_and373_h_u_cla16_and371_y0 _y0=h_u_cla16_and373_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and374_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and374_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and374_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and374_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and374_y0
.names h_u_cla16_and374_y0 h_u_cla16_and375_h_u_cla16_and374_y0
1 1
.names h_u_cla16_and373_y0 h_u_cla16_and375_h_u_cla16_and373_y0
1 1
.subckt and_gate _a=h_u_cla16_and375_h_u_cla16_and374_y0 _b=h_u_cla16_and375_h_u_cla16_and373_y0 _y0=h_u_cla16_and375_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and376_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and376_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and376_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and376_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and376_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and377_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and377_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and377_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and377_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and377_y0
.names h_u_cla16_and377_y0 h_u_cla16_and378_h_u_cla16_and377_y0
1 1
.names h_u_cla16_and376_y0 h_u_cla16_and378_h_u_cla16_and376_y0
1 1
.subckt and_gate _a=h_u_cla16_and378_h_u_cla16_and377_y0 _b=h_u_cla16_and378_h_u_cla16_and376_y0 _y0=h_u_cla16_and378_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and379_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and379_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and379_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and379_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and379_y0
.names h_u_cla16_and379_y0 h_u_cla16_and380_h_u_cla16_and379_y0
1 1
.names h_u_cla16_and378_y0 h_u_cla16_and380_h_u_cla16_and378_y0
1 1
.subckt and_gate _a=h_u_cla16_and380_h_u_cla16_and379_y0 _b=h_u_cla16_and380_h_u_cla16_and378_y0 _y0=h_u_cla16_and380_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and381_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and381_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and381_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and381_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and381_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and382_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and382_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and382_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and382_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and382_y0
.names h_u_cla16_and382_y0 h_u_cla16_and383_h_u_cla16_and382_y0
1 1
.names h_u_cla16_and381_y0 h_u_cla16_and383_h_u_cla16_and381_y0
1 1
.subckt and_gate _a=h_u_cla16_and383_h_u_cla16_and382_y0 _b=h_u_cla16_and383_h_u_cla16_and381_y0 _y0=h_u_cla16_and383_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and384_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and384_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and384_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and384_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and384_y0
.names h_u_cla16_and384_y0 h_u_cla16_or45_h_u_cla16_and384_y0
1 1
.names h_u_cla16_and303_y0 h_u_cla16_or45_h_u_cla16_and303_y0
1 1
.subckt or_gate _a=h_u_cla16_or45_h_u_cla16_and384_y0 _b=h_u_cla16_or45_h_u_cla16_and303_y0 _y0=h_u_cla16_or45_y0
.names h_u_cla16_or45_y0 h_u_cla16_or46_h_u_cla16_or45_y0
1 1
.names h_u_cla16_and320_y0 h_u_cla16_or46_h_u_cla16_and320_y0
1 1
.subckt or_gate _a=h_u_cla16_or46_h_u_cla16_or45_y0 _b=h_u_cla16_or46_h_u_cla16_and320_y0 _y0=h_u_cla16_or46_y0
.names h_u_cla16_or46_y0 h_u_cla16_or47_h_u_cla16_or46_y0
1 1
.names h_u_cla16_and335_y0 h_u_cla16_or47_h_u_cla16_and335_y0
1 1
.subckt or_gate _a=h_u_cla16_or47_h_u_cla16_or46_y0 _b=h_u_cla16_or47_h_u_cla16_and335_y0 _y0=h_u_cla16_or47_y0
.names h_u_cla16_or47_y0 h_u_cla16_or48_h_u_cla16_or47_y0
1 1
.names h_u_cla16_and348_y0 h_u_cla16_or48_h_u_cla16_and348_y0
1 1
.subckt or_gate _a=h_u_cla16_or48_h_u_cla16_or47_y0 _b=h_u_cla16_or48_h_u_cla16_and348_y0 _y0=h_u_cla16_or48_y0
.names h_u_cla16_or48_y0 h_u_cla16_or49_h_u_cla16_or48_y0
1 1
.names h_u_cla16_and359_y0 h_u_cla16_or49_h_u_cla16_and359_y0
1 1
.subckt or_gate _a=h_u_cla16_or49_h_u_cla16_or48_y0 _b=h_u_cla16_or49_h_u_cla16_and359_y0 _y0=h_u_cla16_or49_y0
.names h_u_cla16_or49_y0 h_u_cla16_or50_h_u_cla16_or49_y0
1 1
.names h_u_cla16_and368_y0 h_u_cla16_or50_h_u_cla16_and368_y0
1 1
.subckt or_gate _a=h_u_cla16_or50_h_u_cla16_or49_y0 _b=h_u_cla16_or50_h_u_cla16_and368_y0 _y0=h_u_cla16_or50_y0
.names h_u_cla16_or50_y0 h_u_cla16_or51_h_u_cla16_or50_y0
1 1
.names h_u_cla16_and375_y0 h_u_cla16_or51_h_u_cla16_and375_y0
1 1
.subckt or_gate _a=h_u_cla16_or51_h_u_cla16_or50_y0 _b=h_u_cla16_or51_h_u_cla16_and375_y0 _y0=h_u_cla16_or51_y0
.names h_u_cla16_or51_y0 h_u_cla16_or52_h_u_cla16_or51_y0
1 1
.names h_u_cla16_and380_y0 h_u_cla16_or52_h_u_cla16_and380_y0
1 1
.subckt or_gate _a=h_u_cla16_or52_h_u_cla16_or51_y0 _b=h_u_cla16_or52_h_u_cla16_and380_y0 _y0=h_u_cla16_or52_y0
.names h_u_cla16_or52_y0 h_u_cla16_or53_h_u_cla16_or52_y0
1 1
.names h_u_cla16_and383_y0 h_u_cla16_or53_h_u_cla16_and383_y0
1 1
.subckt or_gate _a=h_u_cla16_or53_h_u_cla16_or52_y0 _b=h_u_cla16_or53_h_u_cla16_and383_y0 _y0=h_u_cla16_or53_y0
.names h_u_cla16_pg_logic9_y1 h_u_cla16_or54_h_u_cla16_pg_logic9_y1
1 1
.names h_u_cla16_or53_y0 h_u_cla16_or54_h_u_cla16_or53_y0
1 1
.subckt or_gate _a=h_u_cla16_or54_h_u_cla16_pg_logic9_y1 _b=h_u_cla16_or54_h_u_cla16_or53_y0 _y0=h_u_cla16_or54_y0
.names a_10 h_u_cla16_pg_logic10_a_10
1 1
.names b_10 h_u_cla16_pg_logic10_b_10
1 1
.subckt pg_logic a=h_u_cla16_pg_logic10_a_10 b=h_u_cla16_pg_logic10_b_10 out[0]=h_u_cla16_pg_logic10_y0 out[1]=h_u_cla16_pg_logic10_y1 out[2]=h_u_cla16_pg_logic10_y2
.names h_u_cla16_pg_logic10_y2 h_u_cla16_xor10_h_u_cla16_pg_logic10_y2
1 1
.names h_u_cla16_or54_y0 h_u_cla16_xor10_h_u_cla16_or54_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor10_h_u_cla16_pg_logic10_y2 _b=h_u_cla16_xor10_h_u_cla16_or54_y0 _y0=h_u_cla16_xor10_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and385_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and385_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and385_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and385_constant_wire_0 _y0=h_u_cla16_and385_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and386_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and386_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and386_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and386_constant_wire_0 _y0=h_u_cla16_and386_y0
.names h_u_cla16_and386_y0 h_u_cla16_and387_h_u_cla16_and386_y0
1 1
.names h_u_cla16_and385_y0 h_u_cla16_and387_h_u_cla16_and385_y0
1 1
.subckt and_gate _a=h_u_cla16_and387_h_u_cla16_and386_y0 _b=h_u_cla16_and387_h_u_cla16_and385_y0 _y0=h_u_cla16_and387_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and388_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and388_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and388_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and388_constant_wire_0 _y0=h_u_cla16_and388_y0
.names h_u_cla16_and388_y0 h_u_cla16_and389_h_u_cla16_and388_y0
1 1
.names h_u_cla16_and387_y0 h_u_cla16_and389_h_u_cla16_and387_y0
1 1
.subckt and_gate _a=h_u_cla16_and389_h_u_cla16_and388_y0 _b=h_u_cla16_and389_h_u_cla16_and387_y0 _y0=h_u_cla16_and389_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and390_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and390_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and390_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and390_constant_wire_0 _y0=h_u_cla16_and390_y0
.names h_u_cla16_and390_y0 h_u_cla16_and391_h_u_cla16_and390_y0
1 1
.names h_u_cla16_and389_y0 h_u_cla16_and391_h_u_cla16_and389_y0
1 1
.subckt and_gate _a=h_u_cla16_and391_h_u_cla16_and390_y0 _b=h_u_cla16_and391_h_u_cla16_and389_y0 _y0=h_u_cla16_and391_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and392_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and392_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and392_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and392_constant_wire_0 _y0=h_u_cla16_and392_y0
.names h_u_cla16_and392_y0 h_u_cla16_and393_h_u_cla16_and392_y0
1 1
.names h_u_cla16_and391_y0 h_u_cla16_and393_h_u_cla16_and391_y0
1 1
.subckt and_gate _a=h_u_cla16_and393_h_u_cla16_and392_y0 _b=h_u_cla16_and393_h_u_cla16_and391_y0 _y0=h_u_cla16_and393_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and394_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and394_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and394_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and394_constant_wire_0 _y0=h_u_cla16_and394_y0
.names h_u_cla16_and394_y0 h_u_cla16_and395_h_u_cla16_and394_y0
1 1
.names h_u_cla16_and393_y0 h_u_cla16_and395_h_u_cla16_and393_y0
1 1
.subckt and_gate _a=h_u_cla16_and395_h_u_cla16_and394_y0 _b=h_u_cla16_and395_h_u_cla16_and393_y0 _y0=h_u_cla16_and395_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and396_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and396_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and396_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and396_constant_wire_0 _y0=h_u_cla16_and396_y0
.names h_u_cla16_and396_y0 h_u_cla16_and397_h_u_cla16_and396_y0
1 1
.names h_u_cla16_and395_y0 h_u_cla16_and397_h_u_cla16_and395_y0
1 1
.subckt and_gate _a=h_u_cla16_and397_h_u_cla16_and396_y0 _b=h_u_cla16_and397_h_u_cla16_and395_y0 _y0=h_u_cla16_and397_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and398_h_u_cla16_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla16_and398_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and398_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and398_constant_wire_0 _y0=h_u_cla16_and398_y0
.names h_u_cla16_and398_y0 h_u_cla16_and399_h_u_cla16_and398_y0
1 1
.names h_u_cla16_and397_y0 h_u_cla16_and399_h_u_cla16_and397_y0
1 1
.subckt and_gate _a=h_u_cla16_and399_h_u_cla16_and398_y0 _b=h_u_cla16_and399_h_u_cla16_and397_y0 _y0=h_u_cla16_and399_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and400_h_u_cla16_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla16_and400_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and400_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and400_constant_wire_0 _y0=h_u_cla16_and400_y0
.names h_u_cla16_and400_y0 h_u_cla16_and401_h_u_cla16_and400_y0
1 1
.names h_u_cla16_and399_y0 h_u_cla16_and401_h_u_cla16_and399_y0
1 1
.subckt and_gate _a=h_u_cla16_and401_h_u_cla16_and400_y0 _b=h_u_cla16_and401_h_u_cla16_and399_y0 _y0=h_u_cla16_and401_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and402_h_u_cla16_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla16_and402_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and402_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and402_constant_wire_0 _y0=h_u_cla16_and402_y0
.names h_u_cla16_and402_y0 h_u_cla16_and403_h_u_cla16_and402_y0
1 1
.names h_u_cla16_and401_y0 h_u_cla16_and403_h_u_cla16_and401_y0
1 1
.subckt and_gate _a=h_u_cla16_and403_h_u_cla16_and402_y0 _b=h_u_cla16_and403_h_u_cla16_and401_y0 _y0=h_u_cla16_and403_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and404_h_u_cla16_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla16_and404_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and404_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and404_constant_wire_0 _y0=h_u_cla16_and404_y0
.names h_u_cla16_and404_y0 h_u_cla16_and405_h_u_cla16_and404_y0
1 1
.names h_u_cla16_and403_y0 h_u_cla16_and405_h_u_cla16_and403_y0
1 1
.subckt and_gate _a=h_u_cla16_and405_h_u_cla16_and404_y0 _b=h_u_cla16_and405_h_u_cla16_and403_y0 _y0=h_u_cla16_and405_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and406_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and406_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and406_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and406_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and406_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and407_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and407_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and407_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and407_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and407_y0
.names h_u_cla16_and407_y0 h_u_cla16_and408_h_u_cla16_and407_y0
1 1
.names h_u_cla16_and406_y0 h_u_cla16_and408_h_u_cla16_and406_y0
1 1
.subckt and_gate _a=h_u_cla16_and408_h_u_cla16_and407_y0 _b=h_u_cla16_and408_h_u_cla16_and406_y0 _y0=h_u_cla16_and408_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and409_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and409_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and409_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and409_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and409_y0
.names h_u_cla16_and409_y0 h_u_cla16_and410_h_u_cla16_and409_y0
1 1
.names h_u_cla16_and408_y0 h_u_cla16_and410_h_u_cla16_and408_y0
1 1
.subckt and_gate _a=h_u_cla16_and410_h_u_cla16_and409_y0 _b=h_u_cla16_and410_h_u_cla16_and408_y0 _y0=h_u_cla16_and410_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and411_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and411_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and411_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and411_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and411_y0
.names h_u_cla16_and411_y0 h_u_cla16_and412_h_u_cla16_and411_y0
1 1
.names h_u_cla16_and410_y0 h_u_cla16_and412_h_u_cla16_and410_y0
1 1
.subckt and_gate _a=h_u_cla16_and412_h_u_cla16_and411_y0 _b=h_u_cla16_and412_h_u_cla16_and410_y0 _y0=h_u_cla16_and412_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and413_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and413_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and413_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and413_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and413_y0
.names h_u_cla16_and413_y0 h_u_cla16_and414_h_u_cla16_and413_y0
1 1
.names h_u_cla16_and412_y0 h_u_cla16_and414_h_u_cla16_and412_y0
1 1
.subckt and_gate _a=h_u_cla16_and414_h_u_cla16_and413_y0 _b=h_u_cla16_and414_h_u_cla16_and412_y0 _y0=h_u_cla16_and414_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and415_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and415_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and415_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and415_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and415_y0
.names h_u_cla16_and415_y0 h_u_cla16_and416_h_u_cla16_and415_y0
1 1
.names h_u_cla16_and414_y0 h_u_cla16_and416_h_u_cla16_and414_y0
1 1
.subckt and_gate _a=h_u_cla16_and416_h_u_cla16_and415_y0 _b=h_u_cla16_and416_h_u_cla16_and414_y0 _y0=h_u_cla16_and416_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and417_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and417_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and417_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and417_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and417_y0
.names h_u_cla16_and417_y0 h_u_cla16_and418_h_u_cla16_and417_y0
1 1
.names h_u_cla16_and416_y0 h_u_cla16_and418_h_u_cla16_and416_y0
1 1
.subckt and_gate _a=h_u_cla16_and418_h_u_cla16_and417_y0 _b=h_u_cla16_and418_h_u_cla16_and416_y0 _y0=h_u_cla16_and418_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and419_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and419_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and419_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and419_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and419_y0
.names h_u_cla16_and419_y0 h_u_cla16_and420_h_u_cla16_and419_y0
1 1
.names h_u_cla16_and418_y0 h_u_cla16_and420_h_u_cla16_and418_y0
1 1
.subckt and_gate _a=h_u_cla16_and420_h_u_cla16_and419_y0 _b=h_u_cla16_and420_h_u_cla16_and418_y0 _y0=h_u_cla16_and420_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and421_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and421_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and421_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and421_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and421_y0
.names h_u_cla16_and421_y0 h_u_cla16_and422_h_u_cla16_and421_y0
1 1
.names h_u_cla16_and420_y0 h_u_cla16_and422_h_u_cla16_and420_y0
1 1
.subckt and_gate _a=h_u_cla16_and422_h_u_cla16_and421_y0 _b=h_u_cla16_and422_h_u_cla16_and420_y0 _y0=h_u_cla16_and422_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and423_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and423_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and423_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and423_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and423_y0
.names h_u_cla16_and423_y0 h_u_cla16_and424_h_u_cla16_and423_y0
1 1
.names h_u_cla16_and422_y0 h_u_cla16_and424_h_u_cla16_and422_y0
1 1
.subckt and_gate _a=h_u_cla16_and424_h_u_cla16_and423_y0 _b=h_u_cla16_and424_h_u_cla16_and422_y0 _y0=h_u_cla16_and424_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and425_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and425_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and425_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and425_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and425_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and426_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and426_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and426_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and426_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and426_y0
.names h_u_cla16_and426_y0 h_u_cla16_and427_h_u_cla16_and426_y0
1 1
.names h_u_cla16_and425_y0 h_u_cla16_and427_h_u_cla16_and425_y0
1 1
.subckt and_gate _a=h_u_cla16_and427_h_u_cla16_and426_y0 _b=h_u_cla16_and427_h_u_cla16_and425_y0 _y0=h_u_cla16_and427_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and428_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and428_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and428_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and428_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and428_y0
.names h_u_cla16_and428_y0 h_u_cla16_and429_h_u_cla16_and428_y0
1 1
.names h_u_cla16_and427_y0 h_u_cla16_and429_h_u_cla16_and427_y0
1 1
.subckt and_gate _a=h_u_cla16_and429_h_u_cla16_and428_y0 _b=h_u_cla16_and429_h_u_cla16_and427_y0 _y0=h_u_cla16_and429_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and430_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and430_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and430_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and430_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and430_y0
.names h_u_cla16_and430_y0 h_u_cla16_and431_h_u_cla16_and430_y0
1 1
.names h_u_cla16_and429_y0 h_u_cla16_and431_h_u_cla16_and429_y0
1 1
.subckt and_gate _a=h_u_cla16_and431_h_u_cla16_and430_y0 _b=h_u_cla16_and431_h_u_cla16_and429_y0 _y0=h_u_cla16_and431_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and432_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and432_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and432_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and432_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and432_y0
.names h_u_cla16_and432_y0 h_u_cla16_and433_h_u_cla16_and432_y0
1 1
.names h_u_cla16_and431_y0 h_u_cla16_and433_h_u_cla16_and431_y0
1 1
.subckt and_gate _a=h_u_cla16_and433_h_u_cla16_and432_y0 _b=h_u_cla16_and433_h_u_cla16_and431_y0 _y0=h_u_cla16_and433_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and434_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and434_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and434_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and434_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and434_y0
.names h_u_cla16_and434_y0 h_u_cla16_and435_h_u_cla16_and434_y0
1 1
.names h_u_cla16_and433_y0 h_u_cla16_and435_h_u_cla16_and433_y0
1 1
.subckt and_gate _a=h_u_cla16_and435_h_u_cla16_and434_y0 _b=h_u_cla16_and435_h_u_cla16_and433_y0 _y0=h_u_cla16_and435_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and436_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and436_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and436_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and436_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and436_y0
.names h_u_cla16_and436_y0 h_u_cla16_and437_h_u_cla16_and436_y0
1 1
.names h_u_cla16_and435_y0 h_u_cla16_and437_h_u_cla16_and435_y0
1 1
.subckt and_gate _a=h_u_cla16_and437_h_u_cla16_and436_y0 _b=h_u_cla16_and437_h_u_cla16_and435_y0 _y0=h_u_cla16_and437_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and438_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and438_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and438_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and438_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and438_y0
.names h_u_cla16_and438_y0 h_u_cla16_and439_h_u_cla16_and438_y0
1 1
.names h_u_cla16_and437_y0 h_u_cla16_and439_h_u_cla16_and437_y0
1 1
.subckt and_gate _a=h_u_cla16_and439_h_u_cla16_and438_y0 _b=h_u_cla16_and439_h_u_cla16_and437_y0 _y0=h_u_cla16_and439_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and440_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and440_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and440_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and440_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and440_y0
.names h_u_cla16_and440_y0 h_u_cla16_and441_h_u_cla16_and440_y0
1 1
.names h_u_cla16_and439_y0 h_u_cla16_and441_h_u_cla16_and439_y0
1 1
.subckt and_gate _a=h_u_cla16_and441_h_u_cla16_and440_y0 _b=h_u_cla16_and441_h_u_cla16_and439_y0 _y0=h_u_cla16_and441_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and442_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and442_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and442_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and442_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and442_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and443_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and443_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and443_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and443_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and443_y0
.names h_u_cla16_and443_y0 h_u_cla16_and444_h_u_cla16_and443_y0
1 1
.names h_u_cla16_and442_y0 h_u_cla16_and444_h_u_cla16_and442_y0
1 1
.subckt and_gate _a=h_u_cla16_and444_h_u_cla16_and443_y0 _b=h_u_cla16_and444_h_u_cla16_and442_y0 _y0=h_u_cla16_and444_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and445_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and445_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and445_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and445_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and445_y0
.names h_u_cla16_and445_y0 h_u_cla16_and446_h_u_cla16_and445_y0
1 1
.names h_u_cla16_and444_y0 h_u_cla16_and446_h_u_cla16_and444_y0
1 1
.subckt and_gate _a=h_u_cla16_and446_h_u_cla16_and445_y0 _b=h_u_cla16_and446_h_u_cla16_and444_y0 _y0=h_u_cla16_and446_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and447_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and447_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and447_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and447_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and447_y0
.names h_u_cla16_and447_y0 h_u_cla16_and448_h_u_cla16_and447_y0
1 1
.names h_u_cla16_and446_y0 h_u_cla16_and448_h_u_cla16_and446_y0
1 1
.subckt and_gate _a=h_u_cla16_and448_h_u_cla16_and447_y0 _b=h_u_cla16_and448_h_u_cla16_and446_y0 _y0=h_u_cla16_and448_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and449_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and449_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and449_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and449_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and449_y0
.names h_u_cla16_and449_y0 h_u_cla16_and450_h_u_cla16_and449_y0
1 1
.names h_u_cla16_and448_y0 h_u_cla16_and450_h_u_cla16_and448_y0
1 1
.subckt and_gate _a=h_u_cla16_and450_h_u_cla16_and449_y0 _b=h_u_cla16_and450_h_u_cla16_and448_y0 _y0=h_u_cla16_and450_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and451_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and451_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and451_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and451_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and451_y0
.names h_u_cla16_and451_y0 h_u_cla16_and452_h_u_cla16_and451_y0
1 1
.names h_u_cla16_and450_y0 h_u_cla16_and452_h_u_cla16_and450_y0
1 1
.subckt and_gate _a=h_u_cla16_and452_h_u_cla16_and451_y0 _b=h_u_cla16_and452_h_u_cla16_and450_y0 _y0=h_u_cla16_and452_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and453_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and453_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and453_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and453_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and453_y0
.names h_u_cla16_and453_y0 h_u_cla16_and454_h_u_cla16_and453_y0
1 1
.names h_u_cla16_and452_y0 h_u_cla16_and454_h_u_cla16_and452_y0
1 1
.subckt and_gate _a=h_u_cla16_and454_h_u_cla16_and453_y0 _b=h_u_cla16_and454_h_u_cla16_and452_y0 _y0=h_u_cla16_and454_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and455_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and455_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and455_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and455_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and455_y0
.names h_u_cla16_and455_y0 h_u_cla16_and456_h_u_cla16_and455_y0
1 1
.names h_u_cla16_and454_y0 h_u_cla16_and456_h_u_cla16_and454_y0
1 1
.subckt and_gate _a=h_u_cla16_and456_h_u_cla16_and455_y0 _b=h_u_cla16_and456_h_u_cla16_and454_y0 _y0=h_u_cla16_and456_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and457_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and457_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and457_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and457_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and457_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and458_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and458_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and458_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and458_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and458_y0
.names h_u_cla16_and458_y0 h_u_cla16_and459_h_u_cla16_and458_y0
1 1
.names h_u_cla16_and457_y0 h_u_cla16_and459_h_u_cla16_and457_y0
1 1
.subckt and_gate _a=h_u_cla16_and459_h_u_cla16_and458_y0 _b=h_u_cla16_and459_h_u_cla16_and457_y0 _y0=h_u_cla16_and459_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and460_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and460_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and460_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and460_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and460_y0
.names h_u_cla16_and460_y0 h_u_cla16_and461_h_u_cla16_and460_y0
1 1
.names h_u_cla16_and459_y0 h_u_cla16_and461_h_u_cla16_and459_y0
1 1
.subckt and_gate _a=h_u_cla16_and461_h_u_cla16_and460_y0 _b=h_u_cla16_and461_h_u_cla16_and459_y0 _y0=h_u_cla16_and461_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and462_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and462_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and462_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and462_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and462_y0
.names h_u_cla16_and462_y0 h_u_cla16_and463_h_u_cla16_and462_y0
1 1
.names h_u_cla16_and461_y0 h_u_cla16_and463_h_u_cla16_and461_y0
1 1
.subckt and_gate _a=h_u_cla16_and463_h_u_cla16_and462_y0 _b=h_u_cla16_and463_h_u_cla16_and461_y0 _y0=h_u_cla16_and463_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and464_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and464_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and464_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and464_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and464_y0
.names h_u_cla16_and464_y0 h_u_cla16_and465_h_u_cla16_and464_y0
1 1
.names h_u_cla16_and463_y0 h_u_cla16_and465_h_u_cla16_and463_y0
1 1
.subckt and_gate _a=h_u_cla16_and465_h_u_cla16_and464_y0 _b=h_u_cla16_and465_h_u_cla16_and463_y0 _y0=h_u_cla16_and465_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and466_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and466_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and466_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and466_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and466_y0
.names h_u_cla16_and466_y0 h_u_cla16_and467_h_u_cla16_and466_y0
1 1
.names h_u_cla16_and465_y0 h_u_cla16_and467_h_u_cla16_and465_y0
1 1
.subckt and_gate _a=h_u_cla16_and467_h_u_cla16_and466_y0 _b=h_u_cla16_and467_h_u_cla16_and465_y0 _y0=h_u_cla16_and467_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and468_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and468_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and468_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and468_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and468_y0
.names h_u_cla16_and468_y0 h_u_cla16_and469_h_u_cla16_and468_y0
1 1
.names h_u_cla16_and467_y0 h_u_cla16_and469_h_u_cla16_and467_y0
1 1
.subckt and_gate _a=h_u_cla16_and469_h_u_cla16_and468_y0 _b=h_u_cla16_and469_h_u_cla16_and467_y0 _y0=h_u_cla16_and469_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and470_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and470_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and470_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and470_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and470_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and471_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and471_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and471_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and471_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and471_y0
.names h_u_cla16_and471_y0 h_u_cla16_and472_h_u_cla16_and471_y0
1 1
.names h_u_cla16_and470_y0 h_u_cla16_and472_h_u_cla16_and470_y0
1 1
.subckt and_gate _a=h_u_cla16_and472_h_u_cla16_and471_y0 _b=h_u_cla16_and472_h_u_cla16_and470_y0 _y0=h_u_cla16_and472_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and473_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and473_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and473_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and473_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and473_y0
.names h_u_cla16_and473_y0 h_u_cla16_and474_h_u_cla16_and473_y0
1 1
.names h_u_cla16_and472_y0 h_u_cla16_and474_h_u_cla16_and472_y0
1 1
.subckt and_gate _a=h_u_cla16_and474_h_u_cla16_and473_y0 _b=h_u_cla16_and474_h_u_cla16_and472_y0 _y0=h_u_cla16_and474_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and475_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and475_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and475_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and475_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and475_y0
.names h_u_cla16_and475_y0 h_u_cla16_and476_h_u_cla16_and475_y0
1 1
.names h_u_cla16_and474_y0 h_u_cla16_and476_h_u_cla16_and474_y0
1 1
.subckt and_gate _a=h_u_cla16_and476_h_u_cla16_and475_y0 _b=h_u_cla16_and476_h_u_cla16_and474_y0 _y0=h_u_cla16_and476_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and477_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and477_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and477_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and477_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and477_y0
.names h_u_cla16_and477_y0 h_u_cla16_and478_h_u_cla16_and477_y0
1 1
.names h_u_cla16_and476_y0 h_u_cla16_and478_h_u_cla16_and476_y0
1 1
.subckt and_gate _a=h_u_cla16_and478_h_u_cla16_and477_y0 _b=h_u_cla16_and478_h_u_cla16_and476_y0 _y0=h_u_cla16_and478_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and479_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and479_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and479_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and479_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and479_y0
.names h_u_cla16_and479_y0 h_u_cla16_and480_h_u_cla16_and479_y0
1 1
.names h_u_cla16_and478_y0 h_u_cla16_and480_h_u_cla16_and478_y0
1 1
.subckt and_gate _a=h_u_cla16_and480_h_u_cla16_and479_y0 _b=h_u_cla16_and480_h_u_cla16_and478_y0 _y0=h_u_cla16_and480_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and481_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and481_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and481_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and481_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and481_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and482_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and482_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and482_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and482_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and482_y0
.names h_u_cla16_and482_y0 h_u_cla16_and483_h_u_cla16_and482_y0
1 1
.names h_u_cla16_and481_y0 h_u_cla16_and483_h_u_cla16_and481_y0
1 1
.subckt and_gate _a=h_u_cla16_and483_h_u_cla16_and482_y0 _b=h_u_cla16_and483_h_u_cla16_and481_y0 _y0=h_u_cla16_and483_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and484_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and484_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and484_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and484_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and484_y0
.names h_u_cla16_and484_y0 h_u_cla16_and485_h_u_cla16_and484_y0
1 1
.names h_u_cla16_and483_y0 h_u_cla16_and485_h_u_cla16_and483_y0
1 1
.subckt and_gate _a=h_u_cla16_and485_h_u_cla16_and484_y0 _b=h_u_cla16_and485_h_u_cla16_and483_y0 _y0=h_u_cla16_and485_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and486_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and486_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and486_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and486_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and486_y0
.names h_u_cla16_and486_y0 h_u_cla16_and487_h_u_cla16_and486_y0
1 1
.names h_u_cla16_and485_y0 h_u_cla16_and487_h_u_cla16_and485_y0
1 1
.subckt and_gate _a=h_u_cla16_and487_h_u_cla16_and486_y0 _b=h_u_cla16_and487_h_u_cla16_and485_y0 _y0=h_u_cla16_and487_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and488_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and488_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and488_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and488_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and488_y0
.names h_u_cla16_and488_y0 h_u_cla16_and489_h_u_cla16_and488_y0
1 1
.names h_u_cla16_and487_y0 h_u_cla16_and489_h_u_cla16_and487_y0
1 1
.subckt and_gate _a=h_u_cla16_and489_h_u_cla16_and488_y0 _b=h_u_cla16_and489_h_u_cla16_and487_y0 _y0=h_u_cla16_and489_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and490_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and490_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and490_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and490_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and490_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and491_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and491_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and491_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and491_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and491_y0
.names h_u_cla16_and491_y0 h_u_cla16_and492_h_u_cla16_and491_y0
1 1
.names h_u_cla16_and490_y0 h_u_cla16_and492_h_u_cla16_and490_y0
1 1
.subckt and_gate _a=h_u_cla16_and492_h_u_cla16_and491_y0 _b=h_u_cla16_and492_h_u_cla16_and490_y0 _y0=h_u_cla16_and492_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and493_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and493_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and493_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and493_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and493_y0
.names h_u_cla16_and493_y0 h_u_cla16_and494_h_u_cla16_and493_y0
1 1
.names h_u_cla16_and492_y0 h_u_cla16_and494_h_u_cla16_and492_y0
1 1
.subckt and_gate _a=h_u_cla16_and494_h_u_cla16_and493_y0 _b=h_u_cla16_and494_h_u_cla16_and492_y0 _y0=h_u_cla16_and494_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and495_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and495_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and495_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and495_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and495_y0
.names h_u_cla16_and495_y0 h_u_cla16_and496_h_u_cla16_and495_y0
1 1
.names h_u_cla16_and494_y0 h_u_cla16_and496_h_u_cla16_and494_y0
1 1
.subckt and_gate _a=h_u_cla16_and496_h_u_cla16_and495_y0 _b=h_u_cla16_and496_h_u_cla16_and494_y0 _y0=h_u_cla16_and496_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and497_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and497_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and497_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and497_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and497_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and498_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and498_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and498_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and498_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and498_y0
.names h_u_cla16_and498_y0 h_u_cla16_and499_h_u_cla16_and498_y0
1 1
.names h_u_cla16_and497_y0 h_u_cla16_and499_h_u_cla16_and497_y0
1 1
.subckt and_gate _a=h_u_cla16_and499_h_u_cla16_and498_y0 _b=h_u_cla16_and499_h_u_cla16_and497_y0 _y0=h_u_cla16_and499_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and500_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and500_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and500_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and500_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and500_y0
.names h_u_cla16_and500_y0 h_u_cla16_and501_h_u_cla16_and500_y0
1 1
.names h_u_cla16_and499_y0 h_u_cla16_and501_h_u_cla16_and499_y0
1 1
.subckt and_gate _a=h_u_cla16_and501_h_u_cla16_and500_y0 _b=h_u_cla16_and501_h_u_cla16_and499_y0 _y0=h_u_cla16_and501_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and502_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and502_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and502_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and502_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and502_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and503_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and503_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and503_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and503_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and503_y0
.names h_u_cla16_and503_y0 h_u_cla16_and504_h_u_cla16_and503_y0
1 1
.names h_u_cla16_and502_y0 h_u_cla16_and504_h_u_cla16_and502_y0
1 1
.subckt and_gate _a=h_u_cla16_and504_h_u_cla16_and503_y0 _b=h_u_cla16_and504_h_u_cla16_and502_y0 _y0=h_u_cla16_and504_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and505_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and505_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and505_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and505_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and505_y0
.names h_u_cla16_and505_y0 h_u_cla16_or55_h_u_cla16_and505_y0
1 1
.names h_u_cla16_and405_y0 h_u_cla16_or55_h_u_cla16_and405_y0
1 1
.subckt or_gate _a=h_u_cla16_or55_h_u_cla16_and505_y0 _b=h_u_cla16_or55_h_u_cla16_and405_y0 _y0=h_u_cla16_or55_y0
.names h_u_cla16_or55_y0 h_u_cla16_or56_h_u_cla16_or55_y0
1 1
.names h_u_cla16_and424_y0 h_u_cla16_or56_h_u_cla16_and424_y0
1 1
.subckt or_gate _a=h_u_cla16_or56_h_u_cla16_or55_y0 _b=h_u_cla16_or56_h_u_cla16_and424_y0 _y0=h_u_cla16_or56_y0
.names h_u_cla16_or56_y0 h_u_cla16_or57_h_u_cla16_or56_y0
1 1
.names h_u_cla16_and441_y0 h_u_cla16_or57_h_u_cla16_and441_y0
1 1
.subckt or_gate _a=h_u_cla16_or57_h_u_cla16_or56_y0 _b=h_u_cla16_or57_h_u_cla16_and441_y0 _y0=h_u_cla16_or57_y0
.names h_u_cla16_or57_y0 h_u_cla16_or58_h_u_cla16_or57_y0
1 1
.names h_u_cla16_and456_y0 h_u_cla16_or58_h_u_cla16_and456_y0
1 1
.subckt or_gate _a=h_u_cla16_or58_h_u_cla16_or57_y0 _b=h_u_cla16_or58_h_u_cla16_and456_y0 _y0=h_u_cla16_or58_y0
.names h_u_cla16_or58_y0 h_u_cla16_or59_h_u_cla16_or58_y0
1 1
.names h_u_cla16_and469_y0 h_u_cla16_or59_h_u_cla16_and469_y0
1 1
.subckt or_gate _a=h_u_cla16_or59_h_u_cla16_or58_y0 _b=h_u_cla16_or59_h_u_cla16_and469_y0 _y0=h_u_cla16_or59_y0
.names h_u_cla16_or59_y0 h_u_cla16_or60_h_u_cla16_or59_y0
1 1
.names h_u_cla16_and480_y0 h_u_cla16_or60_h_u_cla16_and480_y0
1 1
.subckt or_gate _a=h_u_cla16_or60_h_u_cla16_or59_y0 _b=h_u_cla16_or60_h_u_cla16_and480_y0 _y0=h_u_cla16_or60_y0
.names h_u_cla16_or60_y0 h_u_cla16_or61_h_u_cla16_or60_y0
1 1
.names h_u_cla16_and489_y0 h_u_cla16_or61_h_u_cla16_and489_y0
1 1
.subckt or_gate _a=h_u_cla16_or61_h_u_cla16_or60_y0 _b=h_u_cla16_or61_h_u_cla16_and489_y0 _y0=h_u_cla16_or61_y0
.names h_u_cla16_or61_y0 h_u_cla16_or62_h_u_cla16_or61_y0
1 1
.names h_u_cla16_and496_y0 h_u_cla16_or62_h_u_cla16_and496_y0
1 1
.subckt or_gate _a=h_u_cla16_or62_h_u_cla16_or61_y0 _b=h_u_cla16_or62_h_u_cla16_and496_y0 _y0=h_u_cla16_or62_y0
.names h_u_cla16_or62_y0 h_u_cla16_or63_h_u_cla16_or62_y0
1 1
.names h_u_cla16_and501_y0 h_u_cla16_or63_h_u_cla16_and501_y0
1 1
.subckt or_gate _a=h_u_cla16_or63_h_u_cla16_or62_y0 _b=h_u_cla16_or63_h_u_cla16_and501_y0 _y0=h_u_cla16_or63_y0
.names h_u_cla16_or63_y0 h_u_cla16_or64_h_u_cla16_or63_y0
1 1
.names h_u_cla16_and504_y0 h_u_cla16_or64_h_u_cla16_and504_y0
1 1
.subckt or_gate _a=h_u_cla16_or64_h_u_cla16_or63_y0 _b=h_u_cla16_or64_h_u_cla16_and504_y0 _y0=h_u_cla16_or64_y0
.names h_u_cla16_pg_logic10_y1 h_u_cla16_or65_h_u_cla16_pg_logic10_y1
1 1
.names h_u_cla16_or64_y0 h_u_cla16_or65_h_u_cla16_or64_y0
1 1
.subckt or_gate _a=h_u_cla16_or65_h_u_cla16_pg_logic10_y1 _b=h_u_cla16_or65_h_u_cla16_or64_y0 _y0=h_u_cla16_or65_y0
.names a_11 h_u_cla16_pg_logic11_a_11
1 1
.names b_11 h_u_cla16_pg_logic11_b_11
1 1
.subckt pg_logic a=h_u_cla16_pg_logic11_a_11 b=h_u_cla16_pg_logic11_b_11 out[0]=h_u_cla16_pg_logic11_y0 out[1]=h_u_cla16_pg_logic11_y1 out[2]=h_u_cla16_pg_logic11_y2
.names h_u_cla16_pg_logic11_y2 h_u_cla16_xor11_h_u_cla16_pg_logic11_y2
1 1
.names h_u_cla16_or65_y0 h_u_cla16_xor11_h_u_cla16_or65_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor11_h_u_cla16_pg_logic11_y2 _b=h_u_cla16_xor11_h_u_cla16_or65_y0 _y0=h_u_cla16_xor11_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and506_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and506_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and506_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and506_constant_wire_0 _y0=h_u_cla16_and506_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and507_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and507_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and507_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and507_constant_wire_0 _y0=h_u_cla16_and507_y0
.names h_u_cla16_and507_y0 h_u_cla16_and508_h_u_cla16_and507_y0
1 1
.names h_u_cla16_and506_y0 h_u_cla16_and508_h_u_cla16_and506_y0
1 1
.subckt and_gate _a=h_u_cla16_and508_h_u_cla16_and507_y0 _b=h_u_cla16_and508_h_u_cla16_and506_y0 _y0=h_u_cla16_and508_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and509_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and509_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and509_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and509_constant_wire_0 _y0=h_u_cla16_and509_y0
.names h_u_cla16_and509_y0 h_u_cla16_and510_h_u_cla16_and509_y0
1 1
.names h_u_cla16_and508_y0 h_u_cla16_and510_h_u_cla16_and508_y0
1 1
.subckt and_gate _a=h_u_cla16_and510_h_u_cla16_and509_y0 _b=h_u_cla16_and510_h_u_cla16_and508_y0 _y0=h_u_cla16_and510_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and511_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and511_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and511_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and511_constant_wire_0 _y0=h_u_cla16_and511_y0
.names h_u_cla16_and511_y0 h_u_cla16_and512_h_u_cla16_and511_y0
1 1
.names h_u_cla16_and510_y0 h_u_cla16_and512_h_u_cla16_and510_y0
1 1
.subckt and_gate _a=h_u_cla16_and512_h_u_cla16_and511_y0 _b=h_u_cla16_and512_h_u_cla16_and510_y0 _y0=h_u_cla16_and512_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and513_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and513_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and513_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and513_constant_wire_0 _y0=h_u_cla16_and513_y0
.names h_u_cla16_and513_y0 h_u_cla16_and514_h_u_cla16_and513_y0
1 1
.names h_u_cla16_and512_y0 h_u_cla16_and514_h_u_cla16_and512_y0
1 1
.subckt and_gate _a=h_u_cla16_and514_h_u_cla16_and513_y0 _b=h_u_cla16_and514_h_u_cla16_and512_y0 _y0=h_u_cla16_and514_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and515_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and515_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and515_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and515_constant_wire_0 _y0=h_u_cla16_and515_y0
.names h_u_cla16_and515_y0 h_u_cla16_and516_h_u_cla16_and515_y0
1 1
.names h_u_cla16_and514_y0 h_u_cla16_and516_h_u_cla16_and514_y0
1 1
.subckt and_gate _a=h_u_cla16_and516_h_u_cla16_and515_y0 _b=h_u_cla16_and516_h_u_cla16_and514_y0 _y0=h_u_cla16_and516_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and517_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and517_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and517_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and517_constant_wire_0 _y0=h_u_cla16_and517_y0
.names h_u_cla16_and517_y0 h_u_cla16_and518_h_u_cla16_and517_y0
1 1
.names h_u_cla16_and516_y0 h_u_cla16_and518_h_u_cla16_and516_y0
1 1
.subckt and_gate _a=h_u_cla16_and518_h_u_cla16_and517_y0 _b=h_u_cla16_and518_h_u_cla16_and516_y0 _y0=h_u_cla16_and518_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and519_h_u_cla16_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla16_and519_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and519_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and519_constant_wire_0 _y0=h_u_cla16_and519_y0
.names h_u_cla16_and519_y0 h_u_cla16_and520_h_u_cla16_and519_y0
1 1
.names h_u_cla16_and518_y0 h_u_cla16_and520_h_u_cla16_and518_y0
1 1
.subckt and_gate _a=h_u_cla16_and520_h_u_cla16_and519_y0 _b=h_u_cla16_and520_h_u_cla16_and518_y0 _y0=h_u_cla16_and520_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and521_h_u_cla16_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla16_and521_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and521_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and521_constant_wire_0 _y0=h_u_cla16_and521_y0
.names h_u_cla16_and521_y0 h_u_cla16_and522_h_u_cla16_and521_y0
1 1
.names h_u_cla16_and520_y0 h_u_cla16_and522_h_u_cla16_and520_y0
1 1
.subckt and_gate _a=h_u_cla16_and522_h_u_cla16_and521_y0 _b=h_u_cla16_and522_h_u_cla16_and520_y0 _y0=h_u_cla16_and522_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and523_h_u_cla16_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla16_and523_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and523_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and523_constant_wire_0 _y0=h_u_cla16_and523_y0
.names h_u_cla16_and523_y0 h_u_cla16_and524_h_u_cla16_and523_y0
1 1
.names h_u_cla16_and522_y0 h_u_cla16_and524_h_u_cla16_and522_y0
1 1
.subckt and_gate _a=h_u_cla16_and524_h_u_cla16_and523_y0 _b=h_u_cla16_and524_h_u_cla16_and522_y0 _y0=h_u_cla16_and524_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and525_h_u_cla16_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla16_and525_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and525_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and525_constant_wire_0 _y0=h_u_cla16_and525_y0
.names h_u_cla16_and525_y0 h_u_cla16_and526_h_u_cla16_and525_y0
1 1
.names h_u_cla16_and524_y0 h_u_cla16_and526_h_u_cla16_and524_y0
1 1
.subckt and_gate _a=h_u_cla16_and526_h_u_cla16_and525_y0 _b=h_u_cla16_and526_h_u_cla16_and524_y0 _y0=h_u_cla16_and526_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and527_h_u_cla16_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla16_and527_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and527_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and527_constant_wire_0 _y0=h_u_cla16_and527_y0
.names h_u_cla16_and527_y0 h_u_cla16_and528_h_u_cla16_and527_y0
1 1
.names h_u_cla16_and526_y0 h_u_cla16_and528_h_u_cla16_and526_y0
1 1
.subckt and_gate _a=h_u_cla16_and528_h_u_cla16_and527_y0 _b=h_u_cla16_and528_h_u_cla16_and526_y0 _y0=h_u_cla16_and528_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and529_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and529_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and529_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and529_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and529_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and530_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and530_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and530_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and530_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and530_y0
.names h_u_cla16_and530_y0 h_u_cla16_and531_h_u_cla16_and530_y0
1 1
.names h_u_cla16_and529_y0 h_u_cla16_and531_h_u_cla16_and529_y0
1 1
.subckt and_gate _a=h_u_cla16_and531_h_u_cla16_and530_y0 _b=h_u_cla16_and531_h_u_cla16_and529_y0 _y0=h_u_cla16_and531_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and532_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and532_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and532_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and532_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and532_y0
.names h_u_cla16_and532_y0 h_u_cla16_and533_h_u_cla16_and532_y0
1 1
.names h_u_cla16_and531_y0 h_u_cla16_and533_h_u_cla16_and531_y0
1 1
.subckt and_gate _a=h_u_cla16_and533_h_u_cla16_and532_y0 _b=h_u_cla16_and533_h_u_cla16_and531_y0 _y0=h_u_cla16_and533_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and534_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and534_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and534_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and534_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and534_y0
.names h_u_cla16_and534_y0 h_u_cla16_and535_h_u_cla16_and534_y0
1 1
.names h_u_cla16_and533_y0 h_u_cla16_and535_h_u_cla16_and533_y0
1 1
.subckt and_gate _a=h_u_cla16_and535_h_u_cla16_and534_y0 _b=h_u_cla16_and535_h_u_cla16_and533_y0 _y0=h_u_cla16_and535_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and536_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and536_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and536_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and536_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and536_y0
.names h_u_cla16_and536_y0 h_u_cla16_and537_h_u_cla16_and536_y0
1 1
.names h_u_cla16_and535_y0 h_u_cla16_and537_h_u_cla16_and535_y0
1 1
.subckt and_gate _a=h_u_cla16_and537_h_u_cla16_and536_y0 _b=h_u_cla16_and537_h_u_cla16_and535_y0 _y0=h_u_cla16_and537_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and538_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and538_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and538_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and538_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and538_y0
.names h_u_cla16_and538_y0 h_u_cla16_and539_h_u_cla16_and538_y0
1 1
.names h_u_cla16_and537_y0 h_u_cla16_and539_h_u_cla16_and537_y0
1 1
.subckt and_gate _a=h_u_cla16_and539_h_u_cla16_and538_y0 _b=h_u_cla16_and539_h_u_cla16_and537_y0 _y0=h_u_cla16_and539_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and540_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and540_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and540_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and540_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and540_y0
.names h_u_cla16_and540_y0 h_u_cla16_and541_h_u_cla16_and540_y0
1 1
.names h_u_cla16_and539_y0 h_u_cla16_and541_h_u_cla16_and539_y0
1 1
.subckt and_gate _a=h_u_cla16_and541_h_u_cla16_and540_y0 _b=h_u_cla16_and541_h_u_cla16_and539_y0 _y0=h_u_cla16_and541_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and542_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and542_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and542_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and542_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and542_y0
.names h_u_cla16_and542_y0 h_u_cla16_and543_h_u_cla16_and542_y0
1 1
.names h_u_cla16_and541_y0 h_u_cla16_and543_h_u_cla16_and541_y0
1 1
.subckt and_gate _a=h_u_cla16_and543_h_u_cla16_and542_y0 _b=h_u_cla16_and543_h_u_cla16_and541_y0 _y0=h_u_cla16_and543_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and544_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and544_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and544_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and544_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and544_y0
.names h_u_cla16_and544_y0 h_u_cla16_and545_h_u_cla16_and544_y0
1 1
.names h_u_cla16_and543_y0 h_u_cla16_and545_h_u_cla16_and543_y0
1 1
.subckt and_gate _a=h_u_cla16_and545_h_u_cla16_and544_y0 _b=h_u_cla16_and545_h_u_cla16_and543_y0 _y0=h_u_cla16_and545_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and546_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and546_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and546_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and546_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and546_y0
.names h_u_cla16_and546_y0 h_u_cla16_and547_h_u_cla16_and546_y0
1 1
.names h_u_cla16_and545_y0 h_u_cla16_and547_h_u_cla16_and545_y0
1 1
.subckt and_gate _a=h_u_cla16_and547_h_u_cla16_and546_y0 _b=h_u_cla16_and547_h_u_cla16_and545_y0 _y0=h_u_cla16_and547_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and548_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and548_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and548_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and548_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and548_y0
.names h_u_cla16_and548_y0 h_u_cla16_and549_h_u_cla16_and548_y0
1 1
.names h_u_cla16_and547_y0 h_u_cla16_and549_h_u_cla16_and547_y0
1 1
.subckt and_gate _a=h_u_cla16_and549_h_u_cla16_and548_y0 _b=h_u_cla16_and549_h_u_cla16_and547_y0 _y0=h_u_cla16_and549_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and550_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and550_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and550_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and550_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and550_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and551_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and551_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and551_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and551_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and551_y0
.names h_u_cla16_and551_y0 h_u_cla16_and552_h_u_cla16_and551_y0
1 1
.names h_u_cla16_and550_y0 h_u_cla16_and552_h_u_cla16_and550_y0
1 1
.subckt and_gate _a=h_u_cla16_and552_h_u_cla16_and551_y0 _b=h_u_cla16_and552_h_u_cla16_and550_y0 _y0=h_u_cla16_and552_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and553_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and553_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and553_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and553_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and553_y0
.names h_u_cla16_and553_y0 h_u_cla16_and554_h_u_cla16_and553_y0
1 1
.names h_u_cla16_and552_y0 h_u_cla16_and554_h_u_cla16_and552_y0
1 1
.subckt and_gate _a=h_u_cla16_and554_h_u_cla16_and553_y0 _b=h_u_cla16_and554_h_u_cla16_and552_y0 _y0=h_u_cla16_and554_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and555_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and555_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and555_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and555_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and555_y0
.names h_u_cla16_and555_y0 h_u_cla16_and556_h_u_cla16_and555_y0
1 1
.names h_u_cla16_and554_y0 h_u_cla16_and556_h_u_cla16_and554_y0
1 1
.subckt and_gate _a=h_u_cla16_and556_h_u_cla16_and555_y0 _b=h_u_cla16_and556_h_u_cla16_and554_y0 _y0=h_u_cla16_and556_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and557_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and557_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and557_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and557_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and557_y0
.names h_u_cla16_and557_y0 h_u_cla16_and558_h_u_cla16_and557_y0
1 1
.names h_u_cla16_and556_y0 h_u_cla16_and558_h_u_cla16_and556_y0
1 1
.subckt and_gate _a=h_u_cla16_and558_h_u_cla16_and557_y0 _b=h_u_cla16_and558_h_u_cla16_and556_y0 _y0=h_u_cla16_and558_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and559_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and559_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and559_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and559_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and559_y0
.names h_u_cla16_and559_y0 h_u_cla16_and560_h_u_cla16_and559_y0
1 1
.names h_u_cla16_and558_y0 h_u_cla16_and560_h_u_cla16_and558_y0
1 1
.subckt and_gate _a=h_u_cla16_and560_h_u_cla16_and559_y0 _b=h_u_cla16_and560_h_u_cla16_and558_y0 _y0=h_u_cla16_and560_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and561_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and561_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and561_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and561_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and561_y0
.names h_u_cla16_and561_y0 h_u_cla16_and562_h_u_cla16_and561_y0
1 1
.names h_u_cla16_and560_y0 h_u_cla16_and562_h_u_cla16_and560_y0
1 1
.subckt and_gate _a=h_u_cla16_and562_h_u_cla16_and561_y0 _b=h_u_cla16_and562_h_u_cla16_and560_y0 _y0=h_u_cla16_and562_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and563_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and563_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and563_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and563_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and563_y0
.names h_u_cla16_and563_y0 h_u_cla16_and564_h_u_cla16_and563_y0
1 1
.names h_u_cla16_and562_y0 h_u_cla16_and564_h_u_cla16_and562_y0
1 1
.subckt and_gate _a=h_u_cla16_and564_h_u_cla16_and563_y0 _b=h_u_cla16_and564_h_u_cla16_and562_y0 _y0=h_u_cla16_and564_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and565_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and565_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and565_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and565_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and565_y0
.names h_u_cla16_and565_y0 h_u_cla16_and566_h_u_cla16_and565_y0
1 1
.names h_u_cla16_and564_y0 h_u_cla16_and566_h_u_cla16_and564_y0
1 1
.subckt and_gate _a=h_u_cla16_and566_h_u_cla16_and565_y0 _b=h_u_cla16_and566_h_u_cla16_and564_y0 _y0=h_u_cla16_and566_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and567_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and567_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and567_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and567_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and567_y0
.names h_u_cla16_and567_y0 h_u_cla16_and568_h_u_cla16_and567_y0
1 1
.names h_u_cla16_and566_y0 h_u_cla16_and568_h_u_cla16_and566_y0
1 1
.subckt and_gate _a=h_u_cla16_and568_h_u_cla16_and567_y0 _b=h_u_cla16_and568_h_u_cla16_and566_y0 _y0=h_u_cla16_and568_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and569_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and569_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and569_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and569_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and569_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and570_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and570_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and570_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and570_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and570_y0
.names h_u_cla16_and570_y0 h_u_cla16_and571_h_u_cla16_and570_y0
1 1
.names h_u_cla16_and569_y0 h_u_cla16_and571_h_u_cla16_and569_y0
1 1
.subckt and_gate _a=h_u_cla16_and571_h_u_cla16_and570_y0 _b=h_u_cla16_and571_h_u_cla16_and569_y0 _y0=h_u_cla16_and571_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and572_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and572_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and572_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and572_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and572_y0
.names h_u_cla16_and572_y0 h_u_cla16_and573_h_u_cla16_and572_y0
1 1
.names h_u_cla16_and571_y0 h_u_cla16_and573_h_u_cla16_and571_y0
1 1
.subckt and_gate _a=h_u_cla16_and573_h_u_cla16_and572_y0 _b=h_u_cla16_and573_h_u_cla16_and571_y0 _y0=h_u_cla16_and573_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and574_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and574_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and574_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and574_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and574_y0
.names h_u_cla16_and574_y0 h_u_cla16_and575_h_u_cla16_and574_y0
1 1
.names h_u_cla16_and573_y0 h_u_cla16_and575_h_u_cla16_and573_y0
1 1
.subckt and_gate _a=h_u_cla16_and575_h_u_cla16_and574_y0 _b=h_u_cla16_and575_h_u_cla16_and573_y0 _y0=h_u_cla16_and575_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and576_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and576_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and576_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and576_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and576_y0
.names h_u_cla16_and576_y0 h_u_cla16_and577_h_u_cla16_and576_y0
1 1
.names h_u_cla16_and575_y0 h_u_cla16_and577_h_u_cla16_and575_y0
1 1
.subckt and_gate _a=h_u_cla16_and577_h_u_cla16_and576_y0 _b=h_u_cla16_and577_h_u_cla16_and575_y0 _y0=h_u_cla16_and577_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and578_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and578_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and578_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and578_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and578_y0
.names h_u_cla16_and578_y0 h_u_cla16_and579_h_u_cla16_and578_y0
1 1
.names h_u_cla16_and577_y0 h_u_cla16_and579_h_u_cla16_and577_y0
1 1
.subckt and_gate _a=h_u_cla16_and579_h_u_cla16_and578_y0 _b=h_u_cla16_and579_h_u_cla16_and577_y0 _y0=h_u_cla16_and579_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and580_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and580_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and580_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and580_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and580_y0
.names h_u_cla16_and580_y0 h_u_cla16_and581_h_u_cla16_and580_y0
1 1
.names h_u_cla16_and579_y0 h_u_cla16_and581_h_u_cla16_and579_y0
1 1
.subckt and_gate _a=h_u_cla16_and581_h_u_cla16_and580_y0 _b=h_u_cla16_and581_h_u_cla16_and579_y0 _y0=h_u_cla16_and581_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and582_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and582_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and582_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and582_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and582_y0
.names h_u_cla16_and582_y0 h_u_cla16_and583_h_u_cla16_and582_y0
1 1
.names h_u_cla16_and581_y0 h_u_cla16_and583_h_u_cla16_and581_y0
1 1
.subckt and_gate _a=h_u_cla16_and583_h_u_cla16_and582_y0 _b=h_u_cla16_and583_h_u_cla16_and581_y0 _y0=h_u_cla16_and583_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and584_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and584_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and584_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and584_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and584_y0
.names h_u_cla16_and584_y0 h_u_cla16_and585_h_u_cla16_and584_y0
1 1
.names h_u_cla16_and583_y0 h_u_cla16_and585_h_u_cla16_and583_y0
1 1
.subckt and_gate _a=h_u_cla16_and585_h_u_cla16_and584_y0 _b=h_u_cla16_and585_h_u_cla16_and583_y0 _y0=h_u_cla16_and585_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and586_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and586_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and586_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and586_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and586_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and587_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and587_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and587_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and587_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and587_y0
.names h_u_cla16_and587_y0 h_u_cla16_and588_h_u_cla16_and587_y0
1 1
.names h_u_cla16_and586_y0 h_u_cla16_and588_h_u_cla16_and586_y0
1 1
.subckt and_gate _a=h_u_cla16_and588_h_u_cla16_and587_y0 _b=h_u_cla16_and588_h_u_cla16_and586_y0 _y0=h_u_cla16_and588_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and589_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and589_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and589_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and589_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and589_y0
.names h_u_cla16_and589_y0 h_u_cla16_and590_h_u_cla16_and589_y0
1 1
.names h_u_cla16_and588_y0 h_u_cla16_and590_h_u_cla16_and588_y0
1 1
.subckt and_gate _a=h_u_cla16_and590_h_u_cla16_and589_y0 _b=h_u_cla16_and590_h_u_cla16_and588_y0 _y0=h_u_cla16_and590_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and591_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and591_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and591_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and591_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and591_y0
.names h_u_cla16_and591_y0 h_u_cla16_and592_h_u_cla16_and591_y0
1 1
.names h_u_cla16_and590_y0 h_u_cla16_and592_h_u_cla16_and590_y0
1 1
.subckt and_gate _a=h_u_cla16_and592_h_u_cla16_and591_y0 _b=h_u_cla16_and592_h_u_cla16_and590_y0 _y0=h_u_cla16_and592_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and593_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and593_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and593_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and593_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and593_y0
.names h_u_cla16_and593_y0 h_u_cla16_and594_h_u_cla16_and593_y0
1 1
.names h_u_cla16_and592_y0 h_u_cla16_and594_h_u_cla16_and592_y0
1 1
.subckt and_gate _a=h_u_cla16_and594_h_u_cla16_and593_y0 _b=h_u_cla16_and594_h_u_cla16_and592_y0 _y0=h_u_cla16_and594_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and595_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and595_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and595_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and595_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and595_y0
.names h_u_cla16_and595_y0 h_u_cla16_and596_h_u_cla16_and595_y0
1 1
.names h_u_cla16_and594_y0 h_u_cla16_and596_h_u_cla16_and594_y0
1 1
.subckt and_gate _a=h_u_cla16_and596_h_u_cla16_and595_y0 _b=h_u_cla16_and596_h_u_cla16_and594_y0 _y0=h_u_cla16_and596_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and597_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and597_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and597_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and597_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and597_y0
.names h_u_cla16_and597_y0 h_u_cla16_and598_h_u_cla16_and597_y0
1 1
.names h_u_cla16_and596_y0 h_u_cla16_and598_h_u_cla16_and596_y0
1 1
.subckt and_gate _a=h_u_cla16_and598_h_u_cla16_and597_y0 _b=h_u_cla16_and598_h_u_cla16_and596_y0 _y0=h_u_cla16_and598_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and599_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and599_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and599_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and599_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and599_y0
.names h_u_cla16_and599_y0 h_u_cla16_and600_h_u_cla16_and599_y0
1 1
.names h_u_cla16_and598_y0 h_u_cla16_and600_h_u_cla16_and598_y0
1 1
.subckt and_gate _a=h_u_cla16_and600_h_u_cla16_and599_y0 _b=h_u_cla16_and600_h_u_cla16_and598_y0 _y0=h_u_cla16_and600_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and601_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and601_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and601_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and601_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and601_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and602_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and602_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and602_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and602_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and602_y0
.names h_u_cla16_and602_y0 h_u_cla16_and603_h_u_cla16_and602_y0
1 1
.names h_u_cla16_and601_y0 h_u_cla16_and603_h_u_cla16_and601_y0
1 1
.subckt and_gate _a=h_u_cla16_and603_h_u_cla16_and602_y0 _b=h_u_cla16_and603_h_u_cla16_and601_y0 _y0=h_u_cla16_and603_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and604_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and604_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and604_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and604_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and604_y0
.names h_u_cla16_and604_y0 h_u_cla16_and605_h_u_cla16_and604_y0
1 1
.names h_u_cla16_and603_y0 h_u_cla16_and605_h_u_cla16_and603_y0
1 1
.subckt and_gate _a=h_u_cla16_and605_h_u_cla16_and604_y0 _b=h_u_cla16_and605_h_u_cla16_and603_y0 _y0=h_u_cla16_and605_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and606_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and606_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and606_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and606_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and606_y0
.names h_u_cla16_and606_y0 h_u_cla16_and607_h_u_cla16_and606_y0
1 1
.names h_u_cla16_and605_y0 h_u_cla16_and607_h_u_cla16_and605_y0
1 1
.subckt and_gate _a=h_u_cla16_and607_h_u_cla16_and606_y0 _b=h_u_cla16_and607_h_u_cla16_and605_y0 _y0=h_u_cla16_and607_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and608_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and608_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and608_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and608_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and608_y0
.names h_u_cla16_and608_y0 h_u_cla16_and609_h_u_cla16_and608_y0
1 1
.names h_u_cla16_and607_y0 h_u_cla16_and609_h_u_cla16_and607_y0
1 1
.subckt and_gate _a=h_u_cla16_and609_h_u_cla16_and608_y0 _b=h_u_cla16_and609_h_u_cla16_and607_y0 _y0=h_u_cla16_and609_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and610_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and610_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and610_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and610_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and610_y0
.names h_u_cla16_and610_y0 h_u_cla16_and611_h_u_cla16_and610_y0
1 1
.names h_u_cla16_and609_y0 h_u_cla16_and611_h_u_cla16_and609_y0
1 1
.subckt and_gate _a=h_u_cla16_and611_h_u_cla16_and610_y0 _b=h_u_cla16_and611_h_u_cla16_and609_y0 _y0=h_u_cla16_and611_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and612_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and612_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and612_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and612_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and612_y0
.names h_u_cla16_and612_y0 h_u_cla16_and613_h_u_cla16_and612_y0
1 1
.names h_u_cla16_and611_y0 h_u_cla16_and613_h_u_cla16_and611_y0
1 1
.subckt and_gate _a=h_u_cla16_and613_h_u_cla16_and612_y0 _b=h_u_cla16_and613_h_u_cla16_and611_y0 _y0=h_u_cla16_and613_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and614_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and614_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and614_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and614_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and614_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and615_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and615_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and615_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and615_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and615_y0
.names h_u_cla16_and615_y0 h_u_cla16_and616_h_u_cla16_and615_y0
1 1
.names h_u_cla16_and614_y0 h_u_cla16_and616_h_u_cla16_and614_y0
1 1
.subckt and_gate _a=h_u_cla16_and616_h_u_cla16_and615_y0 _b=h_u_cla16_and616_h_u_cla16_and614_y0 _y0=h_u_cla16_and616_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and617_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and617_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and617_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and617_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and617_y0
.names h_u_cla16_and617_y0 h_u_cla16_and618_h_u_cla16_and617_y0
1 1
.names h_u_cla16_and616_y0 h_u_cla16_and618_h_u_cla16_and616_y0
1 1
.subckt and_gate _a=h_u_cla16_and618_h_u_cla16_and617_y0 _b=h_u_cla16_and618_h_u_cla16_and616_y0 _y0=h_u_cla16_and618_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and619_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and619_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and619_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and619_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and619_y0
.names h_u_cla16_and619_y0 h_u_cla16_and620_h_u_cla16_and619_y0
1 1
.names h_u_cla16_and618_y0 h_u_cla16_and620_h_u_cla16_and618_y0
1 1
.subckt and_gate _a=h_u_cla16_and620_h_u_cla16_and619_y0 _b=h_u_cla16_and620_h_u_cla16_and618_y0 _y0=h_u_cla16_and620_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and621_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and621_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and621_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and621_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and621_y0
.names h_u_cla16_and621_y0 h_u_cla16_and622_h_u_cla16_and621_y0
1 1
.names h_u_cla16_and620_y0 h_u_cla16_and622_h_u_cla16_and620_y0
1 1
.subckt and_gate _a=h_u_cla16_and622_h_u_cla16_and621_y0 _b=h_u_cla16_and622_h_u_cla16_and620_y0 _y0=h_u_cla16_and622_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and623_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and623_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and623_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and623_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and623_y0
.names h_u_cla16_and623_y0 h_u_cla16_and624_h_u_cla16_and623_y0
1 1
.names h_u_cla16_and622_y0 h_u_cla16_and624_h_u_cla16_and622_y0
1 1
.subckt and_gate _a=h_u_cla16_and624_h_u_cla16_and623_y0 _b=h_u_cla16_and624_h_u_cla16_and622_y0 _y0=h_u_cla16_and624_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and625_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and625_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and625_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and625_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and625_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and626_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and626_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and626_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and626_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and626_y0
.names h_u_cla16_and626_y0 h_u_cla16_and627_h_u_cla16_and626_y0
1 1
.names h_u_cla16_and625_y0 h_u_cla16_and627_h_u_cla16_and625_y0
1 1
.subckt and_gate _a=h_u_cla16_and627_h_u_cla16_and626_y0 _b=h_u_cla16_and627_h_u_cla16_and625_y0 _y0=h_u_cla16_and627_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and628_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and628_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and628_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and628_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and628_y0
.names h_u_cla16_and628_y0 h_u_cla16_and629_h_u_cla16_and628_y0
1 1
.names h_u_cla16_and627_y0 h_u_cla16_and629_h_u_cla16_and627_y0
1 1
.subckt and_gate _a=h_u_cla16_and629_h_u_cla16_and628_y0 _b=h_u_cla16_and629_h_u_cla16_and627_y0 _y0=h_u_cla16_and629_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and630_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and630_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and630_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and630_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and630_y0
.names h_u_cla16_and630_y0 h_u_cla16_and631_h_u_cla16_and630_y0
1 1
.names h_u_cla16_and629_y0 h_u_cla16_and631_h_u_cla16_and629_y0
1 1
.subckt and_gate _a=h_u_cla16_and631_h_u_cla16_and630_y0 _b=h_u_cla16_and631_h_u_cla16_and629_y0 _y0=h_u_cla16_and631_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and632_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and632_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and632_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and632_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and632_y0
.names h_u_cla16_and632_y0 h_u_cla16_and633_h_u_cla16_and632_y0
1 1
.names h_u_cla16_and631_y0 h_u_cla16_and633_h_u_cla16_and631_y0
1 1
.subckt and_gate _a=h_u_cla16_and633_h_u_cla16_and632_y0 _b=h_u_cla16_and633_h_u_cla16_and631_y0 _y0=h_u_cla16_and633_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and634_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and634_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and634_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and634_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and634_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and635_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and635_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and635_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and635_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and635_y0
.names h_u_cla16_and635_y0 h_u_cla16_and636_h_u_cla16_and635_y0
1 1
.names h_u_cla16_and634_y0 h_u_cla16_and636_h_u_cla16_and634_y0
1 1
.subckt and_gate _a=h_u_cla16_and636_h_u_cla16_and635_y0 _b=h_u_cla16_and636_h_u_cla16_and634_y0 _y0=h_u_cla16_and636_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and637_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and637_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and637_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and637_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and637_y0
.names h_u_cla16_and637_y0 h_u_cla16_and638_h_u_cla16_and637_y0
1 1
.names h_u_cla16_and636_y0 h_u_cla16_and638_h_u_cla16_and636_y0
1 1
.subckt and_gate _a=h_u_cla16_and638_h_u_cla16_and637_y0 _b=h_u_cla16_and638_h_u_cla16_and636_y0 _y0=h_u_cla16_and638_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and639_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and639_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and639_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and639_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and639_y0
.names h_u_cla16_and639_y0 h_u_cla16_and640_h_u_cla16_and639_y0
1 1
.names h_u_cla16_and638_y0 h_u_cla16_and640_h_u_cla16_and638_y0
1 1
.subckt and_gate _a=h_u_cla16_and640_h_u_cla16_and639_y0 _b=h_u_cla16_and640_h_u_cla16_and638_y0 _y0=h_u_cla16_and640_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and641_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and641_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and641_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and641_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and641_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and642_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and642_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and642_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and642_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and642_y0
.names h_u_cla16_and642_y0 h_u_cla16_and643_h_u_cla16_and642_y0
1 1
.names h_u_cla16_and641_y0 h_u_cla16_and643_h_u_cla16_and641_y0
1 1
.subckt and_gate _a=h_u_cla16_and643_h_u_cla16_and642_y0 _b=h_u_cla16_and643_h_u_cla16_and641_y0 _y0=h_u_cla16_and643_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and644_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and644_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and644_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and644_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and644_y0
.names h_u_cla16_and644_y0 h_u_cla16_and645_h_u_cla16_and644_y0
1 1
.names h_u_cla16_and643_y0 h_u_cla16_and645_h_u_cla16_and643_y0
1 1
.subckt and_gate _a=h_u_cla16_and645_h_u_cla16_and644_y0 _b=h_u_cla16_and645_h_u_cla16_and643_y0 _y0=h_u_cla16_and645_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and646_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and646_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and646_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and646_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and646_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and647_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and647_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and647_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and647_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and647_y0
.names h_u_cla16_and647_y0 h_u_cla16_and648_h_u_cla16_and647_y0
1 1
.names h_u_cla16_and646_y0 h_u_cla16_and648_h_u_cla16_and646_y0
1 1
.subckt and_gate _a=h_u_cla16_and648_h_u_cla16_and647_y0 _b=h_u_cla16_and648_h_u_cla16_and646_y0 _y0=h_u_cla16_and648_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and649_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and649_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and649_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and649_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and649_y0
.names h_u_cla16_and649_y0 h_u_cla16_or66_h_u_cla16_and649_y0
1 1
.names h_u_cla16_and528_y0 h_u_cla16_or66_h_u_cla16_and528_y0
1 1
.subckt or_gate _a=h_u_cla16_or66_h_u_cla16_and649_y0 _b=h_u_cla16_or66_h_u_cla16_and528_y0 _y0=h_u_cla16_or66_y0
.names h_u_cla16_or66_y0 h_u_cla16_or67_h_u_cla16_or66_y0
1 1
.names h_u_cla16_and549_y0 h_u_cla16_or67_h_u_cla16_and549_y0
1 1
.subckt or_gate _a=h_u_cla16_or67_h_u_cla16_or66_y0 _b=h_u_cla16_or67_h_u_cla16_and549_y0 _y0=h_u_cla16_or67_y0
.names h_u_cla16_or67_y0 h_u_cla16_or68_h_u_cla16_or67_y0
1 1
.names h_u_cla16_and568_y0 h_u_cla16_or68_h_u_cla16_and568_y0
1 1
.subckt or_gate _a=h_u_cla16_or68_h_u_cla16_or67_y0 _b=h_u_cla16_or68_h_u_cla16_and568_y0 _y0=h_u_cla16_or68_y0
.names h_u_cla16_or68_y0 h_u_cla16_or69_h_u_cla16_or68_y0
1 1
.names h_u_cla16_and585_y0 h_u_cla16_or69_h_u_cla16_and585_y0
1 1
.subckt or_gate _a=h_u_cla16_or69_h_u_cla16_or68_y0 _b=h_u_cla16_or69_h_u_cla16_and585_y0 _y0=h_u_cla16_or69_y0
.names h_u_cla16_or69_y0 h_u_cla16_or70_h_u_cla16_or69_y0
1 1
.names h_u_cla16_and600_y0 h_u_cla16_or70_h_u_cla16_and600_y0
1 1
.subckt or_gate _a=h_u_cla16_or70_h_u_cla16_or69_y0 _b=h_u_cla16_or70_h_u_cla16_and600_y0 _y0=h_u_cla16_or70_y0
.names h_u_cla16_or70_y0 h_u_cla16_or71_h_u_cla16_or70_y0
1 1
.names h_u_cla16_and613_y0 h_u_cla16_or71_h_u_cla16_and613_y0
1 1
.subckt or_gate _a=h_u_cla16_or71_h_u_cla16_or70_y0 _b=h_u_cla16_or71_h_u_cla16_and613_y0 _y0=h_u_cla16_or71_y0
.names h_u_cla16_or71_y0 h_u_cla16_or72_h_u_cla16_or71_y0
1 1
.names h_u_cla16_and624_y0 h_u_cla16_or72_h_u_cla16_and624_y0
1 1
.subckt or_gate _a=h_u_cla16_or72_h_u_cla16_or71_y0 _b=h_u_cla16_or72_h_u_cla16_and624_y0 _y0=h_u_cla16_or72_y0
.names h_u_cla16_or72_y0 h_u_cla16_or73_h_u_cla16_or72_y0
1 1
.names h_u_cla16_and633_y0 h_u_cla16_or73_h_u_cla16_and633_y0
1 1
.subckt or_gate _a=h_u_cla16_or73_h_u_cla16_or72_y0 _b=h_u_cla16_or73_h_u_cla16_and633_y0 _y0=h_u_cla16_or73_y0
.names h_u_cla16_or73_y0 h_u_cla16_or74_h_u_cla16_or73_y0
1 1
.names h_u_cla16_and640_y0 h_u_cla16_or74_h_u_cla16_and640_y0
1 1
.subckt or_gate _a=h_u_cla16_or74_h_u_cla16_or73_y0 _b=h_u_cla16_or74_h_u_cla16_and640_y0 _y0=h_u_cla16_or74_y0
.names h_u_cla16_or74_y0 h_u_cla16_or75_h_u_cla16_or74_y0
1 1
.names h_u_cla16_and645_y0 h_u_cla16_or75_h_u_cla16_and645_y0
1 1
.subckt or_gate _a=h_u_cla16_or75_h_u_cla16_or74_y0 _b=h_u_cla16_or75_h_u_cla16_and645_y0 _y0=h_u_cla16_or75_y0
.names h_u_cla16_or75_y0 h_u_cla16_or76_h_u_cla16_or75_y0
1 1
.names h_u_cla16_and648_y0 h_u_cla16_or76_h_u_cla16_and648_y0
1 1
.subckt or_gate _a=h_u_cla16_or76_h_u_cla16_or75_y0 _b=h_u_cla16_or76_h_u_cla16_and648_y0 _y0=h_u_cla16_or76_y0
.names h_u_cla16_pg_logic11_y1 h_u_cla16_or77_h_u_cla16_pg_logic11_y1
1 1
.names h_u_cla16_or76_y0 h_u_cla16_or77_h_u_cla16_or76_y0
1 1
.subckt or_gate _a=h_u_cla16_or77_h_u_cla16_pg_logic11_y1 _b=h_u_cla16_or77_h_u_cla16_or76_y0 _y0=h_u_cla16_or77_y0
.names a_12 h_u_cla16_pg_logic12_a_12
1 1
.names b_12 h_u_cla16_pg_logic12_b_12
1 1
.subckt pg_logic a=h_u_cla16_pg_logic12_a_12 b=h_u_cla16_pg_logic12_b_12 out[0]=h_u_cla16_pg_logic12_y0 out[1]=h_u_cla16_pg_logic12_y1 out[2]=h_u_cla16_pg_logic12_y2
.names h_u_cla16_pg_logic12_y2 h_u_cla16_xor12_h_u_cla16_pg_logic12_y2
1 1
.names h_u_cla16_or77_y0 h_u_cla16_xor12_h_u_cla16_or77_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor12_h_u_cla16_pg_logic12_y2 _b=h_u_cla16_xor12_h_u_cla16_or77_y0 _y0=h_u_cla16_xor12_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and650_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and650_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and650_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and650_constant_wire_0 _y0=h_u_cla16_and650_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and651_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and651_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and651_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and651_constant_wire_0 _y0=h_u_cla16_and651_y0
.names h_u_cla16_and651_y0 h_u_cla16_and652_h_u_cla16_and651_y0
1 1
.names h_u_cla16_and650_y0 h_u_cla16_and652_h_u_cla16_and650_y0
1 1
.subckt and_gate _a=h_u_cla16_and652_h_u_cla16_and651_y0 _b=h_u_cla16_and652_h_u_cla16_and650_y0 _y0=h_u_cla16_and652_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and653_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and653_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and653_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and653_constant_wire_0 _y0=h_u_cla16_and653_y0
.names h_u_cla16_and653_y0 h_u_cla16_and654_h_u_cla16_and653_y0
1 1
.names h_u_cla16_and652_y0 h_u_cla16_and654_h_u_cla16_and652_y0
1 1
.subckt and_gate _a=h_u_cla16_and654_h_u_cla16_and653_y0 _b=h_u_cla16_and654_h_u_cla16_and652_y0 _y0=h_u_cla16_and654_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and655_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and655_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and655_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and655_constant_wire_0 _y0=h_u_cla16_and655_y0
.names h_u_cla16_and655_y0 h_u_cla16_and656_h_u_cla16_and655_y0
1 1
.names h_u_cla16_and654_y0 h_u_cla16_and656_h_u_cla16_and654_y0
1 1
.subckt and_gate _a=h_u_cla16_and656_h_u_cla16_and655_y0 _b=h_u_cla16_and656_h_u_cla16_and654_y0 _y0=h_u_cla16_and656_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and657_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and657_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and657_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and657_constant_wire_0 _y0=h_u_cla16_and657_y0
.names h_u_cla16_and657_y0 h_u_cla16_and658_h_u_cla16_and657_y0
1 1
.names h_u_cla16_and656_y0 h_u_cla16_and658_h_u_cla16_and656_y0
1 1
.subckt and_gate _a=h_u_cla16_and658_h_u_cla16_and657_y0 _b=h_u_cla16_and658_h_u_cla16_and656_y0 _y0=h_u_cla16_and658_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and659_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and659_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and659_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and659_constant_wire_0 _y0=h_u_cla16_and659_y0
.names h_u_cla16_and659_y0 h_u_cla16_and660_h_u_cla16_and659_y0
1 1
.names h_u_cla16_and658_y0 h_u_cla16_and660_h_u_cla16_and658_y0
1 1
.subckt and_gate _a=h_u_cla16_and660_h_u_cla16_and659_y0 _b=h_u_cla16_and660_h_u_cla16_and658_y0 _y0=h_u_cla16_and660_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and661_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and661_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and661_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and661_constant_wire_0 _y0=h_u_cla16_and661_y0
.names h_u_cla16_and661_y0 h_u_cla16_and662_h_u_cla16_and661_y0
1 1
.names h_u_cla16_and660_y0 h_u_cla16_and662_h_u_cla16_and660_y0
1 1
.subckt and_gate _a=h_u_cla16_and662_h_u_cla16_and661_y0 _b=h_u_cla16_and662_h_u_cla16_and660_y0 _y0=h_u_cla16_and662_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and663_h_u_cla16_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla16_and663_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and663_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and663_constant_wire_0 _y0=h_u_cla16_and663_y0
.names h_u_cla16_and663_y0 h_u_cla16_and664_h_u_cla16_and663_y0
1 1
.names h_u_cla16_and662_y0 h_u_cla16_and664_h_u_cla16_and662_y0
1 1
.subckt and_gate _a=h_u_cla16_and664_h_u_cla16_and663_y0 _b=h_u_cla16_and664_h_u_cla16_and662_y0 _y0=h_u_cla16_and664_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and665_h_u_cla16_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla16_and665_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and665_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and665_constant_wire_0 _y0=h_u_cla16_and665_y0
.names h_u_cla16_and665_y0 h_u_cla16_and666_h_u_cla16_and665_y0
1 1
.names h_u_cla16_and664_y0 h_u_cla16_and666_h_u_cla16_and664_y0
1 1
.subckt and_gate _a=h_u_cla16_and666_h_u_cla16_and665_y0 _b=h_u_cla16_and666_h_u_cla16_and664_y0 _y0=h_u_cla16_and666_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and667_h_u_cla16_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla16_and667_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and667_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and667_constant_wire_0 _y0=h_u_cla16_and667_y0
.names h_u_cla16_and667_y0 h_u_cla16_and668_h_u_cla16_and667_y0
1 1
.names h_u_cla16_and666_y0 h_u_cla16_and668_h_u_cla16_and666_y0
1 1
.subckt and_gate _a=h_u_cla16_and668_h_u_cla16_and667_y0 _b=h_u_cla16_and668_h_u_cla16_and666_y0 _y0=h_u_cla16_and668_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and669_h_u_cla16_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla16_and669_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and669_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and669_constant_wire_0 _y0=h_u_cla16_and669_y0
.names h_u_cla16_and669_y0 h_u_cla16_and670_h_u_cla16_and669_y0
1 1
.names h_u_cla16_and668_y0 h_u_cla16_and670_h_u_cla16_and668_y0
1 1
.subckt and_gate _a=h_u_cla16_and670_h_u_cla16_and669_y0 _b=h_u_cla16_and670_h_u_cla16_and668_y0 _y0=h_u_cla16_and670_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and671_h_u_cla16_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla16_and671_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and671_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and671_constant_wire_0 _y0=h_u_cla16_and671_y0
.names h_u_cla16_and671_y0 h_u_cla16_and672_h_u_cla16_and671_y0
1 1
.names h_u_cla16_and670_y0 h_u_cla16_and672_h_u_cla16_and670_y0
1 1
.subckt and_gate _a=h_u_cla16_and672_h_u_cla16_and671_y0 _b=h_u_cla16_and672_h_u_cla16_and670_y0 _y0=h_u_cla16_and672_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and673_h_u_cla16_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla16_and673_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and673_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and673_constant_wire_0 _y0=h_u_cla16_and673_y0
.names h_u_cla16_and673_y0 h_u_cla16_and674_h_u_cla16_and673_y0
1 1
.names h_u_cla16_and672_y0 h_u_cla16_and674_h_u_cla16_and672_y0
1 1
.subckt and_gate _a=h_u_cla16_and674_h_u_cla16_and673_y0 _b=h_u_cla16_and674_h_u_cla16_and672_y0 _y0=h_u_cla16_and674_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and675_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and675_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and675_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and675_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and675_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and676_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and676_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and676_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and676_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and676_y0
.names h_u_cla16_and676_y0 h_u_cla16_and677_h_u_cla16_and676_y0
1 1
.names h_u_cla16_and675_y0 h_u_cla16_and677_h_u_cla16_and675_y0
1 1
.subckt and_gate _a=h_u_cla16_and677_h_u_cla16_and676_y0 _b=h_u_cla16_and677_h_u_cla16_and675_y0 _y0=h_u_cla16_and677_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and678_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and678_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and678_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and678_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and678_y0
.names h_u_cla16_and678_y0 h_u_cla16_and679_h_u_cla16_and678_y0
1 1
.names h_u_cla16_and677_y0 h_u_cla16_and679_h_u_cla16_and677_y0
1 1
.subckt and_gate _a=h_u_cla16_and679_h_u_cla16_and678_y0 _b=h_u_cla16_and679_h_u_cla16_and677_y0 _y0=h_u_cla16_and679_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and680_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and680_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and680_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and680_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and680_y0
.names h_u_cla16_and680_y0 h_u_cla16_and681_h_u_cla16_and680_y0
1 1
.names h_u_cla16_and679_y0 h_u_cla16_and681_h_u_cla16_and679_y0
1 1
.subckt and_gate _a=h_u_cla16_and681_h_u_cla16_and680_y0 _b=h_u_cla16_and681_h_u_cla16_and679_y0 _y0=h_u_cla16_and681_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and682_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and682_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and682_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and682_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and682_y0
.names h_u_cla16_and682_y0 h_u_cla16_and683_h_u_cla16_and682_y0
1 1
.names h_u_cla16_and681_y0 h_u_cla16_and683_h_u_cla16_and681_y0
1 1
.subckt and_gate _a=h_u_cla16_and683_h_u_cla16_and682_y0 _b=h_u_cla16_and683_h_u_cla16_and681_y0 _y0=h_u_cla16_and683_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and684_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and684_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and684_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and684_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and684_y0
.names h_u_cla16_and684_y0 h_u_cla16_and685_h_u_cla16_and684_y0
1 1
.names h_u_cla16_and683_y0 h_u_cla16_and685_h_u_cla16_and683_y0
1 1
.subckt and_gate _a=h_u_cla16_and685_h_u_cla16_and684_y0 _b=h_u_cla16_and685_h_u_cla16_and683_y0 _y0=h_u_cla16_and685_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and686_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and686_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and686_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and686_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and686_y0
.names h_u_cla16_and686_y0 h_u_cla16_and687_h_u_cla16_and686_y0
1 1
.names h_u_cla16_and685_y0 h_u_cla16_and687_h_u_cla16_and685_y0
1 1
.subckt and_gate _a=h_u_cla16_and687_h_u_cla16_and686_y0 _b=h_u_cla16_and687_h_u_cla16_and685_y0 _y0=h_u_cla16_and687_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and688_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and688_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and688_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and688_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and688_y0
.names h_u_cla16_and688_y0 h_u_cla16_and689_h_u_cla16_and688_y0
1 1
.names h_u_cla16_and687_y0 h_u_cla16_and689_h_u_cla16_and687_y0
1 1
.subckt and_gate _a=h_u_cla16_and689_h_u_cla16_and688_y0 _b=h_u_cla16_and689_h_u_cla16_and687_y0 _y0=h_u_cla16_and689_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and690_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and690_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and690_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and690_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and690_y0
.names h_u_cla16_and690_y0 h_u_cla16_and691_h_u_cla16_and690_y0
1 1
.names h_u_cla16_and689_y0 h_u_cla16_and691_h_u_cla16_and689_y0
1 1
.subckt and_gate _a=h_u_cla16_and691_h_u_cla16_and690_y0 _b=h_u_cla16_and691_h_u_cla16_and689_y0 _y0=h_u_cla16_and691_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and692_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and692_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and692_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and692_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and692_y0
.names h_u_cla16_and692_y0 h_u_cla16_and693_h_u_cla16_and692_y0
1 1
.names h_u_cla16_and691_y0 h_u_cla16_and693_h_u_cla16_and691_y0
1 1
.subckt and_gate _a=h_u_cla16_and693_h_u_cla16_and692_y0 _b=h_u_cla16_and693_h_u_cla16_and691_y0 _y0=h_u_cla16_and693_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and694_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and694_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and694_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and694_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and694_y0
.names h_u_cla16_and694_y0 h_u_cla16_and695_h_u_cla16_and694_y0
1 1
.names h_u_cla16_and693_y0 h_u_cla16_and695_h_u_cla16_and693_y0
1 1
.subckt and_gate _a=h_u_cla16_and695_h_u_cla16_and694_y0 _b=h_u_cla16_and695_h_u_cla16_and693_y0 _y0=h_u_cla16_and695_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and696_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and696_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and696_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and696_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and696_y0
.names h_u_cla16_and696_y0 h_u_cla16_and697_h_u_cla16_and696_y0
1 1
.names h_u_cla16_and695_y0 h_u_cla16_and697_h_u_cla16_and695_y0
1 1
.subckt and_gate _a=h_u_cla16_and697_h_u_cla16_and696_y0 _b=h_u_cla16_and697_h_u_cla16_and695_y0 _y0=h_u_cla16_and697_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and698_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and698_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and698_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and698_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and698_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and699_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and699_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and699_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and699_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and699_y0
.names h_u_cla16_and699_y0 h_u_cla16_and700_h_u_cla16_and699_y0
1 1
.names h_u_cla16_and698_y0 h_u_cla16_and700_h_u_cla16_and698_y0
1 1
.subckt and_gate _a=h_u_cla16_and700_h_u_cla16_and699_y0 _b=h_u_cla16_and700_h_u_cla16_and698_y0 _y0=h_u_cla16_and700_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and701_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and701_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and701_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and701_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and701_y0
.names h_u_cla16_and701_y0 h_u_cla16_and702_h_u_cla16_and701_y0
1 1
.names h_u_cla16_and700_y0 h_u_cla16_and702_h_u_cla16_and700_y0
1 1
.subckt and_gate _a=h_u_cla16_and702_h_u_cla16_and701_y0 _b=h_u_cla16_and702_h_u_cla16_and700_y0 _y0=h_u_cla16_and702_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and703_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and703_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and703_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and703_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and703_y0
.names h_u_cla16_and703_y0 h_u_cla16_and704_h_u_cla16_and703_y0
1 1
.names h_u_cla16_and702_y0 h_u_cla16_and704_h_u_cla16_and702_y0
1 1
.subckt and_gate _a=h_u_cla16_and704_h_u_cla16_and703_y0 _b=h_u_cla16_and704_h_u_cla16_and702_y0 _y0=h_u_cla16_and704_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and705_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and705_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and705_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and705_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and705_y0
.names h_u_cla16_and705_y0 h_u_cla16_and706_h_u_cla16_and705_y0
1 1
.names h_u_cla16_and704_y0 h_u_cla16_and706_h_u_cla16_and704_y0
1 1
.subckt and_gate _a=h_u_cla16_and706_h_u_cla16_and705_y0 _b=h_u_cla16_and706_h_u_cla16_and704_y0 _y0=h_u_cla16_and706_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and707_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and707_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and707_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and707_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and707_y0
.names h_u_cla16_and707_y0 h_u_cla16_and708_h_u_cla16_and707_y0
1 1
.names h_u_cla16_and706_y0 h_u_cla16_and708_h_u_cla16_and706_y0
1 1
.subckt and_gate _a=h_u_cla16_and708_h_u_cla16_and707_y0 _b=h_u_cla16_and708_h_u_cla16_and706_y0 _y0=h_u_cla16_and708_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and709_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and709_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and709_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and709_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and709_y0
.names h_u_cla16_and709_y0 h_u_cla16_and710_h_u_cla16_and709_y0
1 1
.names h_u_cla16_and708_y0 h_u_cla16_and710_h_u_cla16_and708_y0
1 1
.subckt and_gate _a=h_u_cla16_and710_h_u_cla16_and709_y0 _b=h_u_cla16_and710_h_u_cla16_and708_y0 _y0=h_u_cla16_and710_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and711_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and711_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and711_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and711_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and711_y0
.names h_u_cla16_and711_y0 h_u_cla16_and712_h_u_cla16_and711_y0
1 1
.names h_u_cla16_and710_y0 h_u_cla16_and712_h_u_cla16_and710_y0
1 1
.subckt and_gate _a=h_u_cla16_and712_h_u_cla16_and711_y0 _b=h_u_cla16_and712_h_u_cla16_and710_y0 _y0=h_u_cla16_and712_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and713_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and713_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and713_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and713_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and713_y0
.names h_u_cla16_and713_y0 h_u_cla16_and714_h_u_cla16_and713_y0
1 1
.names h_u_cla16_and712_y0 h_u_cla16_and714_h_u_cla16_and712_y0
1 1
.subckt and_gate _a=h_u_cla16_and714_h_u_cla16_and713_y0 _b=h_u_cla16_and714_h_u_cla16_and712_y0 _y0=h_u_cla16_and714_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and715_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and715_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and715_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and715_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and715_y0
.names h_u_cla16_and715_y0 h_u_cla16_and716_h_u_cla16_and715_y0
1 1
.names h_u_cla16_and714_y0 h_u_cla16_and716_h_u_cla16_and714_y0
1 1
.subckt and_gate _a=h_u_cla16_and716_h_u_cla16_and715_y0 _b=h_u_cla16_and716_h_u_cla16_and714_y0 _y0=h_u_cla16_and716_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and717_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and717_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and717_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and717_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and717_y0
.names h_u_cla16_and717_y0 h_u_cla16_and718_h_u_cla16_and717_y0
1 1
.names h_u_cla16_and716_y0 h_u_cla16_and718_h_u_cla16_and716_y0
1 1
.subckt and_gate _a=h_u_cla16_and718_h_u_cla16_and717_y0 _b=h_u_cla16_and718_h_u_cla16_and716_y0 _y0=h_u_cla16_and718_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and719_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and719_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and719_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and719_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and719_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and720_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and720_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and720_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and720_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and720_y0
.names h_u_cla16_and720_y0 h_u_cla16_and721_h_u_cla16_and720_y0
1 1
.names h_u_cla16_and719_y0 h_u_cla16_and721_h_u_cla16_and719_y0
1 1
.subckt and_gate _a=h_u_cla16_and721_h_u_cla16_and720_y0 _b=h_u_cla16_and721_h_u_cla16_and719_y0 _y0=h_u_cla16_and721_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and722_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and722_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and722_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and722_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and722_y0
.names h_u_cla16_and722_y0 h_u_cla16_and723_h_u_cla16_and722_y0
1 1
.names h_u_cla16_and721_y0 h_u_cla16_and723_h_u_cla16_and721_y0
1 1
.subckt and_gate _a=h_u_cla16_and723_h_u_cla16_and722_y0 _b=h_u_cla16_and723_h_u_cla16_and721_y0 _y0=h_u_cla16_and723_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and724_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and724_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and724_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and724_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and724_y0
.names h_u_cla16_and724_y0 h_u_cla16_and725_h_u_cla16_and724_y0
1 1
.names h_u_cla16_and723_y0 h_u_cla16_and725_h_u_cla16_and723_y0
1 1
.subckt and_gate _a=h_u_cla16_and725_h_u_cla16_and724_y0 _b=h_u_cla16_and725_h_u_cla16_and723_y0 _y0=h_u_cla16_and725_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and726_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and726_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and726_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and726_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and726_y0
.names h_u_cla16_and726_y0 h_u_cla16_and727_h_u_cla16_and726_y0
1 1
.names h_u_cla16_and725_y0 h_u_cla16_and727_h_u_cla16_and725_y0
1 1
.subckt and_gate _a=h_u_cla16_and727_h_u_cla16_and726_y0 _b=h_u_cla16_and727_h_u_cla16_and725_y0 _y0=h_u_cla16_and727_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and728_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and728_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and728_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and728_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and728_y0
.names h_u_cla16_and728_y0 h_u_cla16_and729_h_u_cla16_and728_y0
1 1
.names h_u_cla16_and727_y0 h_u_cla16_and729_h_u_cla16_and727_y0
1 1
.subckt and_gate _a=h_u_cla16_and729_h_u_cla16_and728_y0 _b=h_u_cla16_and729_h_u_cla16_and727_y0 _y0=h_u_cla16_and729_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and730_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and730_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and730_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and730_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and730_y0
.names h_u_cla16_and730_y0 h_u_cla16_and731_h_u_cla16_and730_y0
1 1
.names h_u_cla16_and729_y0 h_u_cla16_and731_h_u_cla16_and729_y0
1 1
.subckt and_gate _a=h_u_cla16_and731_h_u_cla16_and730_y0 _b=h_u_cla16_and731_h_u_cla16_and729_y0 _y0=h_u_cla16_and731_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and732_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and732_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and732_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and732_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and732_y0
.names h_u_cla16_and732_y0 h_u_cla16_and733_h_u_cla16_and732_y0
1 1
.names h_u_cla16_and731_y0 h_u_cla16_and733_h_u_cla16_and731_y0
1 1
.subckt and_gate _a=h_u_cla16_and733_h_u_cla16_and732_y0 _b=h_u_cla16_and733_h_u_cla16_and731_y0 _y0=h_u_cla16_and733_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and734_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and734_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and734_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and734_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and734_y0
.names h_u_cla16_and734_y0 h_u_cla16_and735_h_u_cla16_and734_y0
1 1
.names h_u_cla16_and733_y0 h_u_cla16_and735_h_u_cla16_and733_y0
1 1
.subckt and_gate _a=h_u_cla16_and735_h_u_cla16_and734_y0 _b=h_u_cla16_and735_h_u_cla16_and733_y0 _y0=h_u_cla16_and735_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and736_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and736_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and736_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and736_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and736_y0
.names h_u_cla16_and736_y0 h_u_cla16_and737_h_u_cla16_and736_y0
1 1
.names h_u_cla16_and735_y0 h_u_cla16_and737_h_u_cla16_and735_y0
1 1
.subckt and_gate _a=h_u_cla16_and737_h_u_cla16_and736_y0 _b=h_u_cla16_and737_h_u_cla16_and735_y0 _y0=h_u_cla16_and737_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and738_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and738_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and738_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and738_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and738_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and739_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and739_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and739_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and739_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and739_y0
.names h_u_cla16_and739_y0 h_u_cla16_and740_h_u_cla16_and739_y0
1 1
.names h_u_cla16_and738_y0 h_u_cla16_and740_h_u_cla16_and738_y0
1 1
.subckt and_gate _a=h_u_cla16_and740_h_u_cla16_and739_y0 _b=h_u_cla16_and740_h_u_cla16_and738_y0 _y0=h_u_cla16_and740_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and741_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and741_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and741_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and741_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and741_y0
.names h_u_cla16_and741_y0 h_u_cla16_and742_h_u_cla16_and741_y0
1 1
.names h_u_cla16_and740_y0 h_u_cla16_and742_h_u_cla16_and740_y0
1 1
.subckt and_gate _a=h_u_cla16_and742_h_u_cla16_and741_y0 _b=h_u_cla16_and742_h_u_cla16_and740_y0 _y0=h_u_cla16_and742_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and743_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and743_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and743_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and743_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and743_y0
.names h_u_cla16_and743_y0 h_u_cla16_and744_h_u_cla16_and743_y0
1 1
.names h_u_cla16_and742_y0 h_u_cla16_and744_h_u_cla16_and742_y0
1 1
.subckt and_gate _a=h_u_cla16_and744_h_u_cla16_and743_y0 _b=h_u_cla16_and744_h_u_cla16_and742_y0 _y0=h_u_cla16_and744_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and745_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and745_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and745_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and745_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and745_y0
.names h_u_cla16_and745_y0 h_u_cla16_and746_h_u_cla16_and745_y0
1 1
.names h_u_cla16_and744_y0 h_u_cla16_and746_h_u_cla16_and744_y0
1 1
.subckt and_gate _a=h_u_cla16_and746_h_u_cla16_and745_y0 _b=h_u_cla16_and746_h_u_cla16_and744_y0 _y0=h_u_cla16_and746_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and747_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and747_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and747_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and747_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and747_y0
.names h_u_cla16_and747_y0 h_u_cla16_and748_h_u_cla16_and747_y0
1 1
.names h_u_cla16_and746_y0 h_u_cla16_and748_h_u_cla16_and746_y0
1 1
.subckt and_gate _a=h_u_cla16_and748_h_u_cla16_and747_y0 _b=h_u_cla16_and748_h_u_cla16_and746_y0 _y0=h_u_cla16_and748_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and749_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and749_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and749_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and749_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and749_y0
.names h_u_cla16_and749_y0 h_u_cla16_and750_h_u_cla16_and749_y0
1 1
.names h_u_cla16_and748_y0 h_u_cla16_and750_h_u_cla16_and748_y0
1 1
.subckt and_gate _a=h_u_cla16_and750_h_u_cla16_and749_y0 _b=h_u_cla16_and750_h_u_cla16_and748_y0 _y0=h_u_cla16_and750_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and751_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and751_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and751_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and751_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and751_y0
.names h_u_cla16_and751_y0 h_u_cla16_and752_h_u_cla16_and751_y0
1 1
.names h_u_cla16_and750_y0 h_u_cla16_and752_h_u_cla16_and750_y0
1 1
.subckt and_gate _a=h_u_cla16_and752_h_u_cla16_and751_y0 _b=h_u_cla16_and752_h_u_cla16_and750_y0 _y0=h_u_cla16_and752_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and753_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and753_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and753_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and753_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and753_y0
.names h_u_cla16_and753_y0 h_u_cla16_and754_h_u_cla16_and753_y0
1 1
.names h_u_cla16_and752_y0 h_u_cla16_and754_h_u_cla16_and752_y0
1 1
.subckt and_gate _a=h_u_cla16_and754_h_u_cla16_and753_y0 _b=h_u_cla16_and754_h_u_cla16_and752_y0 _y0=h_u_cla16_and754_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and755_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and755_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and755_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and755_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and755_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and756_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and756_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and756_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and756_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and756_y0
.names h_u_cla16_and756_y0 h_u_cla16_and757_h_u_cla16_and756_y0
1 1
.names h_u_cla16_and755_y0 h_u_cla16_and757_h_u_cla16_and755_y0
1 1
.subckt and_gate _a=h_u_cla16_and757_h_u_cla16_and756_y0 _b=h_u_cla16_and757_h_u_cla16_and755_y0 _y0=h_u_cla16_and757_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and758_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and758_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and758_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and758_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and758_y0
.names h_u_cla16_and758_y0 h_u_cla16_and759_h_u_cla16_and758_y0
1 1
.names h_u_cla16_and757_y0 h_u_cla16_and759_h_u_cla16_and757_y0
1 1
.subckt and_gate _a=h_u_cla16_and759_h_u_cla16_and758_y0 _b=h_u_cla16_and759_h_u_cla16_and757_y0 _y0=h_u_cla16_and759_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and760_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and760_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and760_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and760_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and760_y0
.names h_u_cla16_and760_y0 h_u_cla16_and761_h_u_cla16_and760_y0
1 1
.names h_u_cla16_and759_y0 h_u_cla16_and761_h_u_cla16_and759_y0
1 1
.subckt and_gate _a=h_u_cla16_and761_h_u_cla16_and760_y0 _b=h_u_cla16_and761_h_u_cla16_and759_y0 _y0=h_u_cla16_and761_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and762_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and762_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and762_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and762_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and762_y0
.names h_u_cla16_and762_y0 h_u_cla16_and763_h_u_cla16_and762_y0
1 1
.names h_u_cla16_and761_y0 h_u_cla16_and763_h_u_cla16_and761_y0
1 1
.subckt and_gate _a=h_u_cla16_and763_h_u_cla16_and762_y0 _b=h_u_cla16_and763_h_u_cla16_and761_y0 _y0=h_u_cla16_and763_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and764_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and764_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and764_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and764_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and764_y0
.names h_u_cla16_and764_y0 h_u_cla16_and765_h_u_cla16_and764_y0
1 1
.names h_u_cla16_and763_y0 h_u_cla16_and765_h_u_cla16_and763_y0
1 1
.subckt and_gate _a=h_u_cla16_and765_h_u_cla16_and764_y0 _b=h_u_cla16_and765_h_u_cla16_and763_y0 _y0=h_u_cla16_and765_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and766_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and766_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and766_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and766_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and766_y0
.names h_u_cla16_and766_y0 h_u_cla16_and767_h_u_cla16_and766_y0
1 1
.names h_u_cla16_and765_y0 h_u_cla16_and767_h_u_cla16_and765_y0
1 1
.subckt and_gate _a=h_u_cla16_and767_h_u_cla16_and766_y0 _b=h_u_cla16_and767_h_u_cla16_and765_y0 _y0=h_u_cla16_and767_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and768_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and768_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and768_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and768_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and768_y0
.names h_u_cla16_and768_y0 h_u_cla16_and769_h_u_cla16_and768_y0
1 1
.names h_u_cla16_and767_y0 h_u_cla16_and769_h_u_cla16_and767_y0
1 1
.subckt and_gate _a=h_u_cla16_and769_h_u_cla16_and768_y0 _b=h_u_cla16_and769_h_u_cla16_and767_y0 _y0=h_u_cla16_and769_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and770_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and770_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and770_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and770_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and770_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and771_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and771_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and771_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and771_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and771_y0
.names h_u_cla16_and771_y0 h_u_cla16_and772_h_u_cla16_and771_y0
1 1
.names h_u_cla16_and770_y0 h_u_cla16_and772_h_u_cla16_and770_y0
1 1
.subckt and_gate _a=h_u_cla16_and772_h_u_cla16_and771_y0 _b=h_u_cla16_and772_h_u_cla16_and770_y0 _y0=h_u_cla16_and772_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and773_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and773_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and773_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and773_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and773_y0
.names h_u_cla16_and773_y0 h_u_cla16_and774_h_u_cla16_and773_y0
1 1
.names h_u_cla16_and772_y0 h_u_cla16_and774_h_u_cla16_and772_y0
1 1
.subckt and_gate _a=h_u_cla16_and774_h_u_cla16_and773_y0 _b=h_u_cla16_and774_h_u_cla16_and772_y0 _y0=h_u_cla16_and774_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and775_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and775_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and775_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and775_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and775_y0
.names h_u_cla16_and775_y0 h_u_cla16_and776_h_u_cla16_and775_y0
1 1
.names h_u_cla16_and774_y0 h_u_cla16_and776_h_u_cla16_and774_y0
1 1
.subckt and_gate _a=h_u_cla16_and776_h_u_cla16_and775_y0 _b=h_u_cla16_and776_h_u_cla16_and774_y0 _y0=h_u_cla16_and776_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and777_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and777_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and777_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and777_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and777_y0
.names h_u_cla16_and777_y0 h_u_cla16_and778_h_u_cla16_and777_y0
1 1
.names h_u_cla16_and776_y0 h_u_cla16_and778_h_u_cla16_and776_y0
1 1
.subckt and_gate _a=h_u_cla16_and778_h_u_cla16_and777_y0 _b=h_u_cla16_and778_h_u_cla16_and776_y0 _y0=h_u_cla16_and778_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and779_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and779_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and779_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and779_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and779_y0
.names h_u_cla16_and779_y0 h_u_cla16_and780_h_u_cla16_and779_y0
1 1
.names h_u_cla16_and778_y0 h_u_cla16_and780_h_u_cla16_and778_y0
1 1
.subckt and_gate _a=h_u_cla16_and780_h_u_cla16_and779_y0 _b=h_u_cla16_and780_h_u_cla16_and778_y0 _y0=h_u_cla16_and780_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and781_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and781_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and781_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and781_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and781_y0
.names h_u_cla16_and781_y0 h_u_cla16_and782_h_u_cla16_and781_y0
1 1
.names h_u_cla16_and780_y0 h_u_cla16_and782_h_u_cla16_and780_y0
1 1
.subckt and_gate _a=h_u_cla16_and782_h_u_cla16_and781_y0 _b=h_u_cla16_and782_h_u_cla16_and780_y0 _y0=h_u_cla16_and782_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and783_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and783_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and783_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and783_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and783_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and784_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and784_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and784_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and784_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and784_y0
.names h_u_cla16_and784_y0 h_u_cla16_and785_h_u_cla16_and784_y0
1 1
.names h_u_cla16_and783_y0 h_u_cla16_and785_h_u_cla16_and783_y0
1 1
.subckt and_gate _a=h_u_cla16_and785_h_u_cla16_and784_y0 _b=h_u_cla16_and785_h_u_cla16_and783_y0 _y0=h_u_cla16_and785_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and786_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and786_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and786_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and786_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and786_y0
.names h_u_cla16_and786_y0 h_u_cla16_and787_h_u_cla16_and786_y0
1 1
.names h_u_cla16_and785_y0 h_u_cla16_and787_h_u_cla16_and785_y0
1 1
.subckt and_gate _a=h_u_cla16_and787_h_u_cla16_and786_y0 _b=h_u_cla16_and787_h_u_cla16_and785_y0 _y0=h_u_cla16_and787_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and788_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and788_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and788_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and788_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and788_y0
.names h_u_cla16_and788_y0 h_u_cla16_and789_h_u_cla16_and788_y0
1 1
.names h_u_cla16_and787_y0 h_u_cla16_and789_h_u_cla16_and787_y0
1 1
.subckt and_gate _a=h_u_cla16_and789_h_u_cla16_and788_y0 _b=h_u_cla16_and789_h_u_cla16_and787_y0 _y0=h_u_cla16_and789_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and790_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and790_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and790_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and790_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and790_y0
.names h_u_cla16_and790_y0 h_u_cla16_and791_h_u_cla16_and790_y0
1 1
.names h_u_cla16_and789_y0 h_u_cla16_and791_h_u_cla16_and789_y0
1 1
.subckt and_gate _a=h_u_cla16_and791_h_u_cla16_and790_y0 _b=h_u_cla16_and791_h_u_cla16_and789_y0 _y0=h_u_cla16_and791_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and792_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and792_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and792_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and792_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and792_y0
.names h_u_cla16_and792_y0 h_u_cla16_and793_h_u_cla16_and792_y0
1 1
.names h_u_cla16_and791_y0 h_u_cla16_and793_h_u_cla16_and791_y0
1 1
.subckt and_gate _a=h_u_cla16_and793_h_u_cla16_and792_y0 _b=h_u_cla16_and793_h_u_cla16_and791_y0 _y0=h_u_cla16_and793_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and794_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and794_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and794_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and794_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and794_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and795_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and795_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and795_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and795_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and795_y0
.names h_u_cla16_and795_y0 h_u_cla16_and796_h_u_cla16_and795_y0
1 1
.names h_u_cla16_and794_y0 h_u_cla16_and796_h_u_cla16_and794_y0
1 1
.subckt and_gate _a=h_u_cla16_and796_h_u_cla16_and795_y0 _b=h_u_cla16_and796_h_u_cla16_and794_y0 _y0=h_u_cla16_and796_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and797_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and797_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and797_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and797_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and797_y0
.names h_u_cla16_and797_y0 h_u_cla16_and798_h_u_cla16_and797_y0
1 1
.names h_u_cla16_and796_y0 h_u_cla16_and798_h_u_cla16_and796_y0
1 1
.subckt and_gate _a=h_u_cla16_and798_h_u_cla16_and797_y0 _b=h_u_cla16_and798_h_u_cla16_and796_y0 _y0=h_u_cla16_and798_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and799_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and799_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and799_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and799_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and799_y0
.names h_u_cla16_and799_y0 h_u_cla16_and800_h_u_cla16_and799_y0
1 1
.names h_u_cla16_and798_y0 h_u_cla16_and800_h_u_cla16_and798_y0
1 1
.subckt and_gate _a=h_u_cla16_and800_h_u_cla16_and799_y0 _b=h_u_cla16_and800_h_u_cla16_and798_y0 _y0=h_u_cla16_and800_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and801_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and801_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and801_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and801_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and801_y0
.names h_u_cla16_and801_y0 h_u_cla16_and802_h_u_cla16_and801_y0
1 1
.names h_u_cla16_and800_y0 h_u_cla16_and802_h_u_cla16_and800_y0
1 1
.subckt and_gate _a=h_u_cla16_and802_h_u_cla16_and801_y0 _b=h_u_cla16_and802_h_u_cla16_and800_y0 _y0=h_u_cla16_and802_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and803_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and803_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and803_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and803_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and803_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and804_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and804_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and804_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and804_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and804_y0
.names h_u_cla16_and804_y0 h_u_cla16_and805_h_u_cla16_and804_y0
1 1
.names h_u_cla16_and803_y0 h_u_cla16_and805_h_u_cla16_and803_y0
1 1
.subckt and_gate _a=h_u_cla16_and805_h_u_cla16_and804_y0 _b=h_u_cla16_and805_h_u_cla16_and803_y0 _y0=h_u_cla16_and805_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and806_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and806_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and806_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and806_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and806_y0
.names h_u_cla16_and806_y0 h_u_cla16_and807_h_u_cla16_and806_y0
1 1
.names h_u_cla16_and805_y0 h_u_cla16_and807_h_u_cla16_and805_y0
1 1
.subckt and_gate _a=h_u_cla16_and807_h_u_cla16_and806_y0 _b=h_u_cla16_and807_h_u_cla16_and805_y0 _y0=h_u_cla16_and807_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and808_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and808_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and808_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and808_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and808_y0
.names h_u_cla16_and808_y0 h_u_cla16_and809_h_u_cla16_and808_y0
1 1
.names h_u_cla16_and807_y0 h_u_cla16_and809_h_u_cla16_and807_y0
1 1
.subckt and_gate _a=h_u_cla16_and809_h_u_cla16_and808_y0 _b=h_u_cla16_and809_h_u_cla16_and807_y0 _y0=h_u_cla16_and809_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and810_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and810_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and810_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and810_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and810_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and811_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and811_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and811_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and811_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and811_y0
.names h_u_cla16_and811_y0 h_u_cla16_and812_h_u_cla16_and811_y0
1 1
.names h_u_cla16_and810_y0 h_u_cla16_and812_h_u_cla16_and810_y0
1 1
.subckt and_gate _a=h_u_cla16_and812_h_u_cla16_and811_y0 _b=h_u_cla16_and812_h_u_cla16_and810_y0 _y0=h_u_cla16_and812_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and813_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and813_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and813_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and813_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and813_y0
.names h_u_cla16_and813_y0 h_u_cla16_and814_h_u_cla16_and813_y0
1 1
.names h_u_cla16_and812_y0 h_u_cla16_and814_h_u_cla16_and812_y0
1 1
.subckt and_gate _a=h_u_cla16_and814_h_u_cla16_and813_y0 _b=h_u_cla16_and814_h_u_cla16_and812_y0 _y0=h_u_cla16_and814_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and815_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and815_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and815_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and815_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and815_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and816_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and816_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and816_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and816_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and816_y0
.names h_u_cla16_and816_y0 h_u_cla16_and817_h_u_cla16_and816_y0
1 1
.names h_u_cla16_and815_y0 h_u_cla16_and817_h_u_cla16_and815_y0
1 1
.subckt and_gate _a=h_u_cla16_and817_h_u_cla16_and816_y0 _b=h_u_cla16_and817_h_u_cla16_and815_y0 _y0=h_u_cla16_and817_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and818_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and818_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and818_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and818_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and818_y0
.names h_u_cla16_and818_y0 h_u_cla16_or78_h_u_cla16_and818_y0
1 1
.names h_u_cla16_and674_y0 h_u_cla16_or78_h_u_cla16_and674_y0
1 1
.subckt or_gate _a=h_u_cla16_or78_h_u_cla16_and818_y0 _b=h_u_cla16_or78_h_u_cla16_and674_y0 _y0=h_u_cla16_or78_y0
.names h_u_cla16_or78_y0 h_u_cla16_or79_h_u_cla16_or78_y0
1 1
.names h_u_cla16_and697_y0 h_u_cla16_or79_h_u_cla16_and697_y0
1 1
.subckt or_gate _a=h_u_cla16_or79_h_u_cla16_or78_y0 _b=h_u_cla16_or79_h_u_cla16_and697_y0 _y0=h_u_cla16_or79_y0
.names h_u_cla16_or79_y0 h_u_cla16_or80_h_u_cla16_or79_y0
1 1
.names h_u_cla16_and718_y0 h_u_cla16_or80_h_u_cla16_and718_y0
1 1
.subckt or_gate _a=h_u_cla16_or80_h_u_cla16_or79_y0 _b=h_u_cla16_or80_h_u_cla16_and718_y0 _y0=h_u_cla16_or80_y0
.names h_u_cla16_or80_y0 h_u_cla16_or81_h_u_cla16_or80_y0
1 1
.names h_u_cla16_and737_y0 h_u_cla16_or81_h_u_cla16_and737_y0
1 1
.subckt or_gate _a=h_u_cla16_or81_h_u_cla16_or80_y0 _b=h_u_cla16_or81_h_u_cla16_and737_y0 _y0=h_u_cla16_or81_y0
.names h_u_cla16_or81_y0 h_u_cla16_or82_h_u_cla16_or81_y0
1 1
.names h_u_cla16_and754_y0 h_u_cla16_or82_h_u_cla16_and754_y0
1 1
.subckt or_gate _a=h_u_cla16_or82_h_u_cla16_or81_y0 _b=h_u_cla16_or82_h_u_cla16_and754_y0 _y0=h_u_cla16_or82_y0
.names h_u_cla16_or82_y0 h_u_cla16_or83_h_u_cla16_or82_y0
1 1
.names h_u_cla16_and769_y0 h_u_cla16_or83_h_u_cla16_and769_y0
1 1
.subckt or_gate _a=h_u_cla16_or83_h_u_cla16_or82_y0 _b=h_u_cla16_or83_h_u_cla16_and769_y0 _y0=h_u_cla16_or83_y0
.names h_u_cla16_or83_y0 h_u_cla16_or84_h_u_cla16_or83_y0
1 1
.names h_u_cla16_and782_y0 h_u_cla16_or84_h_u_cla16_and782_y0
1 1
.subckt or_gate _a=h_u_cla16_or84_h_u_cla16_or83_y0 _b=h_u_cla16_or84_h_u_cla16_and782_y0 _y0=h_u_cla16_or84_y0
.names h_u_cla16_or84_y0 h_u_cla16_or85_h_u_cla16_or84_y0
1 1
.names h_u_cla16_and793_y0 h_u_cla16_or85_h_u_cla16_and793_y0
1 1
.subckt or_gate _a=h_u_cla16_or85_h_u_cla16_or84_y0 _b=h_u_cla16_or85_h_u_cla16_and793_y0 _y0=h_u_cla16_or85_y0
.names h_u_cla16_or85_y0 h_u_cla16_or86_h_u_cla16_or85_y0
1 1
.names h_u_cla16_and802_y0 h_u_cla16_or86_h_u_cla16_and802_y0
1 1
.subckt or_gate _a=h_u_cla16_or86_h_u_cla16_or85_y0 _b=h_u_cla16_or86_h_u_cla16_and802_y0 _y0=h_u_cla16_or86_y0
.names h_u_cla16_or86_y0 h_u_cla16_or87_h_u_cla16_or86_y0
1 1
.names h_u_cla16_and809_y0 h_u_cla16_or87_h_u_cla16_and809_y0
1 1
.subckt or_gate _a=h_u_cla16_or87_h_u_cla16_or86_y0 _b=h_u_cla16_or87_h_u_cla16_and809_y0 _y0=h_u_cla16_or87_y0
.names h_u_cla16_or87_y0 h_u_cla16_or88_h_u_cla16_or87_y0
1 1
.names h_u_cla16_and814_y0 h_u_cla16_or88_h_u_cla16_and814_y0
1 1
.subckt or_gate _a=h_u_cla16_or88_h_u_cla16_or87_y0 _b=h_u_cla16_or88_h_u_cla16_and814_y0 _y0=h_u_cla16_or88_y0
.names h_u_cla16_or88_y0 h_u_cla16_or89_h_u_cla16_or88_y0
1 1
.names h_u_cla16_and817_y0 h_u_cla16_or89_h_u_cla16_and817_y0
1 1
.subckt or_gate _a=h_u_cla16_or89_h_u_cla16_or88_y0 _b=h_u_cla16_or89_h_u_cla16_and817_y0 _y0=h_u_cla16_or89_y0
.names h_u_cla16_pg_logic12_y1 h_u_cla16_or90_h_u_cla16_pg_logic12_y1
1 1
.names h_u_cla16_or89_y0 h_u_cla16_or90_h_u_cla16_or89_y0
1 1
.subckt or_gate _a=h_u_cla16_or90_h_u_cla16_pg_logic12_y1 _b=h_u_cla16_or90_h_u_cla16_or89_y0 _y0=h_u_cla16_or90_y0
.names a_13 h_u_cla16_pg_logic13_a_13
1 1
.names b_13 h_u_cla16_pg_logic13_b_13
1 1
.subckt pg_logic a=h_u_cla16_pg_logic13_a_13 b=h_u_cla16_pg_logic13_b_13 out[0]=h_u_cla16_pg_logic13_y0 out[1]=h_u_cla16_pg_logic13_y1 out[2]=h_u_cla16_pg_logic13_y2
.names h_u_cla16_pg_logic13_y2 h_u_cla16_xor13_h_u_cla16_pg_logic13_y2
1 1
.names h_u_cla16_or90_y0 h_u_cla16_xor13_h_u_cla16_or90_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor13_h_u_cla16_pg_logic13_y2 _b=h_u_cla16_xor13_h_u_cla16_or90_y0 _y0=h_u_cla16_xor13_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and819_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and819_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and819_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and819_constant_wire_0 _y0=h_u_cla16_and819_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and820_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and820_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and820_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and820_constant_wire_0 _y0=h_u_cla16_and820_y0
.names h_u_cla16_and820_y0 h_u_cla16_and821_h_u_cla16_and820_y0
1 1
.names h_u_cla16_and819_y0 h_u_cla16_and821_h_u_cla16_and819_y0
1 1
.subckt and_gate _a=h_u_cla16_and821_h_u_cla16_and820_y0 _b=h_u_cla16_and821_h_u_cla16_and819_y0 _y0=h_u_cla16_and821_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and822_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and822_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and822_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and822_constant_wire_0 _y0=h_u_cla16_and822_y0
.names h_u_cla16_and822_y0 h_u_cla16_and823_h_u_cla16_and822_y0
1 1
.names h_u_cla16_and821_y0 h_u_cla16_and823_h_u_cla16_and821_y0
1 1
.subckt and_gate _a=h_u_cla16_and823_h_u_cla16_and822_y0 _b=h_u_cla16_and823_h_u_cla16_and821_y0 _y0=h_u_cla16_and823_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and824_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and824_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and824_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and824_constant_wire_0 _y0=h_u_cla16_and824_y0
.names h_u_cla16_and824_y0 h_u_cla16_and825_h_u_cla16_and824_y0
1 1
.names h_u_cla16_and823_y0 h_u_cla16_and825_h_u_cla16_and823_y0
1 1
.subckt and_gate _a=h_u_cla16_and825_h_u_cla16_and824_y0 _b=h_u_cla16_and825_h_u_cla16_and823_y0 _y0=h_u_cla16_and825_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and826_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and826_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and826_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and826_constant_wire_0 _y0=h_u_cla16_and826_y0
.names h_u_cla16_and826_y0 h_u_cla16_and827_h_u_cla16_and826_y0
1 1
.names h_u_cla16_and825_y0 h_u_cla16_and827_h_u_cla16_and825_y0
1 1
.subckt and_gate _a=h_u_cla16_and827_h_u_cla16_and826_y0 _b=h_u_cla16_and827_h_u_cla16_and825_y0 _y0=h_u_cla16_and827_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and828_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and828_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and828_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and828_constant_wire_0 _y0=h_u_cla16_and828_y0
.names h_u_cla16_and828_y0 h_u_cla16_and829_h_u_cla16_and828_y0
1 1
.names h_u_cla16_and827_y0 h_u_cla16_and829_h_u_cla16_and827_y0
1 1
.subckt and_gate _a=h_u_cla16_and829_h_u_cla16_and828_y0 _b=h_u_cla16_and829_h_u_cla16_and827_y0 _y0=h_u_cla16_and829_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and830_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and830_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and830_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and830_constant_wire_0 _y0=h_u_cla16_and830_y0
.names h_u_cla16_and830_y0 h_u_cla16_and831_h_u_cla16_and830_y0
1 1
.names h_u_cla16_and829_y0 h_u_cla16_and831_h_u_cla16_and829_y0
1 1
.subckt and_gate _a=h_u_cla16_and831_h_u_cla16_and830_y0 _b=h_u_cla16_and831_h_u_cla16_and829_y0 _y0=h_u_cla16_and831_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and832_h_u_cla16_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla16_and832_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and832_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and832_constant_wire_0 _y0=h_u_cla16_and832_y0
.names h_u_cla16_and832_y0 h_u_cla16_and833_h_u_cla16_and832_y0
1 1
.names h_u_cla16_and831_y0 h_u_cla16_and833_h_u_cla16_and831_y0
1 1
.subckt and_gate _a=h_u_cla16_and833_h_u_cla16_and832_y0 _b=h_u_cla16_and833_h_u_cla16_and831_y0 _y0=h_u_cla16_and833_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and834_h_u_cla16_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla16_and834_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and834_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and834_constant_wire_0 _y0=h_u_cla16_and834_y0
.names h_u_cla16_and834_y0 h_u_cla16_and835_h_u_cla16_and834_y0
1 1
.names h_u_cla16_and833_y0 h_u_cla16_and835_h_u_cla16_and833_y0
1 1
.subckt and_gate _a=h_u_cla16_and835_h_u_cla16_and834_y0 _b=h_u_cla16_and835_h_u_cla16_and833_y0 _y0=h_u_cla16_and835_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and836_h_u_cla16_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla16_and836_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and836_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and836_constant_wire_0 _y0=h_u_cla16_and836_y0
.names h_u_cla16_and836_y0 h_u_cla16_and837_h_u_cla16_and836_y0
1 1
.names h_u_cla16_and835_y0 h_u_cla16_and837_h_u_cla16_and835_y0
1 1
.subckt and_gate _a=h_u_cla16_and837_h_u_cla16_and836_y0 _b=h_u_cla16_and837_h_u_cla16_and835_y0 _y0=h_u_cla16_and837_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and838_h_u_cla16_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla16_and838_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and838_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and838_constant_wire_0 _y0=h_u_cla16_and838_y0
.names h_u_cla16_and838_y0 h_u_cla16_and839_h_u_cla16_and838_y0
1 1
.names h_u_cla16_and837_y0 h_u_cla16_and839_h_u_cla16_and837_y0
1 1
.subckt and_gate _a=h_u_cla16_and839_h_u_cla16_and838_y0 _b=h_u_cla16_and839_h_u_cla16_and837_y0 _y0=h_u_cla16_and839_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and840_h_u_cla16_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla16_and840_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and840_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and840_constant_wire_0 _y0=h_u_cla16_and840_y0
.names h_u_cla16_and840_y0 h_u_cla16_and841_h_u_cla16_and840_y0
1 1
.names h_u_cla16_and839_y0 h_u_cla16_and841_h_u_cla16_and839_y0
1 1
.subckt and_gate _a=h_u_cla16_and841_h_u_cla16_and840_y0 _b=h_u_cla16_and841_h_u_cla16_and839_y0 _y0=h_u_cla16_and841_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and842_h_u_cla16_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla16_and842_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and842_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and842_constant_wire_0 _y0=h_u_cla16_and842_y0
.names h_u_cla16_and842_y0 h_u_cla16_and843_h_u_cla16_and842_y0
1 1
.names h_u_cla16_and841_y0 h_u_cla16_and843_h_u_cla16_and841_y0
1 1
.subckt and_gate _a=h_u_cla16_and843_h_u_cla16_and842_y0 _b=h_u_cla16_and843_h_u_cla16_and841_y0 _y0=h_u_cla16_and843_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and844_h_u_cla16_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla16_and844_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and844_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and844_constant_wire_0 _y0=h_u_cla16_and844_y0
.names h_u_cla16_and844_y0 h_u_cla16_and845_h_u_cla16_and844_y0
1 1
.names h_u_cla16_and843_y0 h_u_cla16_and845_h_u_cla16_and843_y0
1 1
.subckt and_gate _a=h_u_cla16_and845_h_u_cla16_and844_y0 _b=h_u_cla16_and845_h_u_cla16_and843_y0 _y0=h_u_cla16_and845_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and846_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and846_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and846_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and846_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and846_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and847_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and847_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and847_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and847_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and847_y0
.names h_u_cla16_and847_y0 h_u_cla16_and848_h_u_cla16_and847_y0
1 1
.names h_u_cla16_and846_y0 h_u_cla16_and848_h_u_cla16_and846_y0
1 1
.subckt and_gate _a=h_u_cla16_and848_h_u_cla16_and847_y0 _b=h_u_cla16_and848_h_u_cla16_and846_y0 _y0=h_u_cla16_and848_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and849_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and849_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and849_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and849_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and849_y0
.names h_u_cla16_and849_y0 h_u_cla16_and850_h_u_cla16_and849_y0
1 1
.names h_u_cla16_and848_y0 h_u_cla16_and850_h_u_cla16_and848_y0
1 1
.subckt and_gate _a=h_u_cla16_and850_h_u_cla16_and849_y0 _b=h_u_cla16_and850_h_u_cla16_and848_y0 _y0=h_u_cla16_and850_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and851_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and851_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and851_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and851_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and851_y0
.names h_u_cla16_and851_y0 h_u_cla16_and852_h_u_cla16_and851_y0
1 1
.names h_u_cla16_and850_y0 h_u_cla16_and852_h_u_cla16_and850_y0
1 1
.subckt and_gate _a=h_u_cla16_and852_h_u_cla16_and851_y0 _b=h_u_cla16_and852_h_u_cla16_and850_y0 _y0=h_u_cla16_and852_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and853_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and853_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and853_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and853_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and853_y0
.names h_u_cla16_and853_y0 h_u_cla16_and854_h_u_cla16_and853_y0
1 1
.names h_u_cla16_and852_y0 h_u_cla16_and854_h_u_cla16_and852_y0
1 1
.subckt and_gate _a=h_u_cla16_and854_h_u_cla16_and853_y0 _b=h_u_cla16_and854_h_u_cla16_and852_y0 _y0=h_u_cla16_and854_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and855_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and855_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and855_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and855_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and855_y0
.names h_u_cla16_and855_y0 h_u_cla16_and856_h_u_cla16_and855_y0
1 1
.names h_u_cla16_and854_y0 h_u_cla16_and856_h_u_cla16_and854_y0
1 1
.subckt and_gate _a=h_u_cla16_and856_h_u_cla16_and855_y0 _b=h_u_cla16_and856_h_u_cla16_and854_y0 _y0=h_u_cla16_and856_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and857_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and857_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and857_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and857_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and857_y0
.names h_u_cla16_and857_y0 h_u_cla16_and858_h_u_cla16_and857_y0
1 1
.names h_u_cla16_and856_y0 h_u_cla16_and858_h_u_cla16_and856_y0
1 1
.subckt and_gate _a=h_u_cla16_and858_h_u_cla16_and857_y0 _b=h_u_cla16_and858_h_u_cla16_and856_y0 _y0=h_u_cla16_and858_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and859_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and859_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and859_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and859_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and859_y0
.names h_u_cla16_and859_y0 h_u_cla16_and860_h_u_cla16_and859_y0
1 1
.names h_u_cla16_and858_y0 h_u_cla16_and860_h_u_cla16_and858_y0
1 1
.subckt and_gate _a=h_u_cla16_and860_h_u_cla16_and859_y0 _b=h_u_cla16_and860_h_u_cla16_and858_y0 _y0=h_u_cla16_and860_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and861_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and861_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and861_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and861_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and861_y0
.names h_u_cla16_and861_y0 h_u_cla16_and862_h_u_cla16_and861_y0
1 1
.names h_u_cla16_and860_y0 h_u_cla16_and862_h_u_cla16_and860_y0
1 1
.subckt and_gate _a=h_u_cla16_and862_h_u_cla16_and861_y0 _b=h_u_cla16_and862_h_u_cla16_and860_y0 _y0=h_u_cla16_and862_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and863_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and863_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and863_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and863_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and863_y0
.names h_u_cla16_and863_y0 h_u_cla16_and864_h_u_cla16_and863_y0
1 1
.names h_u_cla16_and862_y0 h_u_cla16_and864_h_u_cla16_and862_y0
1 1
.subckt and_gate _a=h_u_cla16_and864_h_u_cla16_and863_y0 _b=h_u_cla16_and864_h_u_cla16_and862_y0 _y0=h_u_cla16_and864_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and865_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and865_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and865_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and865_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and865_y0
.names h_u_cla16_and865_y0 h_u_cla16_and866_h_u_cla16_and865_y0
1 1
.names h_u_cla16_and864_y0 h_u_cla16_and866_h_u_cla16_and864_y0
1 1
.subckt and_gate _a=h_u_cla16_and866_h_u_cla16_and865_y0 _b=h_u_cla16_and866_h_u_cla16_and864_y0 _y0=h_u_cla16_and866_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and867_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and867_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and867_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and867_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and867_y0
.names h_u_cla16_and867_y0 h_u_cla16_and868_h_u_cla16_and867_y0
1 1
.names h_u_cla16_and866_y0 h_u_cla16_and868_h_u_cla16_and866_y0
1 1
.subckt and_gate _a=h_u_cla16_and868_h_u_cla16_and867_y0 _b=h_u_cla16_and868_h_u_cla16_and866_y0 _y0=h_u_cla16_and868_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and869_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and869_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and869_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and869_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and869_y0
.names h_u_cla16_and869_y0 h_u_cla16_and870_h_u_cla16_and869_y0
1 1
.names h_u_cla16_and868_y0 h_u_cla16_and870_h_u_cla16_and868_y0
1 1
.subckt and_gate _a=h_u_cla16_and870_h_u_cla16_and869_y0 _b=h_u_cla16_and870_h_u_cla16_and868_y0 _y0=h_u_cla16_and870_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and871_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and871_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and871_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and871_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and871_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and872_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and872_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and872_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and872_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and872_y0
.names h_u_cla16_and872_y0 h_u_cla16_and873_h_u_cla16_and872_y0
1 1
.names h_u_cla16_and871_y0 h_u_cla16_and873_h_u_cla16_and871_y0
1 1
.subckt and_gate _a=h_u_cla16_and873_h_u_cla16_and872_y0 _b=h_u_cla16_and873_h_u_cla16_and871_y0 _y0=h_u_cla16_and873_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and874_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and874_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and874_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and874_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and874_y0
.names h_u_cla16_and874_y0 h_u_cla16_and875_h_u_cla16_and874_y0
1 1
.names h_u_cla16_and873_y0 h_u_cla16_and875_h_u_cla16_and873_y0
1 1
.subckt and_gate _a=h_u_cla16_and875_h_u_cla16_and874_y0 _b=h_u_cla16_and875_h_u_cla16_and873_y0 _y0=h_u_cla16_and875_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and876_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and876_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and876_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and876_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and876_y0
.names h_u_cla16_and876_y0 h_u_cla16_and877_h_u_cla16_and876_y0
1 1
.names h_u_cla16_and875_y0 h_u_cla16_and877_h_u_cla16_and875_y0
1 1
.subckt and_gate _a=h_u_cla16_and877_h_u_cla16_and876_y0 _b=h_u_cla16_and877_h_u_cla16_and875_y0 _y0=h_u_cla16_and877_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and878_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and878_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and878_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and878_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and878_y0
.names h_u_cla16_and878_y0 h_u_cla16_and879_h_u_cla16_and878_y0
1 1
.names h_u_cla16_and877_y0 h_u_cla16_and879_h_u_cla16_and877_y0
1 1
.subckt and_gate _a=h_u_cla16_and879_h_u_cla16_and878_y0 _b=h_u_cla16_and879_h_u_cla16_and877_y0 _y0=h_u_cla16_and879_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and880_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and880_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and880_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and880_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and880_y0
.names h_u_cla16_and880_y0 h_u_cla16_and881_h_u_cla16_and880_y0
1 1
.names h_u_cla16_and879_y0 h_u_cla16_and881_h_u_cla16_and879_y0
1 1
.subckt and_gate _a=h_u_cla16_and881_h_u_cla16_and880_y0 _b=h_u_cla16_and881_h_u_cla16_and879_y0 _y0=h_u_cla16_and881_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and882_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and882_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and882_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and882_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and882_y0
.names h_u_cla16_and882_y0 h_u_cla16_and883_h_u_cla16_and882_y0
1 1
.names h_u_cla16_and881_y0 h_u_cla16_and883_h_u_cla16_and881_y0
1 1
.subckt and_gate _a=h_u_cla16_and883_h_u_cla16_and882_y0 _b=h_u_cla16_and883_h_u_cla16_and881_y0 _y0=h_u_cla16_and883_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and884_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and884_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and884_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and884_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and884_y0
.names h_u_cla16_and884_y0 h_u_cla16_and885_h_u_cla16_and884_y0
1 1
.names h_u_cla16_and883_y0 h_u_cla16_and885_h_u_cla16_and883_y0
1 1
.subckt and_gate _a=h_u_cla16_and885_h_u_cla16_and884_y0 _b=h_u_cla16_and885_h_u_cla16_and883_y0 _y0=h_u_cla16_and885_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and886_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and886_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and886_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and886_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and886_y0
.names h_u_cla16_and886_y0 h_u_cla16_and887_h_u_cla16_and886_y0
1 1
.names h_u_cla16_and885_y0 h_u_cla16_and887_h_u_cla16_and885_y0
1 1
.subckt and_gate _a=h_u_cla16_and887_h_u_cla16_and886_y0 _b=h_u_cla16_and887_h_u_cla16_and885_y0 _y0=h_u_cla16_and887_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and888_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and888_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and888_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and888_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and888_y0
.names h_u_cla16_and888_y0 h_u_cla16_and889_h_u_cla16_and888_y0
1 1
.names h_u_cla16_and887_y0 h_u_cla16_and889_h_u_cla16_and887_y0
1 1
.subckt and_gate _a=h_u_cla16_and889_h_u_cla16_and888_y0 _b=h_u_cla16_and889_h_u_cla16_and887_y0 _y0=h_u_cla16_and889_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and890_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and890_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and890_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and890_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and890_y0
.names h_u_cla16_and890_y0 h_u_cla16_and891_h_u_cla16_and890_y0
1 1
.names h_u_cla16_and889_y0 h_u_cla16_and891_h_u_cla16_and889_y0
1 1
.subckt and_gate _a=h_u_cla16_and891_h_u_cla16_and890_y0 _b=h_u_cla16_and891_h_u_cla16_and889_y0 _y0=h_u_cla16_and891_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and892_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and892_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and892_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and892_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and892_y0
.names h_u_cla16_and892_y0 h_u_cla16_and893_h_u_cla16_and892_y0
1 1
.names h_u_cla16_and891_y0 h_u_cla16_and893_h_u_cla16_and891_y0
1 1
.subckt and_gate _a=h_u_cla16_and893_h_u_cla16_and892_y0 _b=h_u_cla16_and893_h_u_cla16_and891_y0 _y0=h_u_cla16_and893_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and894_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and894_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and894_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and894_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and894_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and895_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and895_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and895_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and895_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and895_y0
.names h_u_cla16_and895_y0 h_u_cla16_and896_h_u_cla16_and895_y0
1 1
.names h_u_cla16_and894_y0 h_u_cla16_and896_h_u_cla16_and894_y0
1 1
.subckt and_gate _a=h_u_cla16_and896_h_u_cla16_and895_y0 _b=h_u_cla16_and896_h_u_cla16_and894_y0 _y0=h_u_cla16_and896_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and897_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and897_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and897_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and897_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and897_y0
.names h_u_cla16_and897_y0 h_u_cla16_and898_h_u_cla16_and897_y0
1 1
.names h_u_cla16_and896_y0 h_u_cla16_and898_h_u_cla16_and896_y0
1 1
.subckt and_gate _a=h_u_cla16_and898_h_u_cla16_and897_y0 _b=h_u_cla16_and898_h_u_cla16_and896_y0 _y0=h_u_cla16_and898_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and899_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and899_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and899_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and899_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and899_y0
.names h_u_cla16_and899_y0 h_u_cla16_and900_h_u_cla16_and899_y0
1 1
.names h_u_cla16_and898_y0 h_u_cla16_and900_h_u_cla16_and898_y0
1 1
.subckt and_gate _a=h_u_cla16_and900_h_u_cla16_and899_y0 _b=h_u_cla16_and900_h_u_cla16_and898_y0 _y0=h_u_cla16_and900_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and901_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and901_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and901_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and901_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and901_y0
.names h_u_cla16_and901_y0 h_u_cla16_and902_h_u_cla16_and901_y0
1 1
.names h_u_cla16_and900_y0 h_u_cla16_and902_h_u_cla16_and900_y0
1 1
.subckt and_gate _a=h_u_cla16_and902_h_u_cla16_and901_y0 _b=h_u_cla16_and902_h_u_cla16_and900_y0 _y0=h_u_cla16_and902_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and903_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and903_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and903_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and903_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and903_y0
.names h_u_cla16_and903_y0 h_u_cla16_and904_h_u_cla16_and903_y0
1 1
.names h_u_cla16_and902_y0 h_u_cla16_and904_h_u_cla16_and902_y0
1 1
.subckt and_gate _a=h_u_cla16_and904_h_u_cla16_and903_y0 _b=h_u_cla16_and904_h_u_cla16_and902_y0 _y0=h_u_cla16_and904_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and905_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and905_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and905_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and905_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and905_y0
.names h_u_cla16_and905_y0 h_u_cla16_and906_h_u_cla16_and905_y0
1 1
.names h_u_cla16_and904_y0 h_u_cla16_and906_h_u_cla16_and904_y0
1 1
.subckt and_gate _a=h_u_cla16_and906_h_u_cla16_and905_y0 _b=h_u_cla16_and906_h_u_cla16_and904_y0 _y0=h_u_cla16_and906_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and907_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and907_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and907_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and907_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and907_y0
.names h_u_cla16_and907_y0 h_u_cla16_and908_h_u_cla16_and907_y0
1 1
.names h_u_cla16_and906_y0 h_u_cla16_and908_h_u_cla16_and906_y0
1 1
.subckt and_gate _a=h_u_cla16_and908_h_u_cla16_and907_y0 _b=h_u_cla16_and908_h_u_cla16_and906_y0 _y0=h_u_cla16_and908_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and909_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and909_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and909_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and909_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and909_y0
.names h_u_cla16_and909_y0 h_u_cla16_and910_h_u_cla16_and909_y0
1 1
.names h_u_cla16_and908_y0 h_u_cla16_and910_h_u_cla16_and908_y0
1 1
.subckt and_gate _a=h_u_cla16_and910_h_u_cla16_and909_y0 _b=h_u_cla16_and910_h_u_cla16_and908_y0 _y0=h_u_cla16_and910_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and911_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and911_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and911_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and911_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and911_y0
.names h_u_cla16_and911_y0 h_u_cla16_and912_h_u_cla16_and911_y0
1 1
.names h_u_cla16_and910_y0 h_u_cla16_and912_h_u_cla16_and910_y0
1 1
.subckt and_gate _a=h_u_cla16_and912_h_u_cla16_and911_y0 _b=h_u_cla16_and912_h_u_cla16_and910_y0 _y0=h_u_cla16_and912_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and913_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and913_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and913_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and913_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and913_y0
.names h_u_cla16_and913_y0 h_u_cla16_and914_h_u_cla16_and913_y0
1 1
.names h_u_cla16_and912_y0 h_u_cla16_and914_h_u_cla16_and912_y0
1 1
.subckt and_gate _a=h_u_cla16_and914_h_u_cla16_and913_y0 _b=h_u_cla16_and914_h_u_cla16_and912_y0 _y0=h_u_cla16_and914_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and915_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and915_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and915_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and915_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and915_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and916_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and916_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and916_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and916_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and916_y0
.names h_u_cla16_and916_y0 h_u_cla16_and917_h_u_cla16_and916_y0
1 1
.names h_u_cla16_and915_y0 h_u_cla16_and917_h_u_cla16_and915_y0
1 1
.subckt and_gate _a=h_u_cla16_and917_h_u_cla16_and916_y0 _b=h_u_cla16_and917_h_u_cla16_and915_y0 _y0=h_u_cla16_and917_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and918_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and918_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and918_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and918_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and918_y0
.names h_u_cla16_and918_y0 h_u_cla16_and919_h_u_cla16_and918_y0
1 1
.names h_u_cla16_and917_y0 h_u_cla16_and919_h_u_cla16_and917_y0
1 1
.subckt and_gate _a=h_u_cla16_and919_h_u_cla16_and918_y0 _b=h_u_cla16_and919_h_u_cla16_and917_y0 _y0=h_u_cla16_and919_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and920_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and920_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and920_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and920_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and920_y0
.names h_u_cla16_and920_y0 h_u_cla16_and921_h_u_cla16_and920_y0
1 1
.names h_u_cla16_and919_y0 h_u_cla16_and921_h_u_cla16_and919_y0
1 1
.subckt and_gate _a=h_u_cla16_and921_h_u_cla16_and920_y0 _b=h_u_cla16_and921_h_u_cla16_and919_y0 _y0=h_u_cla16_and921_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and922_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and922_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and922_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and922_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and922_y0
.names h_u_cla16_and922_y0 h_u_cla16_and923_h_u_cla16_and922_y0
1 1
.names h_u_cla16_and921_y0 h_u_cla16_and923_h_u_cla16_and921_y0
1 1
.subckt and_gate _a=h_u_cla16_and923_h_u_cla16_and922_y0 _b=h_u_cla16_and923_h_u_cla16_and921_y0 _y0=h_u_cla16_and923_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and924_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and924_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and924_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and924_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and924_y0
.names h_u_cla16_and924_y0 h_u_cla16_and925_h_u_cla16_and924_y0
1 1
.names h_u_cla16_and923_y0 h_u_cla16_and925_h_u_cla16_and923_y0
1 1
.subckt and_gate _a=h_u_cla16_and925_h_u_cla16_and924_y0 _b=h_u_cla16_and925_h_u_cla16_and923_y0 _y0=h_u_cla16_and925_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and926_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and926_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and926_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and926_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and926_y0
.names h_u_cla16_and926_y0 h_u_cla16_and927_h_u_cla16_and926_y0
1 1
.names h_u_cla16_and925_y0 h_u_cla16_and927_h_u_cla16_and925_y0
1 1
.subckt and_gate _a=h_u_cla16_and927_h_u_cla16_and926_y0 _b=h_u_cla16_and927_h_u_cla16_and925_y0 _y0=h_u_cla16_and927_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and928_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and928_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and928_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and928_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and928_y0
.names h_u_cla16_and928_y0 h_u_cla16_and929_h_u_cla16_and928_y0
1 1
.names h_u_cla16_and927_y0 h_u_cla16_and929_h_u_cla16_and927_y0
1 1
.subckt and_gate _a=h_u_cla16_and929_h_u_cla16_and928_y0 _b=h_u_cla16_and929_h_u_cla16_and927_y0 _y0=h_u_cla16_and929_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and930_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and930_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and930_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and930_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and930_y0
.names h_u_cla16_and930_y0 h_u_cla16_and931_h_u_cla16_and930_y0
1 1
.names h_u_cla16_and929_y0 h_u_cla16_and931_h_u_cla16_and929_y0
1 1
.subckt and_gate _a=h_u_cla16_and931_h_u_cla16_and930_y0 _b=h_u_cla16_and931_h_u_cla16_and929_y0 _y0=h_u_cla16_and931_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and932_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and932_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and932_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and932_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and932_y0
.names h_u_cla16_and932_y0 h_u_cla16_and933_h_u_cla16_and932_y0
1 1
.names h_u_cla16_and931_y0 h_u_cla16_and933_h_u_cla16_and931_y0
1 1
.subckt and_gate _a=h_u_cla16_and933_h_u_cla16_and932_y0 _b=h_u_cla16_and933_h_u_cla16_and931_y0 _y0=h_u_cla16_and933_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and934_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and934_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and934_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and934_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and934_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and935_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and935_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and935_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and935_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and935_y0
.names h_u_cla16_and935_y0 h_u_cla16_and936_h_u_cla16_and935_y0
1 1
.names h_u_cla16_and934_y0 h_u_cla16_and936_h_u_cla16_and934_y0
1 1
.subckt and_gate _a=h_u_cla16_and936_h_u_cla16_and935_y0 _b=h_u_cla16_and936_h_u_cla16_and934_y0 _y0=h_u_cla16_and936_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and937_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and937_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and937_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and937_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and937_y0
.names h_u_cla16_and937_y0 h_u_cla16_and938_h_u_cla16_and937_y0
1 1
.names h_u_cla16_and936_y0 h_u_cla16_and938_h_u_cla16_and936_y0
1 1
.subckt and_gate _a=h_u_cla16_and938_h_u_cla16_and937_y0 _b=h_u_cla16_and938_h_u_cla16_and936_y0 _y0=h_u_cla16_and938_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and939_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and939_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and939_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and939_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and939_y0
.names h_u_cla16_and939_y0 h_u_cla16_and940_h_u_cla16_and939_y0
1 1
.names h_u_cla16_and938_y0 h_u_cla16_and940_h_u_cla16_and938_y0
1 1
.subckt and_gate _a=h_u_cla16_and940_h_u_cla16_and939_y0 _b=h_u_cla16_and940_h_u_cla16_and938_y0 _y0=h_u_cla16_and940_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and941_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and941_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and941_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and941_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and941_y0
.names h_u_cla16_and941_y0 h_u_cla16_and942_h_u_cla16_and941_y0
1 1
.names h_u_cla16_and940_y0 h_u_cla16_and942_h_u_cla16_and940_y0
1 1
.subckt and_gate _a=h_u_cla16_and942_h_u_cla16_and941_y0 _b=h_u_cla16_and942_h_u_cla16_and940_y0 _y0=h_u_cla16_and942_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and943_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and943_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and943_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and943_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and943_y0
.names h_u_cla16_and943_y0 h_u_cla16_and944_h_u_cla16_and943_y0
1 1
.names h_u_cla16_and942_y0 h_u_cla16_and944_h_u_cla16_and942_y0
1 1
.subckt and_gate _a=h_u_cla16_and944_h_u_cla16_and943_y0 _b=h_u_cla16_and944_h_u_cla16_and942_y0 _y0=h_u_cla16_and944_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and945_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and945_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and945_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and945_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and945_y0
.names h_u_cla16_and945_y0 h_u_cla16_and946_h_u_cla16_and945_y0
1 1
.names h_u_cla16_and944_y0 h_u_cla16_and946_h_u_cla16_and944_y0
1 1
.subckt and_gate _a=h_u_cla16_and946_h_u_cla16_and945_y0 _b=h_u_cla16_and946_h_u_cla16_and944_y0 _y0=h_u_cla16_and946_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and947_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and947_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and947_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and947_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and947_y0
.names h_u_cla16_and947_y0 h_u_cla16_and948_h_u_cla16_and947_y0
1 1
.names h_u_cla16_and946_y0 h_u_cla16_and948_h_u_cla16_and946_y0
1 1
.subckt and_gate _a=h_u_cla16_and948_h_u_cla16_and947_y0 _b=h_u_cla16_and948_h_u_cla16_and946_y0 _y0=h_u_cla16_and948_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and949_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and949_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and949_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and949_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and949_y0
.names h_u_cla16_and949_y0 h_u_cla16_and950_h_u_cla16_and949_y0
1 1
.names h_u_cla16_and948_y0 h_u_cla16_and950_h_u_cla16_and948_y0
1 1
.subckt and_gate _a=h_u_cla16_and950_h_u_cla16_and949_y0 _b=h_u_cla16_and950_h_u_cla16_and948_y0 _y0=h_u_cla16_and950_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and951_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and951_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and951_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and951_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and951_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and952_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and952_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and952_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and952_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and952_y0
.names h_u_cla16_and952_y0 h_u_cla16_and953_h_u_cla16_and952_y0
1 1
.names h_u_cla16_and951_y0 h_u_cla16_and953_h_u_cla16_and951_y0
1 1
.subckt and_gate _a=h_u_cla16_and953_h_u_cla16_and952_y0 _b=h_u_cla16_and953_h_u_cla16_and951_y0 _y0=h_u_cla16_and953_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and954_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and954_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and954_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and954_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and954_y0
.names h_u_cla16_and954_y0 h_u_cla16_and955_h_u_cla16_and954_y0
1 1
.names h_u_cla16_and953_y0 h_u_cla16_and955_h_u_cla16_and953_y0
1 1
.subckt and_gate _a=h_u_cla16_and955_h_u_cla16_and954_y0 _b=h_u_cla16_and955_h_u_cla16_and953_y0 _y0=h_u_cla16_and955_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and956_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and956_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and956_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and956_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and956_y0
.names h_u_cla16_and956_y0 h_u_cla16_and957_h_u_cla16_and956_y0
1 1
.names h_u_cla16_and955_y0 h_u_cla16_and957_h_u_cla16_and955_y0
1 1
.subckt and_gate _a=h_u_cla16_and957_h_u_cla16_and956_y0 _b=h_u_cla16_and957_h_u_cla16_and955_y0 _y0=h_u_cla16_and957_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and958_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and958_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and958_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and958_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and958_y0
.names h_u_cla16_and958_y0 h_u_cla16_and959_h_u_cla16_and958_y0
1 1
.names h_u_cla16_and957_y0 h_u_cla16_and959_h_u_cla16_and957_y0
1 1
.subckt and_gate _a=h_u_cla16_and959_h_u_cla16_and958_y0 _b=h_u_cla16_and959_h_u_cla16_and957_y0 _y0=h_u_cla16_and959_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and960_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and960_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and960_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and960_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and960_y0
.names h_u_cla16_and960_y0 h_u_cla16_and961_h_u_cla16_and960_y0
1 1
.names h_u_cla16_and959_y0 h_u_cla16_and961_h_u_cla16_and959_y0
1 1
.subckt and_gate _a=h_u_cla16_and961_h_u_cla16_and960_y0 _b=h_u_cla16_and961_h_u_cla16_and959_y0 _y0=h_u_cla16_and961_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and962_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and962_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and962_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and962_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and962_y0
.names h_u_cla16_and962_y0 h_u_cla16_and963_h_u_cla16_and962_y0
1 1
.names h_u_cla16_and961_y0 h_u_cla16_and963_h_u_cla16_and961_y0
1 1
.subckt and_gate _a=h_u_cla16_and963_h_u_cla16_and962_y0 _b=h_u_cla16_and963_h_u_cla16_and961_y0 _y0=h_u_cla16_and963_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and964_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and964_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and964_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and964_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and964_y0
.names h_u_cla16_and964_y0 h_u_cla16_and965_h_u_cla16_and964_y0
1 1
.names h_u_cla16_and963_y0 h_u_cla16_and965_h_u_cla16_and963_y0
1 1
.subckt and_gate _a=h_u_cla16_and965_h_u_cla16_and964_y0 _b=h_u_cla16_and965_h_u_cla16_and963_y0 _y0=h_u_cla16_and965_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and966_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and966_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and966_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and966_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and966_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and967_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and967_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and967_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and967_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and967_y0
.names h_u_cla16_and967_y0 h_u_cla16_and968_h_u_cla16_and967_y0
1 1
.names h_u_cla16_and966_y0 h_u_cla16_and968_h_u_cla16_and966_y0
1 1
.subckt and_gate _a=h_u_cla16_and968_h_u_cla16_and967_y0 _b=h_u_cla16_and968_h_u_cla16_and966_y0 _y0=h_u_cla16_and968_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and969_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and969_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and969_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and969_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and969_y0
.names h_u_cla16_and969_y0 h_u_cla16_and970_h_u_cla16_and969_y0
1 1
.names h_u_cla16_and968_y0 h_u_cla16_and970_h_u_cla16_and968_y0
1 1
.subckt and_gate _a=h_u_cla16_and970_h_u_cla16_and969_y0 _b=h_u_cla16_and970_h_u_cla16_and968_y0 _y0=h_u_cla16_and970_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and971_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and971_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and971_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and971_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and971_y0
.names h_u_cla16_and971_y0 h_u_cla16_and972_h_u_cla16_and971_y0
1 1
.names h_u_cla16_and970_y0 h_u_cla16_and972_h_u_cla16_and970_y0
1 1
.subckt and_gate _a=h_u_cla16_and972_h_u_cla16_and971_y0 _b=h_u_cla16_and972_h_u_cla16_and970_y0 _y0=h_u_cla16_and972_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and973_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and973_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and973_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and973_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and973_y0
.names h_u_cla16_and973_y0 h_u_cla16_and974_h_u_cla16_and973_y0
1 1
.names h_u_cla16_and972_y0 h_u_cla16_and974_h_u_cla16_and972_y0
1 1
.subckt and_gate _a=h_u_cla16_and974_h_u_cla16_and973_y0 _b=h_u_cla16_and974_h_u_cla16_and972_y0 _y0=h_u_cla16_and974_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and975_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and975_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and975_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and975_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and975_y0
.names h_u_cla16_and975_y0 h_u_cla16_and976_h_u_cla16_and975_y0
1 1
.names h_u_cla16_and974_y0 h_u_cla16_and976_h_u_cla16_and974_y0
1 1
.subckt and_gate _a=h_u_cla16_and976_h_u_cla16_and975_y0 _b=h_u_cla16_and976_h_u_cla16_and974_y0 _y0=h_u_cla16_and976_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and977_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and977_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and977_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and977_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and977_y0
.names h_u_cla16_and977_y0 h_u_cla16_and978_h_u_cla16_and977_y0
1 1
.names h_u_cla16_and976_y0 h_u_cla16_and978_h_u_cla16_and976_y0
1 1
.subckt and_gate _a=h_u_cla16_and978_h_u_cla16_and977_y0 _b=h_u_cla16_and978_h_u_cla16_and976_y0 _y0=h_u_cla16_and978_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and979_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and979_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and979_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and979_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and979_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and980_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and980_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and980_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and980_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and980_y0
.names h_u_cla16_and980_y0 h_u_cla16_and981_h_u_cla16_and980_y0
1 1
.names h_u_cla16_and979_y0 h_u_cla16_and981_h_u_cla16_and979_y0
1 1
.subckt and_gate _a=h_u_cla16_and981_h_u_cla16_and980_y0 _b=h_u_cla16_and981_h_u_cla16_and979_y0 _y0=h_u_cla16_and981_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and982_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and982_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and982_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and982_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and982_y0
.names h_u_cla16_and982_y0 h_u_cla16_and983_h_u_cla16_and982_y0
1 1
.names h_u_cla16_and981_y0 h_u_cla16_and983_h_u_cla16_and981_y0
1 1
.subckt and_gate _a=h_u_cla16_and983_h_u_cla16_and982_y0 _b=h_u_cla16_and983_h_u_cla16_and981_y0 _y0=h_u_cla16_and983_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and984_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and984_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and984_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and984_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and984_y0
.names h_u_cla16_and984_y0 h_u_cla16_and985_h_u_cla16_and984_y0
1 1
.names h_u_cla16_and983_y0 h_u_cla16_and985_h_u_cla16_and983_y0
1 1
.subckt and_gate _a=h_u_cla16_and985_h_u_cla16_and984_y0 _b=h_u_cla16_and985_h_u_cla16_and983_y0 _y0=h_u_cla16_and985_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and986_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and986_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and986_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and986_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and986_y0
.names h_u_cla16_and986_y0 h_u_cla16_and987_h_u_cla16_and986_y0
1 1
.names h_u_cla16_and985_y0 h_u_cla16_and987_h_u_cla16_and985_y0
1 1
.subckt and_gate _a=h_u_cla16_and987_h_u_cla16_and986_y0 _b=h_u_cla16_and987_h_u_cla16_and985_y0 _y0=h_u_cla16_and987_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and988_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and988_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and988_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and988_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and988_y0
.names h_u_cla16_and988_y0 h_u_cla16_and989_h_u_cla16_and988_y0
1 1
.names h_u_cla16_and987_y0 h_u_cla16_and989_h_u_cla16_and987_y0
1 1
.subckt and_gate _a=h_u_cla16_and989_h_u_cla16_and988_y0 _b=h_u_cla16_and989_h_u_cla16_and987_y0 _y0=h_u_cla16_and989_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and990_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and990_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and990_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and990_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and990_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and991_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and991_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and991_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and991_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and991_y0
.names h_u_cla16_and991_y0 h_u_cla16_and992_h_u_cla16_and991_y0
1 1
.names h_u_cla16_and990_y0 h_u_cla16_and992_h_u_cla16_and990_y0
1 1
.subckt and_gate _a=h_u_cla16_and992_h_u_cla16_and991_y0 _b=h_u_cla16_and992_h_u_cla16_and990_y0 _y0=h_u_cla16_and992_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and993_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and993_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and993_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and993_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and993_y0
.names h_u_cla16_and993_y0 h_u_cla16_and994_h_u_cla16_and993_y0
1 1
.names h_u_cla16_and992_y0 h_u_cla16_and994_h_u_cla16_and992_y0
1 1
.subckt and_gate _a=h_u_cla16_and994_h_u_cla16_and993_y0 _b=h_u_cla16_and994_h_u_cla16_and992_y0 _y0=h_u_cla16_and994_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and995_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and995_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and995_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and995_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and995_y0
.names h_u_cla16_and995_y0 h_u_cla16_and996_h_u_cla16_and995_y0
1 1
.names h_u_cla16_and994_y0 h_u_cla16_and996_h_u_cla16_and994_y0
1 1
.subckt and_gate _a=h_u_cla16_and996_h_u_cla16_and995_y0 _b=h_u_cla16_and996_h_u_cla16_and994_y0 _y0=h_u_cla16_and996_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and997_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and997_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and997_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and997_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and997_y0
.names h_u_cla16_and997_y0 h_u_cla16_and998_h_u_cla16_and997_y0
1 1
.names h_u_cla16_and996_y0 h_u_cla16_and998_h_u_cla16_and996_y0
1 1
.subckt and_gate _a=h_u_cla16_and998_h_u_cla16_and997_y0 _b=h_u_cla16_and998_h_u_cla16_and996_y0 _y0=h_u_cla16_and998_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and999_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and999_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and999_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and999_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and999_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1000_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1000_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1000_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1000_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1000_y0
.names h_u_cla16_and1000_y0 h_u_cla16_and1001_h_u_cla16_and1000_y0
1 1
.names h_u_cla16_and999_y0 h_u_cla16_and1001_h_u_cla16_and999_y0
1 1
.subckt and_gate _a=h_u_cla16_and1001_h_u_cla16_and1000_y0 _b=h_u_cla16_and1001_h_u_cla16_and999_y0 _y0=h_u_cla16_and1001_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1002_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1002_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1002_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1002_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1002_y0
.names h_u_cla16_and1002_y0 h_u_cla16_and1003_h_u_cla16_and1002_y0
1 1
.names h_u_cla16_and1001_y0 h_u_cla16_and1003_h_u_cla16_and1001_y0
1 1
.subckt and_gate _a=h_u_cla16_and1003_h_u_cla16_and1002_y0 _b=h_u_cla16_and1003_h_u_cla16_and1001_y0 _y0=h_u_cla16_and1003_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1004_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1004_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1004_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1004_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1004_y0
.names h_u_cla16_and1004_y0 h_u_cla16_and1005_h_u_cla16_and1004_y0
1 1
.names h_u_cla16_and1003_y0 h_u_cla16_and1005_h_u_cla16_and1003_y0
1 1
.subckt and_gate _a=h_u_cla16_and1005_h_u_cla16_and1004_y0 _b=h_u_cla16_and1005_h_u_cla16_and1003_y0 _y0=h_u_cla16_and1005_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1006_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1006_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1006_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1006_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1006_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1007_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1007_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1007_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1007_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1007_y0
.names h_u_cla16_and1007_y0 h_u_cla16_and1008_h_u_cla16_and1007_y0
1 1
.names h_u_cla16_and1006_y0 h_u_cla16_and1008_h_u_cla16_and1006_y0
1 1
.subckt and_gate _a=h_u_cla16_and1008_h_u_cla16_and1007_y0 _b=h_u_cla16_and1008_h_u_cla16_and1006_y0 _y0=h_u_cla16_and1008_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1009_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1009_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1009_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1009_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1009_y0
.names h_u_cla16_and1009_y0 h_u_cla16_and1010_h_u_cla16_and1009_y0
1 1
.names h_u_cla16_and1008_y0 h_u_cla16_and1010_h_u_cla16_and1008_y0
1 1
.subckt and_gate _a=h_u_cla16_and1010_h_u_cla16_and1009_y0 _b=h_u_cla16_and1010_h_u_cla16_and1008_y0 _y0=h_u_cla16_and1010_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1011_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and1011_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and1011_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1011_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and1011_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1012_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and1012_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and1012_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1012_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and1012_y0
.names h_u_cla16_and1012_y0 h_u_cla16_and1013_h_u_cla16_and1012_y0
1 1
.names h_u_cla16_and1011_y0 h_u_cla16_and1013_h_u_cla16_and1011_y0
1 1
.subckt and_gate _a=h_u_cla16_and1013_h_u_cla16_and1012_y0 _b=h_u_cla16_and1013_h_u_cla16_and1011_y0 _y0=h_u_cla16_and1013_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1014_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic12_y1 h_u_cla16_and1014_h_u_cla16_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla16_and1014_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1014_h_u_cla16_pg_logic12_y1 _y0=h_u_cla16_and1014_y0
.names h_u_cla16_and1014_y0 h_u_cla16_or91_h_u_cla16_and1014_y0
1 1
.names h_u_cla16_and845_y0 h_u_cla16_or91_h_u_cla16_and845_y0
1 1
.subckt or_gate _a=h_u_cla16_or91_h_u_cla16_and1014_y0 _b=h_u_cla16_or91_h_u_cla16_and845_y0 _y0=h_u_cla16_or91_y0
.names h_u_cla16_or91_y0 h_u_cla16_or92_h_u_cla16_or91_y0
1 1
.names h_u_cla16_and870_y0 h_u_cla16_or92_h_u_cla16_and870_y0
1 1
.subckt or_gate _a=h_u_cla16_or92_h_u_cla16_or91_y0 _b=h_u_cla16_or92_h_u_cla16_and870_y0 _y0=h_u_cla16_or92_y0
.names h_u_cla16_or92_y0 h_u_cla16_or93_h_u_cla16_or92_y0
1 1
.names h_u_cla16_and893_y0 h_u_cla16_or93_h_u_cla16_and893_y0
1 1
.subckt or_gate _a=h_u_cla16_or93_h_u_cla16_or92_y0 _b=h_u_cla16_or93_h_u_cla16_and893_y0 _y0=h_u_cla16_or93_y0
.names h_u_cla16_or93_y0 h_u_cla16_or94_h_u_cla16_or93_y0
1 1
.names h_u_cla16_and914_y0 h_u_cla16_or94_h_u_cla16_and914_y0
1 1
.subckt or_gate _a=h_u_cla16_or94_h_u_cla16_or93_y0 _b=h_u_cla16_or94_h_u_cla16_and914_y0 _y0=h_u_cla16_or94_y0
.names h_u_cla16_or94_y0 h_u_cla16_or95_h_u_cla16_or94_y0
1 1
.names h_u_cla16_and933_y0 h_u_cla16_or95_h_u_cla16_and933_y0
1 1
.subckt or_gate _a=h_u_cla16_or95_h_u_cla16_or94_y0 _b=h_u_cla16_or95_h_u_cla16_and933_y0 _y0=h_u_cla16_or95_y0
.names h_u_cla16_or95_y0 h_u_cla16_or96_h_u_cla16_or95_y0
1 1
.names h_u_cla16_and950_y0 h_u_cla16_or96_h_u_cla16_and950_y0
1 1
.subckt or_gate _a=h_u_cla16_or96_h_u_cla16_or95_y0 _b=h_u_cla16_or96_h_u_cla16_and950_y0 _y0=h_u_cla16_or96_y0
.names h_u_cla16_or96_y0 h_u_cla16_or97_h_u_cla16_or96_y0
1 1
.names h_u_cla16_and965_y0 h_u_cla16_or97_h_u_cla16_and965_y0
1 1
.subckt or_gate _a=h_u_cla16_or97_h_u_cla16_or96_y0 _b=h_u_cla16_or97_h_u_cla16_and965_y0 _y0=h_u_cla16_or97_y0
.names h_u_cla16_or97_y0 h_u_cla16_or98_h_u_cla16_or97_y0
1 1
.names h_u_cla16_and978_y0 h_u_cla16_or98_h_u_cla16_and978_y0
1 1
.subckt or_gate _a=h_u_cla16_or98_h_u_cla16_or97_y0 _b=h_u_cla16_or98_h_u_cla16_and978_y0 _y0=h_u_cla16_or98_y0
.names h_u_cla16_or98_y0 h_u_cla16_or99_h_u_cla16_or98_y0
1 1
.names h_u_cla16_and989_y0 h_u_cla16_or99_h_u_cla16_and989_y0
1 1
.subckt or_gate _a=h_u_cla16_or99_h_u_cla16_or98_y0 _b=h_u_cla16_or99_h_u_cla16_and989_y0 _y0=h_u_cla16_or99_y0
.names h_u_cla16_or99_y0 h_u_cla16_or100_h_u_cla16_or99_y0
1 1
.names h_u_cla16_and998_y0 h_u_cla16_or100_h_u_cla16_and998_y0
1 1
.subckt or_gate _a=h_u_cla16_or100_h_u_cla16_or99_y0 _b=h_u_cla16_or100_h_u_cla16_and998_y0 _y0=h_u_cla16_or100_y0
.names h_u_cla16_or100_y0 h_u_cla16_or101_h_u_cla16_or100_y0
1 1
.names h_u_cla16_and1005_y0 h_u_cla16_or101_h_u_cla16_and1005_y0
1 1
.subckt or_gate _a=h_u_cla16_or101_h_u_cla16_or100_y0 _b=h_u_cla16_or101_h_u_cla16_and1005_y0 _y0=h_u_cla16_or101_y0
.names h_u_cla16_or101_y0 h_u_cla16_or102_h_u_cla16_or101_y0
1 1
.names h_u_cla16_and1010_y0 h_u_cla16_or102_h_u_cla16_and1010_y0
1 1
.subckt or_gate _a=h_u_cla16_or102_h_u_cla16_or101_y0 _b=h_u_cla16_or102_h_u_cla16_and1010_y0 _y0=h_u_cla16_or102_y0
.names h_u_cla16_or102_y0 h_u_cla16_or103_h_u_cla16_or102_y0
1 1
.names h_u_cla16_and1013_y0 h_u_cla16_or103_h_u_cla16_and1013_y0
1 1
.subckt or_gate _a=h_u_cla16_or103_h_u_cla16_or102_y0 _b=h_u_cla16_or103_h_u_cla16_and1013_y0 _y0=h_u_cla16_or103_y0
.names h_u_cla16_pg_logic13_y1 h_u_cla16_or104_h_u_cla16_pg_logic13_y1
1 1
.names h_u_cla16_or103_y0 h_u_cla16_or104_h_u_cla16_or103_y0
1 1
.subckt or_gate _a=h_u_cla16_or104_h_u_cla16_pg_logic13_y1 _b=h_u_cla16_or104_h_u_cla16_or103_y0 _y0=h_u_cla16_or104_y0
.names a_14 h_u_cla16_pg_logic14_a_14
1 1
.names b_14 h_u_cla16_pg_logic14_b_14
1 1
.subckt pg_logic a=h_u_cla16_pg_logic14_a_14 b=h_u_cla16_pg_logic14_b_14 out[0]=h_u_cla16_pg_logic14_y0 out[1]=h_u_cla16_pg_logic14_y1 out[2]=h_u_cla16_pg_logic14_y2
.names h_u_cla16_pg_logic14_y2 h_u_cla16_xor14_h_u_cla16_pg_logic14_y2
1 1
.names h_u_cla16_or104_y0 h_u_cla16_xor14_h_u_cla16_or104_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor14_h_u_cla16_pg_logic14_y2 _b=h_u_cla16_xor14_h_u_cla16_or104_y0 _y0=h_u_cla16_xor14_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and1015_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and1015_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1015_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and1015_constant_wire_0 _y0=h_u_cla16_and1015_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and1016_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and1016_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1016_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and1016_constant_wire_0 _y0=h_u_cla16_and1016_y0
.names h_u_cla16_and1016_y0 h_u_cla16_and1017_h_u_cla16_and1016_y0
1 1
.names h_u_cla16_and1015_y0 h_u_cla16_and1017_h_u_cla16_and1015_y0
1 1
.subckt and_gate _a=h_u_cla16_and1017_h_u_cla16_and1016_y0 _b=h_u_cla16_and1017_h_u_cla16_and1015_y0 _y0=h_u_cla16_and1017_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and1018_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and1018_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1018_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and1018_constant_wire_0 _y0=h_u_cla16_and1018_y0
.names h_u_cla16_and1018_y0 h_u_cla16_and1019_h_u_cla16_and1018_y0
1 1
.names h_u_cla16_and1017_y0 h_u_cla16_and1019_h_u_cla16_and1017_y0
1 1
.subckt and_gate _a=h_u_cla16_and1019_h_u_cla16_and1018_y0 _b=h_u_cla16_and1019_h_u_cla16_and1017_y0 _y0=h_u_cla16_and1019_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and1020_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and1020_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1020_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and1020_constant_wire_0 _y0=h_u_cla16_and1020_y0
.names h_u_cla16_and1020_y0 h_u_cla16_and1021_h_u_cla16_and1020_y0
1 1
.names h_u_cla16_and1019_y0 h_u_cla16_and1021_h_u_cla16_and1019_y0
1 1
.subckt and_gate _a=h_u_cla16_and1021_h_u_cla16_and1020_y0 _b=h_u_cla16_and1021_h_u_cla16_and1019_y0 _y0=h_u_cla16_and1021_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1022_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and1022_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1022_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1022_constant_wire_0 _y0=h_u_cla16_and1022_y0
.names h_u_cla16_and1022_y0 h_u_cla16_and1023_h_u_cla16_and1022_y0
1 1
.names h_u_cla16_and1021_y0 h_u_cla16_and1023_h_u_cla16_and1021_y0
1 1
.subckt and_gate _a=h_u_cla16_and1023_h_u_cla16_and1022_y0 _b=h_u_cla16_and1023_h_u_cla16_and1021_y0 _y0=h_u_cla16_and1023_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1024_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and1024_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1024_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1024_constant_wire_0 _y0=h_u_cla16_and1024_y0
.names h_u_cla16_and1024_y0 h_u_cla16_and1025_h_u_cla16_and1024_y0
1 1
.names h_u_cla16_and1023_y0 h_u_cla16_and1025_h_u_cla16_and1023_y0
1 1
.subckt and_gate _a=h_u_cla16_and1025_h_u_cla16_and1024_y0 _b=h_u_cla16_and1025_h_u_cla16_and1023_y0 _y0=h_u_cla16_and1025_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1026_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and1026_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1026_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1026_constant_wire_0 _y0=h_u_cla16_and1026_y0
.names h_u_cla16_and1026_y0 h_u_cla16_and1027_h_u_cla16_and1026_y0
1 1
.names h_u_cla16_and1025_y0 h_u_cla16_and1027_h_u_cla16_and1025_y0
1 1
.subckt and_gate _a=h_u_cla16_and1027_h_u_cla16_and1026_y0 _b=h_u_cla16_and1027_h_u_cla16_and1025_y0 _y0=h_u_cla16_and1027_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1028_h_u_cla16_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla16_and1028_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1028_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1028_constant_wire_0 _y0=h_u_cla16_and1028_y0
.names h_u_cla16_and1028_y0 h_u_cla16_and1029_h_u_cla16_and1028_y0
1 1
.names h_u_cla16_and1027_y0 h_u_cla16_and1029_h_u_cla16_and1027_y0
1 1
.subckt and_gate _a=h_u_cla16_and1029_h_u_cla16_and1028_y0 _b=h_u_cla16_and1029_h_u_cla16_and1027_y0 _y0=h_u_cla16_and1029_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1030_h_u_cla16_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla16_and1030_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1030_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1030_constant_wire_0 _y0=h_u_cla16_and1030_y0
.names h_u_cla16_and1030_y0 h_u_cla16_and1031_h_u_cla16_and1030_y0
1 1
.names h_u_cla16_and1029_y0 h_u_cla16_and1031_h_u_cla16_and1029_y0
1 1
.subckt and_gate _a=h_u_cla16_and1031_h_u_cla16_and1030_y0 _b=h_u_cla16_and1031_h_u_cla16_and1029_y0 _y0=h_u_cla16_and1031_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1032_h_u_cla16_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla16_and1032_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1032_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1032_constant_wire_0 _y0=h_u_cla16_and1032_y0
.names h_u_cla16_and1032_y0 h_u_cla16_and1033_h_u_cla16_and1032_y0
1 1
.names h_u_cla16_and1031_y0 h_u_cla16_and1033_h_u_cla16_and1031_y0
1 1
.subckt and_gate _a=h_u_cla16_and1033_h_u_cla16_and1032_y0 _b=h_u_cla16_and1033_h_u_cla16_and1031_y0 _y0=h_u_cla16_and1033_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1034_h_u_cla16_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla16_and1034_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1034_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1034_constant_wire_0 _y0=h_u_cla16_and1034_y0
.names h_u_cla16_and1034_y0 h_u_cla16_and1035_h_u_cla16_and1034_y0
1 1
.names h_u_cla16_and1033_y0 h_u_cla16_and1035_h_u_cla16_and1033_y0
1 1
.subckt and_gate _a=h_u_cla16_and1035_h_u_cla16_and1034_y0 _b=h_u_cla16_and1035_h_u_cla16_and1033_y0 _y0=h_u_cla16_and1035_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1036_h_u_cla16_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla16_and1036_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1036_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1036_constant_wire_0 _y0=h_u_cla16_and1036_y0
.names h_u_cla16_and1036_y0 h_u_cla16_and1037_h_u_cla16_and1036_y0
1 1
.names h_u_cla16_and1035_y0 h_u_cla16_and1037_h_u_cla16_and1035_y0
1 1
.subckt and_gate _a=h_u_cla16_and1037_h_u_cla16_and1036_y0 _b=h_u_cla16_and1037_h_u_cla16_and1035_y0 _y0=h_u_cla16_and1037_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1038_h_u_cla16_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla16_and1038_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1038_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1038_constant_wire_0 _y0=h_u_cla16_and1038_y0
.names h_u_cla16_and1038_y0 h_u_cla16_and1039_h_u_cla16_and1038_y0
1 1
.names h_u_cla16_and1037_y0 h_u_cla16_and1039_h_u_cla16_and1037_y0
1 1
.subckt and_gate _a=h_u_cla16_and1039_h_u_cla16_and1038_y0 _b=h_u_cla16_and1039_h_u_cla16_and1037_y0 _y0=h_u_cla16_and1039_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1040_h_u_cla16_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla16_and1040_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1040_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1040_constant_wire_0 _y0=h_u_cla16_and1040_y0
.names h_u_cla16_and1040_y0 h_u_cla16_and1041_h_u_cla16_and1040_y0
1 1
.names h_u_cla16_and1039_y0 h_u_cla16_and1041_h_u_cla16_and1039_y0
1 1
.subckt and_gate _a=h_u_cla16_and1041_h_u_cla16_and1040_y0 _b=h_u_cla16_and1041_h_u_cla16_and1039_y0 _y0=h_u_cla16_and1041_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1042_h_u_cla16_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla16_and1042_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1042_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1042_constant_wire_0 _y0=h_u_cla16_and1042_y0
.names h_u_cla16_and1042_y0 h_u_cla16_and1043_h_u_cla16_and1042_y0
1 1
.names h_u_cla16_and1041_y0 h_u_cla16_and1043_h_u_cla16_and1041_y0
1 1
.subckt and_gate _a=h_u_cla16_and1043_h_u_cla16_and1042_y0 _b=h_u_cla16_and1043_h_u_cla16_and1041_y0 _y0=h_u_cla16_and1043_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and1044_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1044_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1044_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and1044_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1044_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and1045_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1045_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1045_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and1045_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1045_y0
.names h_u_cla16_and1045_y0 h_u_cla16_and1046_h_u_cla16_and1045_y0
1 1
.names h_u_cla16_and1044_y0 h_u_cla16_and1046_h_u_cla16_and1044_y0
1 1
.subckt and_gate _a=h_u_cla16_and1046_h_u_cla16_and1045_y0 _b=h_u_cla16_and1046_h_u_cla16_and1044_y0 _y0=h_u_cla16_and1046_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and1047_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1047_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1047_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and1047_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1047_y0
.names h_u_cla16_and1047_y0 h_u_cla16_and1048_h_u_cla16_and1047_y0
1 1
.names h_u_cla16_and1046_y0 h_u_cla16_and1048_h_u_cla16_and1046_y0
1 1
.subckt and_gate _a=h_u_cla16_and1048_h_u_cla16_and1047_y0 _b=h_u_cla16_and1048_h_u_cla16_and1046_y0 _y0=h_u_cla16_and1048_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1049_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1049_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1049_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1049_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1049_y0
.names h_u_cla16_and1049_y0 h_u_cla16_and1050_h_u_cla16_and1049_y0
1 1
.names h_u_cla16_and1048_y0 h_u_cla16_and1050_h_u_cla16_and1048_y0
1 1
.subckt and_gate _a=h_u_cla16_and1050_h_u_cla16_and1049_y0 _b=h_u_cla16_and1050_h_u_cla16_and1048_y0 _y0=h_u_cla16_and1050_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1051_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1051_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1051_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1051_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1051_y0
.names h_u_cla16_and1051_y0 h_u_cla16_and1052_h_u_cla16_and1051_y0
1 1
.names h_u_cla16_and1050_y0 h_u_cla16_and1052_h_u_cla16_and1050_y0
1 1
.subckt and_gate _a=h_u_cla16_and1052_h_u_cla16_and1051_y0 _b=h_u_cla16_and1052_h_u_cla16_and1050_y0 _y0=h_u_cla16_and1052_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1053_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1053_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1053_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1053_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1053_y0
.names h_u_cla16_and1053_y0 h_u_cla16_and1054_h_u_cla16_and1053_y0
1 1
.names h_u_cla16_and1052_y0 h_u_cla16_and1054_h_u_cla16_and1052_y0
1 1
.subckt and_gate _a=h_u_cla16_and1054_h_u_cla16_and1053_y0 _b=h_u_cla16_and1054_h_u_cla16_and1052_y0 _y0=h_u_cla16_and1054_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1055_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1055_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1055_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1055_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1055_y0
.names h_u_cla16_and1055_y0 h_u_cla16_and1056_h_u_cla16_and1055_y0
1 1
.names h_u_cla16_and1054_y0 h_u_cla16_and1056_h_u_cla16_and1054_y0
1 1
.subckt and_gate _a=h_u_cla16_and1056_h_u_cla16_and1055_y0 _b=h_u_cla16_and1056_h_u_cla16_and1054_y0 _y0=h_u_cla16_and1056_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1057_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1057_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1057_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1057_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1057_y0
.names h_u_cla16_and1057_y0 h_u_cla16_and1058_h_u_cla16_and1057_y0
1 1
.names h_u_cla16_and1056_y0 h_u_cla16_and1058_h_u_cla16_and1056_y0
1 1
.subckt and_gate _a=h_u_cla16_and1058_h_u_cla16_and1057_y0 _b=h_u_cla16_and1058_h_u_cla16_and1056_y0 _y0=h_u_cla16_and1058_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1059_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1059_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1059_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1059_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1059_y0
.names h_u_cla16_and1059_y0 h_u_cla16_and1060_h_u_cla16_and1059_y0
1 1
.names h_u_cla16_and1058_y0 h_u_cla16_and1060_h_u_cla16_and1058_y0
1 1
.subckt and_gate _a=h_u_cla16_and1060_h_u_cla16_and1059_y0 _b=h_u_cla16_and1060_h_u_cla16_and1058_y0 _y0=h_u_cla16_and1060_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1061_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1061_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1061_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1061_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1061_y0
.names h_u_cla16_and1061_y0 h_u_cla16_and1062_h_u_cla16_and1061_y0
1 1
.names h_u_cla16_and1060_y0 h_u_cla16_and1062_h_u_cla16_and1060_y0
1 1
.subckt and_gate _a=h_u_cla16_and1062_h_u_cla16_and1061_y0 _b=h_u_cla16_and1062_h_u_cla16_and1060_y0 _y0=h_u_cla16_and1062_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1063_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1063_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1063_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1063_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1063_y0
.names h_u_cla16_and1063_y0 h_u_cla16_and1064_h_u_cla16_and1063_y0
1 1
.names h_u_cla16_and1062_y0 h_u_cla16_and1064_h_u_cla16_and1062_y0
1 1
.subckt and_gate _a=h_u_cla16_and1064_h_u_cla16_and1063_y0 _b=h_u_cla16_and1064_h_u_cla16_and1062_y0 _y0=h_u_cla16_and1064_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1065_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1065_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1065_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1065_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1065_y0
.names h_u_cla16_and1065_y0 h_u_cla16_and1066_h_u_cla16_and1065_y0
1 1
.names h_u_cla16_and1064_y0 h_u_cla16_and1066_h_u_cla16_and1064_y0
1 1
.subckt and_gate _a=h_u_cla16_and1066_h_u_cla16_and1065_y0 _b=h_u_cla16_and1066_h_u_cla16_and1064_y0 _y0=h_u_cla16_and1066_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1067_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1067_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1067_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1067_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1067_y0
.names h_u_cla16_and1067_y0 h_u_cla16_and1068_h_u_cla16_and1067_y0
1 1
.names h_u_cla16_and1066_y0 h_u_cla16_and1068_h_u_cla16_and1066_y0
1 1
.subckt and_gate _a=h_u_cla16_and1068_h_u_cla16_and1067_y0 _b=h_u_cla16_and1068_h_u_cla16_and1066_y0 _y0=h_u_cla16_and1068_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1069_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1069_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1069_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1069_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1069_y0
.names h_u_cla16_and1069_y0 h_u_cla16_and1070_h_u_cla16_and1069_y0
1 1
.names h_u_cla16_and1068_y0 h_u_cla16_and1070_h_u_cla16_and1068_y0
1 1
.subckt and_gate _a=h_u_cla16_and1070_h_u_cla16_and1069_y0 _b=h_u_cla16_and1070_h_u_cla16_and1068_y0 _y0=h_u_cla16_and1070_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and1071_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1071_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1071_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and1071_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1071_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and1072_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1072_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1072_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and1072_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1072_y0
.names h_u_cla16_and1072_y0 h_u_cla16_and1073_h_u_cla16_and1072_y0
1 1
.names h_u_cla16_and1071_y0 h_u_cla16_and1073_h_u_cla16_and1071_y0
1 1
.subckt and_gate _a=h_u_cla16_and1073_h_u_cla16_and1072_y0 _b=h_u_cla16_and1073_h_u_cla16_and1071_y0 _y0=h_u_cla16_and1073_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1074_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1074_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1074_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1074_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1074_y0
.names h_u_cla16_and1074_y0 h_u_cla16_and1075_h_u_cla16_and1074_y0
1 1
.names h_u_cla16_and1073_y0 h_u_cla16_and1075_h_u_cla16_and1073_y0
1 1
.subckt and_gate _a=h_u_cla16_and1075_h_u_cla16_and1074_y0 _b=h_u_cla16_and1075_h_u_cla16_and1073_y0 _y0=h_u_cla16_and1075_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1076_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1076_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1076_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1076_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1076_y0
.names h_u_cla16_and1076_y0 h_u_cla16_and1077_h_u_cla16_and1076_y0
1 1
.names h_u_cla16_and1075_y0 h_u_cla16_and1077_h_u_cla16_and1075_y0
1 1
.subckt and_gate _a=h_u_cla16_and1077_h_u_cla16_and1076_y0 _b=h_u_cla16_and1077_h_u_cla16_and1075_y0 _y0=h_u_cla16_and1077_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1078_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1078_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1078_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1078_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1078_y0
.names h_u_cla16_and1078_y0 h_u_cla16_and1079_h_u_cla16_and1078_y0
1 1
.names h_u_cla16_and1077_y0 h_u_cla16_and1079_h_u_cla16_and1077_y0
1 1
.subckt and_gate _a=h_u_cla16_and1079_h_u_cla16_and1078_y0 _b=h_u_cla16_and1079_h_u_cla16_and1077_y0 _y0=h_u_cla16_and1079_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1080_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1080_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1080_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1080_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1080_y0
.names h_u_cla16_and1080_y0 h_u_cla16_and1081_h_u_cla16_and1080_y0
1 1
.names h_u_cla16_and1079_y0 h_u_cla16_and1081_h_u_cla16_and1079_y0
1 1
.subckt and_gate _a=h_u_cla16_and1081_h_u_cla16_and1080_y0 _b=h_u_cla16_and1081_h_u_cla16_and1079_y0 _y0=h_u_cla16_and1081_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1082_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1082_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1082_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1082_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1082_y0
.names h_u_cla16_and1082_y0 h_u_cla16_and1083_h_u_cla16_and1082_y0
1 1
.names h_u_cla16_and1081_y0 h_u_cla16_and1083_h_u_cla16_and1081_y0
1 1
.subckt and_gate _a=h_u_cla16_and1083_h_u_cla16_and1082_y0 _b=h_u_cla16_and1083_h_u_cla16_and1081_y0 _y0=h_u_cla16_and1083_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1084_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1084_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1084_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1084_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1084_y0
.names h_u_cla16_and1084_y0 h_u_cla16_and1085_h_u_cla16_and1084_y0
1 1
.names h_u_cla16_and1083_y0 h_u_cla16_and1085_h_u_cla16_and1083_y0
1 1
.subckt and_gate _a=h_u_cla16_and1085_h_u_cla16_and1084_y0 _b=h_u_cla16_and1085_h_u_cla16_and1083_y0 _y0=h_u_cla16_and1085_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1086_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1086_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1086_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1086_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1086_y0
.names h_u_cla16_and1086_y0 h_u_cla16_and1087_h_u_cla16_and1086_y0
1 1
.names h_u_cla16_and1085_y0 h_u_cla16_and1087_h_u_cla16_and1085_y0
1 1
.subckt and_gate _a=h_u_cla16_and1087_h_u_cla16_and1086_y0 _b=h_u_cla16_and1087_h_u_cla16_and1085_y0 _y0=h_u_cla16_and1087_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1088_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1088_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1088_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1088_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1088_y0
.names h_u_cla16_and1088_y0 h_u_cla16_and1089_h_u_cla16_and1088_y0
1 1
.names h_u_cla16_and1087_y0 h_u_cla16_and1089_h_u_cla16_and1087_y0
1 1
.subckt and_gate _a=h_u_cla16_and1089_h_u_cla16_and1088_y0 _b=h_u_cla16_and1089_h_u_cla16_and1087_y0 _y0=h_u_cla16_and1089_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1090_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1090_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1090_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1090_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1090_y0
.names h_u_cla16_and1090_y0 h_u_cla16_and1091_h_u_cla16_and1090_y0
1 1
.names h_u_cla16_and1089_y0 h_u_cla16_and1091_h_u_cla16_and1089_y0
1 1
.subckt and_gate _a=h_u_cla16_and1091_h_u_cla16_and1090_y0 _b=h_u_cla16_and1091_h_u_cla16_and1089_y0 _y0=h_u_cla16_and1091_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1092_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1092_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1092_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1092_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1092_y0
.names h_u_cla16_and1092_y0 h_u_cla16_and1093_h_u_cla16_and1092_y0
1 1
.names h_u_cla16_and1091_y0 h_u_cla16_and1093_h_u_cla16_and1091_y0
1 1
.subckt and_gate _a=h_u_cla16_and1093_h_u_cla16_and1092_y0 _b=h_u_cla16_and1093_h_u_cla16_and1091_y0 _y0=h_u_cla16_and1093_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1094_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1094_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1094_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1094_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1094_y0
.names h_u_cla16_and1094_y0 h_u_cla16_and1095_h_u_cla16_and1094_y0
1 1
.names h_u_cla16_and1093_y0 h_u_cla16_and1095_h_u_cla16_and1093_y0
1 1
.subckt and_gate _a=h_u_cla16_and1095_h_u_cla16_and1094_y0 _b=h_u_cla16_and1095_h_u_cla16_and1093_y0 _y0=h_u_cla16_and1095_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and1096_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1096_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1096_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and1096_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1096_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1097_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1097_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1097_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1097_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1097_y0
.names h_u_cla16_and1097_y0 h_u_cla16_and1098_h_u_cla16_and1097_y0
1 1
.names h_u_cla16_and1096_y0 h_u_cla16_and1098_h_u_cla16_and1096_y0
1 1
.subckt and_gate _a=h_u_cla16_and1098_h_u_cla16_and1097_y0 _b=h_u_cla16_and1098_h_u_cla16_and1096_y0 _y0=h_u_cla16_and1098_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1099_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1099_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1099_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1099_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1099_y0
.names h_u_cla16_and1099_y0 h_u_cla16_and1100_h_u_cla16_and1099_y0
1 1
.names h_u_cla16_and1098_y0 h_u_cla16_and1100_h_u_cla16_and1098_y0
1 1
.subckt and_gate _a=h_u_cla16_and1100_h_u_cla16_and1099_y0 _b=h_u_cla16_and1100_h_u_cla16_and1098_y0 _y0=h_u_cla16_and1100_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1101_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1101_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1101_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1101_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1101_y0
.names h_u_cla16_and1101_y0 h_u_cla16_and1102_h_u_cla16_and1101_y0
1 1
.names h_u_cla16_and1100_y0 h_u_cla16_and1102_h_u_cla16_and1100_y0
1 1
.subckt and_gate _a=h_u_cla16_and1102_h_u_cla16_and1101_y0 _b=h_u_cla16_and1102_h_u_cla16_and1100_y0 _y0=h_u_cla16_and1102_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1103_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1103_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1103_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1103_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1103_y0
.names h_u_cla16_and1103_y0 h_u_cla16_and1104_h_u_cla16_and1103_y0
1 1
.names h_u_cla16_and1102_y0 h_u_cla16_and1104_h_u_cla16_and1102_y0
1 1
.subckt and_gate _a=h_u_cla16_and1104_h_u_cla16_and1103_y0 _b=h_u_cla16_and1104_h_u_cla16_and1102_y0 _y0=h_u_cla16_and1104_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1105_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1105_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1105_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1105_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1105_y0
.names h_u_cla16_and1105_y0 h_u_cla16_and1106_h_u_cla16_and1105_y0
1 1
.names h_u_cla16_and1104_y0 h_u_cla16_and1106_h_u_cla16_and1104_y0
1 1
.subckt and_gate _a=h_u_cla16_and1106_h_u_cla16_and1105_y0 _b=h_u_cla16_and1106_h_u_cla16_and1104_y0 _y0=h_u_cla16_and1106_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1107_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1107_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1107_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1107_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1107_y0
.names h_u_cla16_and1107_y0 h_u_cla16_and1108_h_u_cla16_and1107_y0
1 1
.names h_u_cla16_and1106_y0 h_u_cla16_and1108_h_u_cla16_and1106_y0
1 1
.subckt and_gate _a=h_u_cla16_and1108_h_u_cla16_and1107_y0 _b=h_u_cla16_and1108_h_u_cla16_and1106_y0 _y0=h_u_cla16_and1108_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1109_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1109_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1109_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1109_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1109_y0
.names h_u_cla16_and1109_y0 h_u_cla16_and1110_h_u_cla16_and1109_y0
1 1
.names h_u_cla16_and1108_y0 h_u_cla16_and1110_h_u_cla16_and1108_y0
1 1
.subckt and_gate _a=h_u_cla16_and1110_h_u_cla16_and1109_y0 _b=h_u_cla16_and1110_h_u_cla16_and1108_y0 _y0=h_u_cla16_and1110_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1111_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1111_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1111_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1111_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1111_y0
.names h_u_cla16_and1111_y0 h_u_cla16_and1112_h_u_cla16_and1111_y0
1 1
.names h_u_cla16_and1110_y0 h_u_cla16_and1112_h_u_cla16_and1110_y0
1 1
.subckt and_gate _a=h_u_cla16_and1112_h_u_cla16_and1111_y0 _b=h_u_cla16_and1112_h_u_cla16_and1110_y0 _y0=h_u_cla16_and1112_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1113_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1113_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1113_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1113_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1113_y0
.names h_u_cla16_and1113_y0 h_u_cla16_and1114_h_u_cla16_and1113_y0
1 1
.names h_u_cla16_and1112_y0 h_u_cla16_and1114_h_u_cla16_and1112_y0
1 1
.subckt and_gate _a=h_u_cla16_and1114_h_u_cla16_and1113_y0 _b=h_u_cla16_and1114_h_u_cla16_and1112_y0 _y0=h_u_cla16_and1114_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1115_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1115_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1115_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1115_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1115_y0
.names h_u_cla16_and1115_y0 h_u_cla16_and1116_h_u_cla16_and1115_y0
1 1
.names h_u_cla16_and1114_y0 h_u_cla16_and1116_h_u_cla16_and1114_y0
1 1
.subckt and_gate _a=h_u_cla16_and1116_h_u_cla16_and1115_y0 _b=h_u_cla16_and1116_h_u_cla16_and1114_y0 _y0=h_u_cla16_and1116_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1117_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1117_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1117_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1117_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1117_y0
.names h_u_cla16_and1117_y0 h_u_cla16_and1118_h_u_cla16_and1117_y0
1 1
.names h_u_cla16_and1116_y0 h_u_cla16_and1118_h_u_cla16_and1116_y0
1 1
.subckt and_gate _a=h_u_cla16_and1118_h_u_cla16_and1117_y0 _b=h_u_cla16_and1118_h_u_cla16_and1116_y0 _y0=h_u_cla16_and1118_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1119_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1119_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1119_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1119_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1119_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1120_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1120_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1120_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1120_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1120_y0
.names h_u_cla16_and1120_y0 h_u_cla16_and1121_h_u_cla16_and1120_y0
1 1
.names h_u_cla16_and1119_y0 h_u_cla16_and1121_h_u_cla16_and1119_y0
1 1
.subckt and_gate _a=h_u_cla16_and1121_h_u_cla16_and1120_y0 _b=h_u_cla16_and1121_h_u_cla16_and1119_y0 _y0=h_u_cla16_and1121_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1122_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1122_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1122_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1122_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1122_y0
.names h_u_cla16_and1122_y0 h_u_cla16_and1123_h_u_cla16_and1122_y0
1 1
.names h_u_cla16_and1121_y0 h_u_cla16_and1123_h_u_cla16_and1121_y0
1 1
.subckt and_gate _a=h_u_cla16_and1123_h_u_cla16_and1122_y0 _b=h_u_cla16_and1123_h_u_cla16_and1121_y0 _y0=h_u_cla16_and1123_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1124_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1124_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1124_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1124_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1124_y0
.names h_u_cla16_and1124_y0 h_u_cla16_and1125_h_u_cla16_and1124_y0
1 1
.names h_u_cla16_and1123_y0 h_u_cla16_and1125_h_u_cla16_and1123_y0
1 1
.subckt and_gate _a=h_u_cla16_and1125_h_u_cla16_and1124_y0 _b=h_u_cla16_and1125_h_u_cla16_and1123_y0 _y0=h_u_cla16_and1125_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1126_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1126_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1126_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1126_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1126_y0
.names h_u_cla16_and1126_y0 h_u_cla16_and1127_h_u_cla16_and1126_y0
1 1
.names h_u_cla16_and1125_y0 h_u_cla16_and1127_h_u_cla16_and1125_y0
1 1
.subckt and_gate _a=h_u_cla16_and1127_h_u_cla16_and1126_y0 _b=h_u_cla16_and1127_h_u_cla16_and1125_y0 _y0=h_u_cla16_and1127_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1128_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1128_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1128_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1128_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1128_y0
.names h_u_cla16_and1128_y0 h_u_cla16_and1129_h_u_cla16_and1128_y0
1 1
.names h_u_cla16_and1127_y0 h_u_cla16_and1129_h_u_cla16_and1127_y0
1 1
.subckt and_gate _a=h_u_cla16_and1129_h_u_cla16_and1128_y0 _b=h_u_cla16_and1129_h_u_cla16_and1127_y0 _y0=h_u_cla16_and1129_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1130_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1130_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1130_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1130_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1130_y0
.names h_u_cla16_and1130_y0 h_u_cla16_and1131_h_u_cla16_and1130_y0
1 1
.names h_u_cla16_and1129_y0 h_u_cla16_and1131_h_u_cla16_and1129_y0
1 1
.subckt and_gate _a=h_u_cla16_and1131_h_u_cla16_and1130_y0 _b=h_u_cla16_and1131_h_u_cla16_and1129_y0 _y0=h_u_cla16_and1131_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1132_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1132_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1132_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1132_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1132_y0
.names h_u_cla16_and1132_y0 h_u_cla16_and1133_h_u_cla16_and1132_y0
1 1
.names h_u_cla16_and1131_y0 h_u_cla16_and1133_h_u_cla16_and1131_y0
1 1
.subckt and_gate _a=h_u_cla16_and1133_h_u_cla16_and1132_y0 _b=h_u_cla16_and1133_h_u_cla16_and1131_y0 _y0=h_u_cla16_and1133_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1134_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1134_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1134_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1134_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1134_y0
.names h_u_cla16_and1134_y0 h_u_cla16_and1135_h_u_cla16_and1134_y0
1 1
.names h_u_cla16_and1133_y0 h_u_cla16_and1135_h_u_cla16_and1133_y0
1 1
.subckt and_gate _a=h_u_cla16_and1135_h_u_cla16_and1134_y0 _b=h_u_cla16_and1135_h_u_cla16_and1133_y0 _y0=h_u_cla16_and1135_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1136_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1136_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1136_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1136_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1136_y0
.names h_u_cla16_and1136_y0 h_u_cla16_and1137_h_u_cla16_and1136_y0
1 1
.names h_u_cla16_and1135_y0 h_u_cla16_and1137_h_u_cla16_and1135_y0
1 1
.subckt and_gate _a=h_u_cla16_and1137_h_u_cla16_and1136_y0 _b=h_u_cla16_and1137_h_u_cla16_and1135_y0 _y0=h_u_cla16_and1137_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1138_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1138_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1138_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1138_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1138_y0
.names h_u_cla16_and1138_y0 h_u_cla16_and1139_h_u_cla16_and1138_y0
1 1
.names h_u_cla16_and1137_y0 h_u_cla16_and1139_h_u_cla16_and1137_y0
1 1
.subckt and_gate _a=h_u_cla16_and1139_h_u_cla16_and1138_y0 _b=h_u_cla16_and1139_h_u_cla16_and1137_y0 _y0=h_u_cla16_and1139_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1140_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1140_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1140_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1140_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1140_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1141_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1141_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1141_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1141_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1141_y0
.names h_u_cla16_and1141_y0 h_u_cla16_and1142_h_u_cla16_and1141_y0
1 1
.names h_u_cla16_and1140_y0 h_u_cla16_and1142_h_u_cla16_and1140_y0
1 1
.subckt and_gate _a=h_u_cla16_and1142_h_u_cla16_and1141_y0 _b=h_u_cla16_and1142_h_u_cla16_and1140_y0 _y0=h_u_cla16_and1142_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1143_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1143_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1143_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1143_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1143_y0
.names h_u_cla16_and1143_y0 h_u_cla16_and1144_h_u_cla16_and1143_y0
1 1
.names h_u_cla16_and1142_y0 h_u_cla16_and1144_h_u_cla16_and1142_y0
1 1
.subckt and_gate _a=h_u_cla16_and1144_h_u_cla16_and1143_y0 _b=h_u_cla16_and1144_h_u_cla16_and1142_y0 _y0=h_u_cla16_and1144_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1145_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1145_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1145_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1145_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1145_y0
.names h_u_cla16_and1145_y0 h_u_cla16_and1146_h_u_cla16_and1145_y0
1 1
.names h_u_cla16_and1144_y0 h_u_cla16_and1146_h_u_cla16_and1144_y0
1 1
.subckt and_gate _a=h_u_cla16_and1146_h_u_cla16_and1145_y0 _b=h_u_cla16_and1146_h_u_cla16_and1144_y0 _y0=h_u_cla16_and1146_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1147_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1147_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1147_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1147_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1147_y0
.names h_u_cla16_and1147_y0 h_u_cla16_and1148_h_u_cla16_and1147_y0
1 1
.names h_u_cla16_and1146_y0 h_u_cla16_and1148_h_u_cla16_and1146_y0
1 1
.subckt and_gate _a=h_u_cla16_and1148_h_u_cla16_and1147_y0 _b=h_u_cla16_and1148_h_u_cla16_and1146_y0 _y0=h_u_cla16_and1148_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1149_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1149_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1149_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1149_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1149_y0
.names h_u_cla16_and1149_y0 h_u_cla16_and1150_h_u_cla16_and1149_y0
1 1
.names h_u_cla16_and1148_y0 h_u_cla16_and1150_h_u_cla16_and1148_y0
1 1
.subckt and_gate _a=h_u_cla16_and1150_h_u_cla16_and1149_y0 _b=h_u_cla16_and1150_h_u_cla16_and1148_y0 _y0=h_u_cla16_and1150_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1151_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1151_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1151_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1151_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1151_y0
.names h_u_cla16_and1151_y0 h_u_cla16_and1152_h_u_cla16_and1151_y0
1 1
.names h_u_cla16_and1150_y0 h_u_cla16_and1152_h_u_cla16_and1150_y0
1 1
.subckt and_gate _a=h_u_cla16_and1152_h_u_cla16_and1151_y0 _b=h_u_cla16_and1152_h_u_cla16_and1150_y0 _y0=h_u_cla16_and1152_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1153_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1153_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1153_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1153_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1153_y0
.names h_u_cla16_and1153_y0 h_u_cla16_and1154_h_u_cla16_and1153_y0
1 1
.names h_u_cla16_and1152_y0 h_u_cla16_and1154_h_u_cla16_and1152_y0
1 1
.subckt and_gate _a=h_u_cla16_and1154_h_u_cla16_and1153_y0 _b=h_u_cla16_and1154_h_u_cla16_and1152_y0 _y0=h_u_cla16_and1154_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1155_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1155_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1155_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1155_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1155_y0
.names h_u_cla16_and1155_y0 h_u_cla16_and1156_h_u_cla16_and1155_y0
1 1
.names h_u_cla16_and1154_y0 h_u_cla16_and1156_h_u_cla16_and1154_y0
1 1
.subckt and_gate _a=h_u_cla16_and1156_h_u_cla16_and1155_y0 _b=h_u_cla16_and1156_h_u_cla16_and1154_y0 _y0=h_u_cla16_and1156_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1157_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1157_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1157_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1157_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1157_y0
.names h_u_cla16_and1157_y0 h_u_cla16_and1158_h_u_cla16_and1157_y0
1 1
.names h_u_cla16_and1156_y0 h_u_cla16_and1158_h_u_cla16_and1156_y0
1 1
.subckt and_gate _a=h_u_cla16_and1158_h_u_cla16_and1157_y0 _b=h_u_cla16_and1158_h_u_cla16_and1156_y0 _y0=h_u_cla16_and1158_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1159_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1159_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1159_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1159_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1159_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1160_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1160_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1160_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1160_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1160_y0
.names h_u_cla16_and1160_y0 h_u_cla16_and1161_h_u_cla16_and1160_y0
1 1
.names h_u_cla16_and1159_y0 h_u_cla16_and1161_h_u_cla16_and1159_y0
1 1
.subckt and_gate _a=h_u_cla16_and1161_h_u_cla16_and1160_y0 _b=h_u_cla16_and1161_h_u_cla16_and1159_y0 _y0=h_u_cla16_and1161_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1162_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1162_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1162_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1162_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1162_y0
.names h_u_cla16_and1162_y0 h_u_cla16_and1163_h_u_cla16_and1162_y0
1 1
.names h_u_cla16_and1161_y0 h_u_cla16_and1163_h_u_cla16_and1161_y0
1 1
.subckt and_gate _a=h_u_cla16_and1163_h_u_cla16_and1162_y0 _b=h_u_cla16_and1163_h_u_cla16_and1161_y0 _y0=h_u_cla16_and1163_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1164_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1164_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1164_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1164_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1164_y0
.names h_u_cla16_and1164_y0 h_u_cla16_and1165_h_u_cla16_and1164_y0
1 1
.names h_u_cla16_and1163_y0 h_u_cla16_and1165_h_u_cla16_and1163_y0
1 1
.subckt and_gate _a=h_u_cla16_and1165_h_u_cla16_and1164_y0 _b=h_u_cla16_and1165_h_u_cla16_and1163_y0 _y0=h_u_cla16_and1165_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1166_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1166_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1166_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1166_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1166_y0
.names h_u_cla16_and1166_y0 h_u_cla16_and1167_h_u_cla16_and1166_y0
1 1
.names h_u_cla16_and1165_y0 h_u_cla16_and1167_h_u_cla16_and1165_y0
1 1
.subckt and_gate _a=h_u_cla16_and1167_h_u_cla16_and1166_y0 _b=h_u_cla16_and1167_h_u_cla16_and1165_y0 _y0=h_u_cla16_and1167_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1168_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1168_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1168_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1168_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1168_y0
.names h_u_cla16_and1168_y0 h_u_cla16_and1169_h_u_cla16_and1168_y0
1 1
.names h_u_cla16_and1167_y0 h_u_cla16_and1169_h_u_cla16_and1167_y0
1 1
.subckt and_gate _a=h_u_cla16_and1169_h_u_cla16_and1168_y0 _b=h_u_cla16_and1169_h_u_cla16_and1167_y0 _y0=h_u_cla16_and1169_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1170_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1170_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1170_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1170_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1170_y0
.names h_u_cla16_and1170_y0 h_u_cla16_and1171_h_u_cla16_and1170_y0
1 1
.names h_u_cla16_and1169_y0 h_u_cla16_and1171_h_u_cla16_and1169_y0
1 1
.subckt and_gate _a=h_u_cla16_and1171_h_u_cla16_and1170_y0 _b=h_u_cla16_and1171_h_u_cla16_and1169_y0 _y0=h_u_cla16_and1171_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1172_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1172_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1172_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1172_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1172_y0
.names h_u_cla16_and1172_y0 h_u_cla16_and1173_h_u_cla16_and1172_y0
1 1
.names h_u_cla16_and1171_y0 h_u_cla16_and1173_h_u_cla16_and1171_y0
1 1
.subckt and_gate _a=h_u_cla16_and1173_h_u_cla16_and1172_y0 _b=h_u_cla16_and1173_h_u_cla16_and1171_y0 _y0=h_u_cla16_and1173_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1174_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1174_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1174_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1174_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1174_y0
.names h_u_cla16_and1174_y0 h_u_cla16_and1175_h_u_cla16_and1174_y0
1 1
.names h_u_cla16_and1173_y0 h_u_cla16_and1175_h_u_cla16_and1173_y0
1 1
.subckt and_gate _a=h_u_cla16_and1175_h_u_cla16_and1174_y0 _b=h_u_cla16_and1175_h_u_cla16_and1173_y0 _y0=h_u_cla16_and1175_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1176_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1176_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1176_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1176_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1176_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1177_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1177_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1177_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1177_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1177_y0
.names h_u_cla16_and1177_y0 h_u_cla16_and1178_h_u_cla16_and1177_y0
1 1
.names h_u_cla16_and1176_y0 h_u_cla16_and1178_h_u_cla16_and1176_y0
1 1
.subckt and_gate _a=h_u_cla16_and1178_h_u_cla16_and1177_y0 _b=h_u_cla16_and1178_h_u_cla16_and1176_y0 _y0=h_u_cla16_and1178_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1179_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1179_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1179_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1179_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1179_y0
.names h_u_cla16_and1179_y0 h_u_cla16_and1180_h_u_cla16_and1179_y0
1 1
.names h_u_cla16_and1178_y0 h_u_cla16_and1180_h_u_cla16_and1178_y0
1 1
.subckt and_gate _a=h_u_cla16_and1180_h_u_cla16_and1179_y0 _b=h_u_cla16_and1180_h_u_cla16_and1178_y0 _y0=h_u_cla16_and1180_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1181_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1181_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1181_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1181_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1181_y0
.names h_u_cla16_and1181_y0 h_u_cla16_and1182_h_u_cla16_and1181_y0
1 1
.names h_u_cla16_and1180_y0 h_u_cla16_and1182_h_u_cla16_and1180_y0
1 1
.subckt and_gate _a=h_u_cla16_and1182_h_u_cla16_and1181_y0 _b=h_u_cla16_and1182_h_u_cla16_and1180_y0 _y0=h_u_cla16_and1182_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1183_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1183_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1183_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1183_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1183_y0
.names h_u_cla16_and1183_y0 h_u_cla16_and1184_h_u_cla16_and1183_y0
1 1
.names h_u_cla16_and1182_y0 h_u_cla16_and1184_h_u_cla16_and1182_y0
1 1
.subckt and_gate _a=h_u_cla16_and1184_h_u_cla16_and1183_y0 _b=h_u_cla16_and1184_h_u_cla16_and1182_y0 _y0=h_u_cla16_and1184_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1185_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1185_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1185_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1185_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1185_y0
.names h_u_cla16_and1185_y0 h_u_cla16_and1186_h_u_cla16_and1185_y0
1 1
.names h_u_cla16_and1184_y0 h_u_cla16_and1186_h_u_cla16_and1184_y0
1 1
.subckt and_gate _a=h_u_cla16_and1186_h_u_cla16_and1185_y0 _b=h_u_cla16_and1186_h_u_cla16_and1184_y0 _y0=h_u_cla16_and1186_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1187_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1187_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1187_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1187_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1187_y0
.names h_u_cla16_and1187_y0 h_u_cla16_and1188_h_u_cla16_and1187_y0
1 1
.names h_u_cla16_and1186_y0 h_u_cla16_and1188_h_u_cla16_and1186_y0
1 1
.subckt and_gate _a=h_u_cla16_and1188_h_u_cla16_and1187_y0 _b=h_u_cla16_and1188_h_u_cla16_and1186_y0 _y0=h_u_cla16_and1188_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1189_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1189_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1189_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1189_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1189_y0
.names h_u_cla16_and1189_y0 h_u_cla16_and1190_h_u_cla16_and1189_y0
1 1
.names h_u_cla16_and1188_y0 h_u_cla16_and1190_h_u_cla16_and1188_y0
1 1
.subckt and_gate _a=h_u_cla16_and1190_h_u_cla16_and1189_y0 _b=h_u_cla16_and1190_h_u_cla16_and1188_y0 _y0=h_u_cla16_and1190_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1191_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1191_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1191_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1191_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1191_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1192_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1192_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1192_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1192_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1192_y0
.names h_u_cla16_and1192_y0 h_u_cla16_and1193_h_u_cla16_and1192_y0
1 1
.names h_u_cla16_and1191_y0 h_u_cla16_and1193_h_u_cla16_and1191_y0
1 1
.subckt and_gate _a=h_u_cla16_and1193_h_u_cla16_and1192_y0 _b=h_u_cla16_and1193_h_u_cla16_and1191_y0 _y0=h_u_cla16_and1193_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1194_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1194_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1194_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1194_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1194_y0
.names h_u_cla16_and1194_y0 h_u_cla16_and1195_h_u_cla16_and1194_y0
1 1
.names h_u_cla16_and1193_y0 h_u_cla16_and1195_h_u_cla16_and1193_y0
1 1
.subckt and_gate _a=h_u_cla16_and1195_h_u_cla16_and1194_y0 _b=h_u_cla16_and1195_h_u_cla16_and1193_y0 _y0=h_u_cla16_and1195_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1196_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1196_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1196_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1196_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1196_y0
.names h_u_cla16_and1196_y0 h_u_cla16_and1197_h_u_cla16_and1196_y0
1 1
.names h_u_cla16_and1195_y0 h_u_cla16_and1197_h_u_cla16_and1195_y0
1 1
.subckt and_gate _a=h_u_cla16_and1197_h_u_cla16_and1196_y0 _b=h_u_cla16_and1197_h_u_cla16_and1195_y0 _y0=h_u_cla16_and1197_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1198_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1198_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1198_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1198_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1198_y0
.names h_u_cla16_and1198_y0 h_u_cla16_and1199_h_u_cla16_and1198_y0
1 1
.names h_u_cla16_and1197_y0 h_u_cla16_and1199_h_u_cla16_and1197_y0
1 1
.subckt and_gate _a=h_u_cla16_and1199_h_u_cla16_and1198_y0 _b=h_u_cla16_and1199_h_u_cla16_and1197_y0 _y0=h_u_cla16_and1199_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1200_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1200_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1200_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1200_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1200_y0
.names h_u_cla16_and1200_y0 h_u_cla16_and1201_h_u_cla16_and1200_y0
1 1
.names h_u_cla16_and1199_y0 h_u_cla16_and1201_h_u_cla16_and1199_y0
1 1
.subckt and_gate _a=h_u_cla16_and1201_h_u_cla16_and1200_y0 _b=h_u_cla16_and1201_h_u_cla16_and1199_y0 _y0=h_u_cla16_and1201_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1202_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1202_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1202_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1202_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1202_y0
.names h_u_cla16_and1202_y0 h_u_cla16_and1203_h_u_cla16_and1202_y0
1 1
.names h_u_cla16_and1201_y0 h_u_cla16_and1203_h_u_cla16_and1201_y0
1 1
.subckt and_gate _a=h_u_cla16_and1203_h_u_cla16_and1202_y0 _b=h_u_cla16_and1203_h_u_cla16_and1201_y0 _y0=h_u_cla16_and1203_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1204_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1204_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1204_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1204_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1204_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1205_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1205_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1205_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1205_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1205_y0
.names h_u_cla16_and1205_y0 h_u_cla16_and1206_h_u_cla16_and1205_y0
1 1
.names h_u_cla16_and1204_y0 h_u_cla16_and1206_h_u_cla16_and1204_y0
1 1
.subckt and_gate _a=h_u_cla16_and1206_h_u_cla16_and1205_y0 _b=h_u_cla16_and1206_h_u_cla16_and1204_y0 _y0=h_u_cla16_and1206_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1207_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1207_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1207_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1207_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1207_y0
.names h_u_cla16_and1207_y0 h_u_cla16_and1208_h_u_cla16_and1207_y0
1 1
.names h_u_cla16_and1206_y0 h_u_cla16_and1208_h_u_cla16_and1206_y0
1 1
.subckt and_gate _a=h_u_cla16_and1208_h_u_cla16_and1207_y0 _b=h_u_cla16_and1208_h_u_cla16_and1206_y0 _y0=h_u_cla16_and1208_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1209_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1209_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1209_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1209_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1209_y0
.names h_u_cla16_and1209_y0 h_u_cla16_and1210_h_u_cla16_and1209_y0
1 1
.names h_u_cla16_and1208_y0 h_u_cla16_and1210_h_u_cla16_and1208_y0
1 1
.subckt and_gate _a=h_u_cla16_and1210_h_u_cla16_and1209_y0 _b=h_u_cla16_and1210_h_u_cla16_and1208_y0 _y0=h_u_cla16_and1210_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1211_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1211_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1211_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1211_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1211_y0
.names h_u_cla16_and1211_y0 h_u_cla16_and1212_h_u_cla16_and1211_y0
1 1
.names h_u_cla16_and1210_y0 h_u_cla16_and1212_h_u_cla16_and1210_y0
1 1
.subckt and_gate _a=h_u_cla16_and1212_h_u_cla16_and1211_y0 _b=h_u_cla16_and1212_h_u_cla16_and1210_y0 _y0=h_u_cla16_and1212_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1213_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1213_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1213_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1213_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1213_y0
.names h_u_cla16_and1213_y0 h_u_cla16_and1214_h_u_cla16_and1213_y0
1 1
.names h_u_cla16_and1212_y0 h_u_cla16_and1214_h_u_cla16_and1212_y0
1 1
.subckt and_gate _a=h_u_cla16_and1214_h_u_cla16_and1213_y0 _b=h_u_cla16_and1214_h_u_cla16_and1212_y0 _y0=h_u_cla16_and1214_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1215_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1215_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1215_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1215_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1215_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1216_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1216_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1216_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1216_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1216_y0
.names h_u_cla16_and1216_y0 h_u_cla16_and1217_h_u_cla16_and1216_y0
1 1
.names h_u_cla16_and1215_y0 h_u_cla16_and1217_h_u_cla16_and1215_y0
1 1
.subckt and_gate _a=h_u_cla16_and1217_h_u_cla16_and1216_y0 _b=h_u_cla16_and1217_h_u_cla16_and1215_y0 _y0=h_u_cla16_and1217_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1218_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1218_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1218_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1218_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1218_y0
.names h_u_cla16_and1218_y0 h_u_cla16_and1219_h_u_cla16_and1218_y0
1 1
.names h_u_cla16_and1217_y0 h_u_cla16_and1219_h_u_cla16_and1217_y0
1 1
.subckt and_gate _a=h_u_cla16_and1219_h_u_cla16_and1218_y0 _b=h_u_cla16_and1219_h_u_cla16_and1217_y0 _y0=h_u_cla16_and1219_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1220_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1220_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1220_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1220_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1220_y0
.names h_u_cla16_and1220_y0 h_u_cla16_and1221_h_u_cla16_and1220_y0
1 1
.names h_u_cla16_and1219_y0 h_u_cla16_and1221_h_u_cla16_and1219_y0
1 1
.subckt and_gate _a=h_u_cla16_and1221_h_u_cla16_and1220_y0 _b=h_u_cla16_and1221_h_u_cla16_and1219_y0 _y0=h_u_cla16_and1221_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1222_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1222_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1222_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1222_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1222_y0
.names h_u_cla16_and1222_y0 h_u_cla16_and1223_h_u_cla16_and1222_y0
1 1
.names h_u_cla16_and1221_y0 h_u_cla16_and1223_h_u_cla16_and1221_y0
1 1
.subckt and_gate _a=h_u_cla16_and1223_h_u_cla16_and1222_y0 _b=h_u_cla16_and1223_h_u_cla16_and1221_y0 _y0=h_u_cla16_and1223_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1224_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1224_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1224_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1224_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1224_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1225_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1225_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1225_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1225_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1225_y0
.names h_u_cla16_and1225_y0 h_u_cla16_and1226_h_u_cla16_and1225_y0
1 1
.names h_u_cla16_and1224_y0 h_u_cla16_and1226_h_u_cla16_and1224_y0
1 1
.subckt and_gate _a=h_u_cla16_and1226_h_u_cla16_and1225_y0 _b=h_u_cla16_and1226_h_u_cla16_and1224_y0 _y0=h_u_cla16_and1226_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1227_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1227_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1227_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1227_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1227_y0
.names h_u_cla16_and1227_y0 h_u_cla16_and1228_h_u_cla16_and1227_y0
1 1
.names h_u_cla16_and1226_y0 h_u_cla16_and1228_h_u_cla16_and1226_y0
1 1
.subckt and_gate _a=h_u_cla16_and1228_h_u_cla16_and1227_y0 _b=h_u_cla16_and1228_h_u_cla16_and1226_y0 _y0=h_u_cla16_and1228_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1229_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1229_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1229_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1229_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1229_y0
.names h_u_cla16_and1229_y0 h_u_cla16_and1230_h_u_cla16_and1229_y0
1 1
.names h_u_cla16_and1228_y0 h_u_cla16_and1230_h_u_cla16_and1228_y0
1 1
.subckt and_gate _a=h_u_cla16_and1230_h_u_cla16_and1229_y0 _b=h_u_cla16_and1230_h_u_cla16_and1228_y0 _y0=h_u_cla16_and1230_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1231_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and1231_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and1231_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1231_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and1231_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1232_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and1232_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and1232_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1232_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and1232_y0
.names h_u_cla16_and1232_y0 h_u_cla16_and1233_h_u_cla16_and1232_y0
1 1
.names h_u_cla16_and1231_y0 h_u_cla16_and1233_h_u_cla16_and1231_y0
1 1
.subckt and_gate _a=h_u_cla16_and1233_h_u_cla16_and1232_y0 _b=h_u_cla16_and1233_h_u_cla16_and1231_y0 _y0=h_u_cla16_and1233_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1234_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and1234_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and1234_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1234_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and1234_y0
.names h_u_cla16_and1234_y0 h_u_cla16_and1235_h_u_cla16_and1234_y0
1 1
.names h_u_cla16_and1233_y0 h_u_cla16_and1235_h_u_cla16_and1233_y0
1 1
.subckt and_gate _a=h_u_cla16_and1235_h_u_cla16_and1234_y0 _b=h_u_cla16_and1235_h_u_cla16_and1233_y0 _y0=h_u_cla16_and1235_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1236_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic12_y1 h_u_cla16_and1236_h_u_cla16_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla16_and1236_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1236_h_u_cla16_pg_logic12_y1 _y0=h_u_cla16_and1236_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1237_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic12_y1 h_u_cla16_and1237_h_u_cla16_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla16_and1237_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1237_h_u_cla16_pg_logic12_y1 _y0=h_u_cla16_and1237_y0
.names h_u_cla16_and1237_y0 h_u_cla16_and1238_h_u_cla16_and1237_y0
1 1
.names h_u_cla16_and1236_y0 h_u_cla16_and1238_h_u_cla16_and1236_y0
1 1
.subckt and_gate _a=h_u_cla16_and1238_h_u_cla16_and1237_y0 _b=h_u_cla16_and1238_h_u_cla16_and1236_y0 _y0=h_u_cla16_and1238_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1239_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic13_y1 h_u_cla16_and1239_h_u_cla16_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla16_and1239_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1239_h_u_cla16_pg_logic13_y1 _y0=h_u_cla16_and1239_y0
.names h_u_cla16_and1239_y0 h_u_cla16_or105_h_u_cla16_and1239_y0
1 1
.names h_u_cla16_and1043_y0 h_u_cla16_or105_h_u_cla16_and1043_y0
1 1
.subckt or_gate _a=h_u_cla16_or105_h_u_cla16_and1239_y0 _b=h_u_cla16_or105_h_u_cla16_and1043_y0 _y0=h_u_cla16_or105_y0
.names h_u_cla16_or105_y0 h_u_cla16_or106_h_u_cla16_or105_y0
1 1
.names h_u_cla16_and1070_y0 h_u_cla16_or106_h_u_cla16_and1070_y0
1 1
.subckt or_gate _a=h_u_cla16_or106_h_u_cla16_or105_y0 _b=h_u_cla16_or106_h_u_cla16_and1070_y0 _y0=h_u_cla16_or106_y0
.names h_u_cla16_or106_y0 h_u_cla16_or107_h_u_cla16_or106_y0
1 1
.names h_u_cla16_and1095_y0 h_u_cla16_or107_h_u_cla16_and1095_y0
1 1
.subckt or_gate _a=h_u_cla16_or107_h_u_cla16_or106_y0 _b=h_u_cla16_or107_h_u_cla16_and1095_y0 _y0=h_u_cla16_or107_y0
.names h_u_cla16_or107_y0 h_u_cla16_or108_h_u_cla16_or107_y0
1 1
.names h_u_cla16_and1118_y0 h_u_cla16_or108_h_u_cla16_and1118_y0
1 1
.subckt or_gate _a=h_u_cla16_or108_h_u_cla16_or107_y0 _b=h_u_cla16_or108_h_u_cla16_and1118_y0 _y0=h_u_cla16_or108_y0
.names h_u_cla16_or108_y0 h_u_cla16_or109_h_u_cla16_or108_y0
1 1
.names h_u_cla16_and1139_y0 h_u_cla16_or109_h_u_cla16_and1139_y0
1 1
.subckt or_gate _a=h_u_cla16_or109_h_u_cla16_or108_y0 _b=h_u_cla16_or109_h_u_cla16_and1139_y0 _y0=h_u_cla16_or109_y0
.names h_u_cla16_or109_y0 h_u_cla16_or110_h_u_cla16_or109_y0
1 1
.names h_u_cla16_and1158_y0 h_u_cla16_or110_h_u_cla16_and1158_y0
1 1
.subckt or_gate _a=h_u_cla16_or110_h_u_cla16_or109_y0 _b=h_u_cla16_or110_h_u_cla16_and1158_y0 _y0=h_u_cla16_or110_y0
.names h_u_cla16_or110_y0 h_u_cla16_or111_h_u_cla16_or110_y0
1 1
.names h_u_cla16_and1175_y0 h_u_cla16_or111_h_u_cla16_and1175_y0
1 1
.subckt or_gate _a=h_u_cla16_or111_h_u_cla16_or110_y0 _b=h_u_cla16_or111_h_u_cla16_and1175_y0 _y0=h_u_cla16_or111_y0
.names h_u_cla16_or111_y0 h_u_cla16_or112_h_u_cla16_or111_y0
1 1
.names h_u_cla16_and1190_y0 h_u_cla16_or112_h_u_cla16_and1190_y0
1 1
.subckt or_gate _a=h_u_cla16_or112_h_u_cla16_or111_y0 _b=h_u_cla16_or112_h_u_cla16_and1190_y0 _y0=h_u_cla16_or112_y0
.names h_u_cla16_or112_y0 h_u_cla16_or113_h_u_cla16_or112_y0
1 1
.names h_u_cla16_and1203_y0 h_u_cla16_or113_h_u_cla16_and1203_y0
1 1
.subckt or_gate _a=h_u_cla16_or113_h_u_cla16_or112_y0 _b=h_u_cla16_or113_h_u_cla16_and1203_y0 _y0=h_u_cla16_or113_y0
.names h_u_cla16_or113_y0 h_u_cla16_or114_h_u_cla16_or113_y0
1 1
.names h_u_cla16_and1214_y0 h_u_cla16_or114_h_u_cla16_and1214_y0
1 1
.subckt or_gate _a=h_u_cla16_or114_h_u_cla16_or113_y0 _b=h_u_cla16_or114_h_u_cla16_and1214_y0 _y0=h_u_cla16_or114_y0
.names h_u_cla16_or114_y0 h_u_cla16_or115_h_u_cla16_or114_y0
1 1
.names h_u_cla16_and1223_y0 h_u_cla16_or115_h_u_cla16_and1223_y0
1 1
.subckt or_gate _a=h_u_cla16_or115_h_u_cla16_or114_y0 _b=h_u_cla16_or115_h_u_cla16_and1223_y0 _y0=h_u_cla16_or115_y0
.names h_u_cla16_or115_y0 h_u_cla16_or116_h_u_cla16_or115_y0
1 1
.names h_u_cla16_and1230_y0 h_u_cla16_or116_h_u_cla16_and1230_y0
1 1
.subckt or_gate _a=h_u_cla16_or116_h_u_cla16_or115_y0 _b=h_u_cla16_or116_h_u_cla16_and1230_y0 _y0=h_u_cla16_or116_y0
.names h_u_cla16_or116_y0 h_u_cla16_or117_h_u_cla16_or116_y0
1 1
.names h_u_cla16_and1235_y0 h_u_cla16_or117_h_u_cla16_and1235_y0
1 1
.subckt or_gate _a=h_u_cla16_or117_h_u_cla16_or116_y0 _b=h_u_cla16_or117_h_u_cla16_and1235_y0 _y0=h_u_cla16_or117_y0
.names h_u_cla16_or117_y0 h_u_cla16_or118_h_u_cla16_or117_y0
1 1
.names h_u_cla16_and1238_y0 h_u_cla16_or118_h_u_cla16_and1238_y0
1 1
.subckt or_gate _a=h_u_cla16_or118_h_u_cla16_or117_y0 _b=h_u_cla16_or118_h_u_cla16_and1238_y0 _y0=h_u_cla16_or118_y0
.names h_u_cla16_pg_logic14_y1 h_u_cla16_or119_h_u_cla16_pg_logic14_y1
1 1
.names h_u_cla16_or118_y0 h_u_cla16_or119_h_u_cla16_or118_y0
1 1
.subckt or_gate _a=h_u_cla16_or119_h_u_cla16_pg_logic14_y1 _b=h_u_cla16_or119_h_u_cla16_or118_y0 _y0=h_u_cla16_or119_y0
.names a_15 h_u_cla16_pg_logic15_a_15
1 1
.names b_15 h_u_cla16_pg_logic15_b_15
1 1
.subckt pg_logic a=h_u_cla16_pg_logic15_a_15 b=h_u_cla16_pg_logic15_b_15 out[0]=h_u_cla16_pg_logic15_y0 out[1]=h_u_cla16_pg_logic15_y1 out[2]=h_u_cla16_pg_logic15_y2
.names h_u_cla16_pg_logic15_y2 h_u_cla16_xor15_h_u_cla16_pg_logic15_y2
1 1
.names h_u_cla16_or119_y0 h_u_cla16_xor15_h_u_cla16_or119_y0
1 1
.subckt xor_gate _a=h_u_cla16_xor15_h_u_cla16_pg_logic15_y2 _b=h_u_cla16_xor15_h_u_cla16_or119_y0 _y0=h_u_cla16_xor15_y0
.names h_u_cla16_pg_logic0_y0 h_u_cla16_and1240_h_u_cla16_pg_logic0_y0
1 1
.names constant_wire_0 h_u_cla16_and1240_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1240_h_u_cla16_pg_logic0_y0 _b=h_u_cla16_and1240_constant_wire_0 _y0=h_u_cla16_and1240_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and1241_h_u_cla16_pg_logic1_y0
1 1
.names constant_wire_0 h_u_cla16_and1241_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1241_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and1241_constant_wire_0 _y0=h_u_cla16_and1241_y0
.names h_u_cla16_and1241_y0 h_u_cla16_and1242_h_u_cla16_and1241_y0
1 1
.names h_u_cla16_and1240_y0 h_u_cla16_and1242_h_u_cla16_and1240_y0
1 1
.subckt and_gate _a=h_u_cla16_and1242_h_u_cla16_and1241_y0 _b=h_u_cla16_and1242_h_u_cla16_and1240_y0 _y0=h_u_cla16_and1242_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and1243_h_u_cla16_pg_logic2_y0
1 1
.names constant_wire_0 h_u_cla16_and1243_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1243_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and1243_constant_wire_0 _y0=h_u_cla16_and1243_y0
.names h_u_cla16_and1243_y0 h_u_cla16_and1244_h_u_cla16_and1243_y0
1 1
.names h_u_cla16_and1242_y0 h_u_cla16_and1244_h_u_cla16_and1242_y0
1 1
.subckt and_gate _a=h_u_cla16_and1244_h_u_cla16_and1243_y0 _b=h_u_cla16_and1244_h_u_cla16_and1242_y0 _y0=h_u_cla16_and1244_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and1245_h_u_cla16_pg_logic3_y0
1 1
.names constant_wire_0 h_u_cla16_and1245_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1245_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and1245_constant_wire_0 _y0=h_u_cla16_and1245_y0
.names h_u_cla16_and1245_y0 h_u_cla16_and1246_h_u_cla16_and1245_y0
1 1
.names h_u_cla16_and1244_y0 h_u_cla16_and1246_h_u_cla16_and1244_y0
1 1
.subckt and_gate _a=h_u_cla16_and1246_h_u_cla16_and1245_y0 _b=h_u_cla16_and1246_h_u_cla16_and1244_y0 _y0=h_u_cla16_and1246_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1247_h_u_cla16_pg_logic4_y0
1 1
.names constant_wire_0 h_u_cla16_and1247_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1247_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1247_constant_wire_0 _y0=h_u_cla16_and1247_y0
.names h_u_cla16_and1247_y0 h_u_cla16_and1248_h_u_cla16_and1247_y0
1 1
.names h_u_cla16_and1246_y0 h_u_cla16_and1248_h_u_cla16_and1246_y0
1 1
.subckt and_gate _a=h_u_cla16_and1248_h_u_cla16_and1247_y0 _b=h_u_cla16_and1248_h_u_cla16_and1246_y0 _y0=h_u_cla16_and1248_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1249_h_u_cla16_pg_logic5_y0
1 1
.names constant_wire_0 h_u_cla16_and1249_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1249_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1249_constant_wire_0 _y0=h_u_cla16_and1249_y0
.names h_u_cla16_and1249_y0 h_u_cla16_and1250_h_u_cla16_and1249_y0
1 1
.names h_u_cla16_and1248_y0 h_u_cla16_and1250_h_u_cla16_and1248_y0
1 1
.subckt and_gate _a=h_u_cla16_and1250_h_u_cla16_and1249_y0 _b=h_u_cla16_and1250_h_u_cla16_and1248_y0 _y0=h_u_cla16_and1250_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1251_h_u_cla16_pg_logic6_y0
1 1
.names constant_wire_0 h_u_cla16_and1251_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1251_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1251_constant_wire_0 _y0=h_u_cla16_and1251_y0
.names h_u_cla16_and1251_y0 h_u_cla16_and1252_h_u_cla16_and1251_y0
1 1
.names h_u_cla16_and1250_y0 h_u_cla16_and1252_h_u_cla16_and1250_y0
1 1
.subckt and_gate _a=h_u_cla16_and1252_h_u_cla16_and1251_y0 _b=h_u_cla16_and1252_h_u_cla16_and1250_y0 _y0=h_u_cla16_and1252_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1253_h_u_cla16_pg_logic7_y0
1 1
.names constant_wire_0 h_u_cla16_and1253_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1253_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1253_constant_wire_0 _y0=h_u_cla16_and1253_y0
.names h_u_cla16_and1253_y0 h_u_cla16_and1254_h_u_cla16_and1253_y0
1 1
.names h_u_cla16_and1252_y0 h_u_cla16_and1254_h_u_cla16_and1252_y0
1 1
.subckt and_gate _a=h_u_cla16_and1254_h_u_cla16_and1253_y0 _b=h_u_cla16_and1254_h_u_cla16_and1252_y0 _y0=h_u_cla16_and1254_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1255_h_u_cla16_pg_logic8_y0
1 1
.names constant_wire_0 h_u_cla16_and1255_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1255_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1255_constant_wire_0 _y0=h_u_cla16_and1255_y0
.names h_u_cla16_and1255_y0 h_u_cla16_and1256_h_u_cla16_and1255_y0
1 1
.names h_u_cla16_and1254_y0 h_u_cla16_and1256_h_u_cla16_and1254_y0
1 1
.subckt and_gate _a=h_u_cla16_and1256_h_u_cla16_and1255_y0 _b=h_u_cla16_and1256_h_u_cla16_and1254_y0 _y0=h_u_cla16_and1256_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1257_h_u_cla16_pg_logic9_y0
1 1
.names constant_wire_0 h_u_cla16_and1257_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1257_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1257_constant_wire_0 _y0=h_u_cla16_and1257_y0
.names h_u_cla16_and1257_y0 h_u_cla16_and1258_h_u_cla16_and1257_y0
1 1
.names h_u_cla16_and1256_y0 h_u_cla16_and1258_h_u_cla16_and1256_y0
1 1
.subckt and_gate _a=h_u_cla16_and1258_h_u_cla16_and1257_y0 _b=h_u_cla16_and1258_h_u_cla16_and1256_y0 _y0=h_u_cla16_and1258_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1259_h_u_cla16_pg_logic10_y0
1 1
.names constant_wire_0 h_u_cla16_and1259_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1259_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1259_constant_wire_0 _y0=h_u_cla16_and1259_y0
.names h_u_cla16_and1259_y0 h_u_cla16_and1260_h_u_cla16_and1259_y0
1 1
.names h_u_cla16_and1258_y0 h_u_cla16_and1260_h_u_cla16_and1258_y0
1 1
.subckt and_gate _a=h_u_cla16_and1260_h_u_cla16_and1259_y0 _b=h_u_cla16_and1260_h_u_cla16_and1258_y0 _y0=h_u_cla16_and1260_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1261_h_u_cla16_pg_logic11_y0
1 1
.names constant_wire_0 h_u_cla16_and1261_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1261_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1261_constant_wire_0 _y0=h_u_cla16_and1261_y0
.names h_u_cla16_and1261_y0 h_u_cla16_and1262_h_u_cla16_and1261_y0
1 1
.names h_u_cla16_and1260_y0 h_u_cla16_and1262_h_u_cla16_and1260_y0
1 1
.subckt and_gate _a=h_u_cla16_and1262_h_u_cla16_and1261_y0 _b=h_u_cla16_and1262_h_u_cla16_and1260_y0 _y0=h_u_cla16_and1262_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1263_h_u_cla16_pg_logic12_y0
1 1
.names constant_wire_0 h_u_cla16_and1263_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1263_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1263_constant_wire_0 _y0=h_u_cla16_and1263_y0
.names h_u_cla16_and1263_y0 h_u_cla16_and1264_h_u_cla16_and1263_y0
1 1
.names h_u_cla16_and1262_y0 h_u_cla16_and1264_h_u_cla16_and1262_y0
1 1
.subckt and_gate _a=h_u_cla16_and1264_h_u_cla16_and1263_y0 _b=h_u_cla16_and1264_h_u_cla16_and1262_y0 _y0=h_u_cla16_and1264_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1265_h_u_cla16_pg_logic13_y0
1 1
.names constant_wire_0 h_u_cla16_and1265_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1265_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1265_constant_wire_0 _y0=h_u_cla16_and1265_y0
.names h_u_cla16_and1265_y0 h_u_cla16_and1266_h_u_cla16_and1265_y0
1 1
.names h_u_cla16_and1264_y0 h_u_cla16_and1266_h_u_cla16_and1264_y0
1 1
.subckt and_gate _a=h_u_cla16_and1266_h_u_cla16_and1265_y0 _b=h_u_cla16_and1266_h_u_cla16_and1264_y0 _y0=h_u_cla16_and1266_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1267_h_u_cla16_pg_logic14_y0
1 1
.names constant_wire_0 h_u_cla16_and1267_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1267_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1267_constant_wire_0 _y0=h_u_cla16_and1267_y0
.names h_u_cla16_and1267_y0 h_u_cla16_and1268_h_u_cla16_and1267_y0
1 1
.names h_u_cla16_and1266_y0 h_u_cla16_and1268_h_u_cla16_and1266_y0
1 1
.subckt and_gate _a=h_u_cla16_and1268_h_u_cla16_and1267_y0 _b=h_u_cla16_and1268_h_u_cla16_and1266_y0 _y0=h_u_cla16_and1268_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1269_h_u_cla16_pg_logic15_y0
1 1
.names constant_wire_0 h_u_cla16_and1269_constant_wire_0
1 1
.subckt and_gate _a=h_u_cla16_and1269_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1269_constant_wire_0 _y0=h_u_cla16_and1269_y0
.names h_u_cla16_and1269_y0 h_u_cla16_and1270_h_u_cla16_and1269_y0
1 1
.names h_u_cla16_and1268_y0 h_u_cla16_and1270_h_u_cla16_and1268_y0
1 1
.subckt and_gate _a=h_u_cla16_and1270_h_u_cla16_and1269_y0 _b=h_u_cla16_and1270_h_u_cla16_and1268_y0 _y0=h_u_cla16_and1270_y0
.names h_u_cla16_pg_logic1_y0 h_u_cla16_and1271_h_u_cla16_pg_logic1_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1271_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1271_h_u_cla16_pg_logic1_y0 _b=h_u_cla16_and1271_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1271_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and1272_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1272_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1272_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and1272_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1272_y0
.names h_u_cla16_and1272_y0 h_u_cla16_and1273_h_u_cla16_and1272_y0
1 1
.names h_u_cla16_and1271_y0 h_u_cla16_and1273_h_u_cla16_and1271_y0
1 1
.subckt and_gate _a=h_u_cla16_and1273_h_u_cla16_and1272_y0 _b=h_u_cla16_and1273_h_u_cla16_and1271_y0 _y0=h_u_cla16_and1273_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and1274_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1274_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1274_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and1274_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1274_y0
.names h_u_cla16_and1274_y0 h_u_cla16_and1275_h_u_cla16_and1274_y0
1 1
.names h_u_cla16_and1273_y0 h_u_cla16_and1275_h_u_cla16_and1273_y0
1 1
.subckt and_gate _a=h_u_cla16_and1275_h_u_cla16_and1274_y0 _b=h_u_cla16_and1275_h_u_cla16_and1273_y0 _y0=h_u_cla16_and1275_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1276_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1276_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1276_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1276_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1276_y0
.names h_u_cla16_and1276_y0 h_u_cla16_and1277_h_u_cla16_and1276_y0
1 1
.names h_u_cla16_and1275_y0 h_u_cla16_and1277_h_u_cla16_and1275_y0
1 1
.subckt and_gate _a=h_u_cla16_and1277_h_u_cla16_and1276_y0 _b=h_u_cla16_and1277_h_u_cla16_and1275_y0 _y0=h_u_cla16_and1277_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1278_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1278_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1278_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1278_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1278_y0
.names h_u_cla16_and1278_y0 h_u_cla16_and1279_h_u_cla16_and1278_y0
1 1
.names h_u_cla16_and1277_y0 h_u_cla16_and1279_h_u_cla16_and1277_y0
1 1
.subckt and_gate _a=h_u_cla16_and1279_h_u_cla16_and1278_y0 _b=h_u_cla16_and1279_h_u_cla16_and1277_y0 _y0=h_u_cla16_and1279_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1280_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1280_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1280_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1280_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1280_y0
.names h_u_cla16_and1280_y0 h_u_cla16_and1281_h_u_cla16_and1280_y0
1 1
.names h_u_cla16_and1279_y0 h_u_cla16_and1281_h_u_cla16_and1279_y0
1 1
.subckt and_gate _a=h_u_cla16_and1281_h_u_cla16_and1280_y0 _b=h_u_cla16_and1281_h_u_cla16_and1279_y0 _y0=h_u_cla16_and1281_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1282_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1282_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1282_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1282_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1282_y0
.names h_u_cla16_and1282_y0 h_u_cla16_and1283_h_u_cla16_and1282_y0
1 1
.names h_u_cla16_and1281_y0 h_u_cla16_and1283_h_u_cla16_and1281_y0
1 1
.subckt and_gate _a=h_u_cla16_and1283_h_u_cla16_and1282_y0 _b=h_u_cla16_and1283_h_u_cla16_and1281_y0 _y0=h_u_cla16_and1283_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1284_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1284_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1284_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1284_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1284_y0
.names h_u_cla16_and1284_y0 h_u_cla16_and1285_h_u_cla16_and1284_y0
1 1
.names h_u_cla16_and1283_y0 h_u_cla16_and1285_h_u_cla16_and1283_y0
1 1
.subckt and_gate _a=h_u_cla16_and1285_h_u_cla16_and1284_y0 _b=h_u_cla16_and1285_h_u_cla16_and1283_y0 _y0=h_u_cla16_and1285_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1286_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1286_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1286_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1286_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1286_y0
.names h_u_cla16_and1286_y0 h_u_cla16_and1287_h_u_cla16_and1286_y0
1 1
.names h_u_cla16_and1285_y0 h_u_cla16_and1287_h_u_cla16_and1285_y0
1 1
.subckt and_gate _a=h_u_cla16_and1287_h_u_cla16_and1286_y0 _b=h_u_cla16_and1287_h_u_cla16_and1285_y0 _y0=h_u_cla16_and1287_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1288_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1288_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1288_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1288_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1288_y0
.names h_u_cla16_and1288_y0 h_u_cla16_and1289_h_u_cla16_and1288_y0
1 1
.names h_u_cla16_and1287_y0 h_u_cla16_and1289_h_u_cla16_and1287_y0
1 1
.subckt and_gate _a=h_u_cla16_and1289_h_u_cla16_and1288_y0 _b=h_u_cla16_and1289_h_u_cla16_and1287_y0 _y0=h_u_cla16_and1289_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1290_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1290_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1290_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1290_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1290_y0
.names h_u_cla16_and1290_y0 h_u_cla16_and1291_h_u_cla16_and1290_y0
1 1
.names h_u_cla16_and1289_y0 h_u_cla16_and1291_h_u_cla16_and1289_y0
1 1
.subckt and_gate _a=h_u_cla16_and1291_h_u_cla16_and1290_y0 _b=h_u_cla16_and1291_h_u_cla16_and1289_y0 _y0=h_u_cla16_and1291_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1292_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1292_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1292_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1292_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1292_y0
.names h_u_cla16_and1292_y0 h_u_cla16_and1293_h_u_cla16_and1292_y0
1 1
.names h_u_cla16_and1291_y0 h_u_cla16_and1293_h_u_cla16_and1291_y0
1 1
.subckt and_gate _a=h_u_cla16_and1293_h_u_cla16_and1292_y0 _b=h_u_cla16_and1293_h_u_cla16_and1291_y0 _y0=h_u_cla16_and1293_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1294_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1294_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1294_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1294_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1294_y0
.names h_u_cla16_and1294_y0 h_u_cla16_and1295_h_u_cla16_and1294_y0
1 1
.names h_u_cla16_and1293_y0 h_u_cla16_and1295_h_u_cla16_and1293_y0
1 1
.subckt and_gate _a=h_u_cla16_and1295_h_u_cla16_and1294_y0 _b=h_u_cla16_and1295_h_u_cla16_and1293_y0 _y0=h_u_cla16_and1295_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1296_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1296_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1296_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1296_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1296_y0
.names h_u_cla16_and1296_y0 h_u_cla16_and1297_h_u_cla16_and1296_y0
1 1
.names h_u_cla16_and1295_y0 h_u_cla16_and1297_h_u_cla16_and1295_y0
1 1
.subckt and_gate _a=h_u_cla16_and1297_h_u_cla16_and1296_y0 _b=h_u_cla16_and1297_h_u_cla16_and1295_y0 _y0=h_u_cla16_and1297_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1298_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic0_y1 h_u_cla16_and1298_h_u_cla16_pg_logic0_y1
1 1
.subckt and_gate _a=h_u_cla16_and1298_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1298_h_u_cla16_pg_logic0_y1 _y0=h_u_cla16_and1298_y0
.names h_u_cla16_and1298_y0 h_u_cla16_and1299_h_u_cla16_and1298_y0
1 1
.names h_u_cla16_and1297_y0 h_u_cla16_and1299_h_u_cla16_and1297_y0
1 1
.subckt and_gate _a=h_u_cla16_and1299_h_u_cla16_and1298_y0 _b=h_u_cla16_and1299_h_u_cla16_and1297_y0 _y0=h_u_cla16_and1299_y0
.names h_u_cla16_pg_logic2_y0 h_u_cla16_and1300_h_u_cla16_pg_logic2_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1300_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1300_h_u_cla16_pg_logic2_y0 _b=h_u_cla16_and1300_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1300_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and1301_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1301_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1301_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and1301_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1301_y0
.names h_u_cla16_and1301_y0 h_u_cla16_and1302_h_u_cla16_and1301_y0
1 1
.names h_u_cla16_and1300_y0 h_u_cla16_and1302_h_u_cla16_and1300_y0
1 1
.subckt and_gate _a=h_u_cla16_and1302_h_u_cla16_and1301_y0 _b=h_u_cla16_and1302_h_u_cla16_and1300_y0 _y0=h_u_cla16_and1302_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1303_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1303_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1303_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1303_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1303_y0
.names h_u_cla16_and1303_y0 h_u_cla16_and1304_h_u_cla16_and1303_y0
1 1
.names h_u_cla16_and1302_y0 h_u_cla16_and1304_h_u_cla16_and1302_y0
1 1
.subckt and_gate _a=h_u_cla16_and1304_h_u_cla16_and1303_y0 _b=h_u_cla16_and1304_h_u_cla16_and1302_y0 _y0=h_u_cla16_and1304_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1305_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1305_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1305_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1305_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1305_y0
.names h_u_cla16_and1305_y0 h_u_cla16_and1306_h_u_cla16_and1305_y0
1 1
.names h_u_cla16_and1304_y0 h_u_cla16_and1306_h_u_cla16_and1304_y0
1 1
.subckt and_gate _a=h_u_cla16_and1306_h_u_cla16_and1305_y0 _b=h_u_cla16_and1306_h_u_cla16_and1304_y0 _y0=h_u_cla16_and1306_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1307_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1307_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1307_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1307_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1307_y0
.names h_u_cla16_and1307_y0 h_u_cla16_and1308_h_u_cla16_and1307_y0
1 1
.names h_u_cla16_and1306_y0 h_u_cla16_and1308_h_u_cla16_and1306_y0
1 1
.subckt and_gate _a=h_u_cla16_and1308_h_u_cla16_and1307_y0 _b=h_u_cla16_and1308_h_u_cla16_and1306_y0 _y0=h_u_cla16_and1308_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1309_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1309_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1309_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1309_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1309_y0
.names h_u_cla16_and1309_y0 h_u_cla16_and1310_h_u_cla16_and1309_y0
1 1
.names h_u_cla16_and1308_y0 h_u_cla16_and1310_h_u_cla16_and1308_y0
1 1
.subckt and_gate _a=h_u_cla16_and1310_h_u_cla16_and1309_y0 _b=h_u_cla16_and1310_h_u_cla16_and1308_y0 _y0=h_u_cla16_and1310_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1311_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1311_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1311_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1311_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1311_y0
.names h_u_cla16_and1311_y0 h_u_cla16_and1312_h_u_cla16_and1311_y0
1 1
.names h_u_cla16_and1310_y0 h_u_cla16_and1312_h_u_cla16_and1310_y0
1 1
.subckt and_gate _a=h_u_cla16_and1312_h_u_cla16_and1311_y0 _b=h_u_cla16_and1312_h_u_cla16_and1310_y0 _y0=h_u_cla16_and1312_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1313_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1313_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1313_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1313_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1313_y0
.names h_u_cla16_and1313_y0 h_u_cla16_and1314_h_u_cla16_and1313_y0
1 1
.names h_u_cla16_and1312_y0 h_u_cla16_and1314_h_u_cla16_and1312_y0
1 1
.subckt and_gate _a=h_u_cla16_and1314_h_u_cla16_and1313_y0 _b=h_u_cla16_and1314_h_u_cla16_and1312_y0 _y0=h_u_cla16_and1314_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1315_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1315_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1315_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1315_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1315_y0
.names h_u_cla16_and1315_y0 h_u_cla16_and1316_h_u_cla16_and1315_y0
1 1
.names h_u_cla16_and1314_y0 h_u_cla16_and1316_h_u_cla16_and1314_y0
1 1
.subckt and_gate _a=h_u_cla16_and1316_h_u_cla16_and1315_y0 _b=h_u_cla16_and1316_h_u_cla16_and1314_y0 _y0=h_u_cla16_and1316_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1317_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1317_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1317_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1317_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1317_y0
.names h_u_cla16_and1317_y0 h_u_cla16_and1318_h_u_cla16_and1317_y0
1 1
.names h_u_cla16_and1316_y0 h_u_cla16_and1318_h_u_cla16_and1316_y0
1 1
.subckt and_gate _a=h_u_cla16_and1318_h_u_cla16_and1317_y0 _b=h_u_cla16_and1318_h_u_cla16_and1316_y0 _y0=h_u_cla16_and1318_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1319_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1319_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1319_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1319_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1319_y0
.names h_u_cla16_and1319_y0 h_u_cla16_and1320_h_u_cla16_and1319_y0
1 1
.names h_u_cla16_and1318_y0 h_u_cla16_and1320_h_u_cla16_and1318_y0
1 1
.subckt and_gate _a=h_u_cla16_and1320_h_u_cla16_and1319_y0 _b=h_u_cla16_and1320_h_u_cla16_and1318_y0 _y0=h_u_cla16_and1320_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1321_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1321_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1321_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1321_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1321_y0
.names h_u_cla16_and1321_y0 h_u_cla16_and1322_h_u_cla16_and1321_y0
1 1
.names h_u_cla16_and1320_y0 h_u_cla16_and1322_h_u_cla16_and1320_y0
1 1
.subckt and_gate _a=h_u_cla16_and1322_h_u_cla16_and1321_y0 _b=h_u_cla16_and1322_h_u_cla16_and1320_y0 _y0=h_u_cla16_and1322_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1323_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1323_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1323_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1323_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1323_y0
.names h_u_cla16_and1323_y0 h_u_cla16_and1324_h_u_cla16_and1323_y0
1 1
.names h_u_cla16_and1322_y0 h_u_cla16_and1324_h_u_cla16_and1322_y0
1 1
.subckt and_gate _a=h_u_cla16_and1324_h_u_cla16_and1323_y0 _b=h_u_cla16_and1324_h_u_cla16_and1322_y0 _y0=h_u_cla16_and1324_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1325_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic1_y1 h_u_cla16_and1325_h_u_cla16_pg_logic1_y1
1 1
.subckt and_gate _a=h_u_cla16_and1325_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1325_h_u_cla16_pg_logic1_y1 _y0=h_u_cla16_and1325_y0
.names h_u_cla16_and1325_y0 h_u_cla16_and1326_h_u_cla16_and1325_y0
1 1
.names h_u_cla16_and1324_y0 h_u_cla16_and1326_h_u_cla16_and1324_y0
1 1
.subckt and_gate _a=h_u_cla16_and1326_h_u_cla16_and1325_y0 _b=h_u_cla16_and1326_h_u_cla16_and1324_y0 _y0=h_u_cla16_and1326_y0
.names h_u_cla16_pg_logic3_y0 h_u_cla16_and1327_h_u_cla16_pg_logic3_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1327_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1327_h_u_cla16_pg_logic3_y0 _b=h_u_cla16_and1327_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1327_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1328_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1328_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1328_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1328_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1328_y0
.names h_u_cla16_and1328_y0 h_u_cla16_and1329_h_u_cla16_and1328_y0
1 1
.names h_u_cla16_and1327_y0 h_u_cla16_and1329_h_u_cla16_and1327_y0
1 1
.subckt and_gate _a=h_u_cla16_and1329_h_u_cla16_and1328_y0 _b=h_u_cla16_and1329_h_u_cla16_and1327_y0 _y0=h_u_cla16_and1329_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1330_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1330_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1330_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1330_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1330_y0
.names h_u_cla16_and1330_y0 h_u_cla16_and1331_h_u_cla16_and1330_y0
1 1
.names h_u_cla16_and1329_y0 h_u_cla16_and1331_h_u_cla16_and1329_y0
1 1
.subckt and_gate _a=h_u_cla16_and1331_h_u_cla16_and1330_y0 _b=h_u_cla16_and1331_h_u_cla16_and1329_y0 _y0=h_u_cla16_and1331_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1332_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1332_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1332_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1332_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1332_y0
.names h_u_cla16_and1332_y0 h_u_cla16_and1333_h_u_cla16_and1332_y0
1 1
.names h_u_cla16_and1331_y0 h_u_cla16_and1333_h_u_cla16_and1331_y0
1 1
.subckt and_gate _a=h_u_cla16_and1333_h_u_cla16_and1332_y0 _b=h_u_cla16_and1333_h_u_cla16_and1331_y0 _y0=h_u_cla16_and1333_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1334_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1334_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1334_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1334_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1334_y0
.names h_u_cla16_and1334_y0 h_u_cla16_and1335_h_u_cla16_and1334_y0
1 1
.names h_u_cla16_and1333_y0 h_u_cla16_and1335_h_u_cla16_and1333_y0
1 1
.subckt and_gate _a=h_u_cla16_and1335_h_u_cla16_and1334_y0 _b=h_u_cla16_and1335_h_u_cla16_and1333_y0 _y0=h_u_cla16_and1335_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1336_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1336_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1336_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1336_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1336_y0
.names h_u_cla16_and1336_y0 h_u_cla16_and1337_h_u_cla16_and1336_y0
1 1
.names h_u_cla16_and1335_y0 h_u_cla16_and1337_h_u_cla16_and1335_y0
1 1
.subckt and_gate _a=h_u_cla16_and1337_h_u_cla16_and1336_y0 _b=h_u_cla16_and1337_h_u_cla16_and1335_y0 _y0=h_u_cla16_and1337_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1338_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1338_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1338_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1338_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1338_y0
.names h_u_cla16_and1338_y0 h_u_cla16_and1339_h_u_cla16_and1338_y0
1 1
.names h_u_cla16_and1337_y0 h_u_cla16_and1339_h_u_cla16_and1337_y0
1 1
.subckt and_gate _a=h_u_cla16_and1339_h_u_cla16_and1338_y0 _b=h_u_cla16_and1339_h_u_cla16_and1337_y0 _y0=h_u_cla16_and1339_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1340_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1340_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1340_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1340_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1340_y0
.names h_u_cla16_and1340_y0 h_u_cla16_and1341_h_u_cla16_and1340_y0
1 1
.names h_u_cla16_and1339_y0 h_u_cla16_and1341_h_u_cla16_and1339_y0
1 1
.subckt and_gate _a=h_u_cla16_and1341_h_u_cla16_and1340_y0 _b=h_u_cla16_and1341_h_u_cla16_and1339_y0 _y0=h_u_cla16_and1341_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1342_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1342_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1342_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1342_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1342_y0
.names h_u_cla16_and1342_y0 h_u_cla16_and1343_h_u_cla16_and1342_y0
1 1
.names h_u_cla16_and1341_y0 h_u_cla16_and1343_h_u_cla16_and1341_y0
1 1
.subckt and_gate _a=h_u_cla16_and1343_h_u_cla16_and1342_y0 _b=h_u_cla16_and1343_h_u_cla16_and1341_y0 _y0=h_u_cla16_and1343_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1344_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1344_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1344_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1344_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1344_y0
.names h_u_cla16_and1344_y0 h_u_cla16_and1345_h_u_cla16_and1344_y0
1 1
.names h_u_cla16_and1343_y0 h_u_cla16_and1345_h_u_cla16_and1343_y0
1 1
.subckt and_gate _a=h_u_cla16_and1345_h_u_cla16_and1344_y0 _b=h_u_cla16_and1345_h_u_cla16_and1343_y0 _y0=h_u_cla16_and1345_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1346_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1346_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1346_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1346_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1346_y0
.names h_u_cla16_and1346_y0 h_u_cla16_and1347_h_u_cla16_and1346_y0
1 1
.names h_u_cla16_and1345_y0 h_u_cla16_and1347_h_u_cla16_and1345_y0
1 1
.subckt and_gate _a=h_u_cla16_and1347_h_u_cla16_and1346_y0 _b=h_u_cla16_and1347_h_u_cla16_and1345_y0 _y0=h_u_cla16_and1347_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1348_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1348_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1348_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1348_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1348_y0
.names h_u_cla16_and1348_y0 h_u_cla16_and1349_h_u_cla16_and1348_y0
1 1
.names h_u_cla16_and1347_y0 h_u_cla16_and1349_h_u_cla16_and1347_y0
1 1
.subckt and_gate _a=h_u_cla16_and1349_h_u_cla16_and1348_y0 _b=h_u_cla16_and1349_h_u_cla16_and1347_y0 _y0=h_u_cla16_and1349_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1350_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic2_y1 h_u_cla16_and1350_h_u_cla16_pg_logic2_y1
1 1
.subckt and_gate _a=h_u_cla16_and1350_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1350_h_u_cla16_pg_logic2_y1 _y0=h_u_cla16_and1350_y0
.names h_u_cla16_and1350_y0 h_u_cla16_and1351_h_u_cla16_and1350_y0
1 1
.names h_u_cla16_and1349_y0 h_u_cla16_and1351_h_u_cla16_and1349_y0
1 1
.subckt and_gate _a=h_u_cla16_and1351_h_u_cla16_and1350_y0 _b=h_u_cla16_and1351_h_u_cla16_and1349_y0 _y0=h_u_cla16_and1351_y0
.names h_u_cla16_pg_logic4_y0 h_u_cla16_and1352_h_u_cla16_pg_logic4_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1352_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1352_h_u_cla16_pg_logic4_y0 _b=h_u_cla16_and1352_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1352_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1353_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1353_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1353_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1353_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1353_y0
.names h_u_cla16_and1353_y0 h_u_cla16_and1354_h_u_cla16_and1353_y0
1 1
.names h_u_cla16_and1352_y0 h_u_cla16_and1354_h_u_cla16_and1352_y0
1 1
.subckt and_gate _a=h_u_cla16_and1354_h_u_cla16_and1353_y0 _b=h_u_cla16_and1354_h_u_cla16_and1352_y0 _y0=h_u_cla16_and1354_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1355_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1355_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1355_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1355_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1355_y0
.names h_u_cla16_and1355_y0 h_u_cla16_and1356_h_u_cla16_and1355_y0
1 1
.names h_u_cla16_and1354_y0 h_u_cla16_and1356_h_u_cla16_and1354_y0
1 1
.subckt and_gate _a=h_u_cla16_and1356_h_u_cla16_and1355_y0 _b=h_u_cla16_and1356_h_u_cla16_and1354_y0 _y0=h_u_cla16_and1356_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1357_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1357_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1357_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1357_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1357_y0
.names h_u_cla16_and1357_y0 h_u_cla16_and1358_h_u_cla16_and1357_y0
1 1
.names h_u_cla16_and1356_y0 h_u_cla16_and1358_h_u_cla16_and1356_y0
1 1
.subckt and_gate _a=h_u_cla16_and1358_h_u_cla16_and1357_y0 _b=h_u_cla16_and1358_h_u_cla16_and1356_y0 _y0=h_u_cla16_and1358_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1359_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1359_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1359_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1359_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1359_y0
.names h_u_cla16_and1359_y0 h_u_cla16_and1360_h_u_cla16_and1359_y0
1 1
.names h_u_cla16_and1358_y0 h_u_cla16_and1360_h_u_cla16_and1358_y0
1 1
.subckt and_gate _a=h_u_cla16_and1360_h_u_cla16_and1359_y0 _b=h_u_cla16_and1360_h_u_cla16_and1358_y0 _y0=h_u_cla16_and1360_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1361_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1361_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1361_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1361_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1361_y0
.names h_u_cla16_and1361_y0 h_u_cla16_and1362_h_u_cla16_and1361_y0
1 1
.names h_u_cla16_and1360_y0 h_u_cla16_and1362_h_u_cla16_and1360_y0
1 1
.subckt and_gate _a=h_u_cla16_and1362_h_u_cla16_and1361_y0 _b=h_u_cla16_and1362_h_u_cla16_and1360_y0 _y0=h_u_cla16_and1362_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1363_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1363_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1363_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1363_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1363_y0
.names h_u_cla16_and1363_y0 h_u_cla16_and1364_h_u_cla16_and1363_y0
1 1
.names h_u_cla16_and1362_y0 h_u_cla16_and1364_h_u_cla16_and1362_y0
1 1
.subckt and_gate _a=h_u_cla16_and1364_h_u_cla16_and1363_y0 _b=h_u_cla16_and1364_h_u_cla16_and1362_y0 _y0=h_u_cla16_and1364_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1365_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1365_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1365_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1365_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1365_y0
.names h_u_cla16_and1365_y0 h_u_cla16_and1366_h_u_cla16_and1365_y0
1 1
.names h_u_cla16_and1364_y0 h_u_cla16_and1366_h_u_cla16_and1364_y0
1 1
.subckt and_gate _a=h_u_cla16_and1366_h_u_cla16_and1365_y0 _b=h_u_cla16_and1366_h_u_cla16_and1364_y0 _y0=h_u_cla16_and1366_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1367_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1367_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1367_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1367_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1367_y0
.names h_u_cla16_and1367_y0 h_u_cla16_and1368_h_u_cla16_and1367_y0
1 1
.names h_u_cla16_and1366_y0 h_u_cla16_and1368_h_u_cla16_and1366_y0
1 1
.subckt and_gate _a=h_u_cla16_and1368_h_u_cla16_and1367_y0 _b=h_u_cla16_and1368_h_u_cla16_and1366_y0 _y0=h_u_cla16_and1368_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1369_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1369_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1369_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1369_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1369_y0
.names h_u_cla16_and1369_y0 h_u_cla16_and1370_h_u_cla16_and1369_y0
1 1
.names h_u_cla16_and1368_y0 h_u_cla16_and1370_h_u_cla16_and1368_y0
1 1
.subckt and_gate _a=h_u_cla16_and1370_h_u_cla16_and1369_y0 _b=h_u_cla16_and1370_h_u_cla16_and1368_y0 _y0=h_u_cla16_and1370_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1371_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1371_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1371_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1371_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1371_y0
.names h_u_cla16_and1371_y0 h_u_cla16_and1372_h_u_cla16_and1371_y0
1 1
.names h_u_cla16_and1370_y0 h_u_cla16_and1372_h_u_cla16_and1370_y0
1 1
.subckt and_gate _a=h_u_cla16_and1372_h_u_cla16_and1371_y0 _b=h_u_cla16_and1372_h_u_cla16_and1370_y0 _y0=h_u_cla16_and1372_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1373_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic3_y1 h_u_cla16_and1373_h_u_cla16_pg_logic3_y1
1 1
.subckt and_gate _a=h_u_cla16_and1373_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1373_h_u_cla16_pg_logic3_y1 _y0=h_u_cla16_and1373_y0
.names h_u_cla16_and1373_y0 h_u_cla16_and1374_h_u_cla16_and1373_y0
1 1
.names h_u_cla16_and1372_y0 h_u_cla16_and1374_h_u_cla16_and1372_y0
1 1
.subckt and_gate _a=h_u_cla16_and1374_h_u_cla16_and1373_y0 _b=h_u_cla16_and1374_h_u_cla16_and1372_y0 _y0=h_u_cla16_and1374_y0
.names h_u_cla16_pg_logic5_y0 h_u_cla16_and1375_h_u_cla16_pg_logic5_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1375_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1375_h_u_cla16_pg_logic5_y0 _b=h_u_cla16_and1375_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1375_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1376_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1376_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1376_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1376_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1376_y0
.names h_u_cla16_and1376_y0 h_u_cla16_and1377_h_u_cla16_and1376_y0
1 1
.names h_u_cla16_and1375_y0 h_u_cla16_and1377_h_u_cla16_and1375_y0
1 1
.subckt and_gate _a=h_u_cla16_and1377_h_u_cla16_and1376_y0 _b=h_u_cla16_and1377_h_u_cla16_and1375_y0 _y0=h_u_cla16_and1377_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1378_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1378_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1378_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1378_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1378_y0
.names h_u_cla16_and1378_y0 h_u_cla16_and1379_h_u_cla16_and1378_y0
1 1
.names h_u_cla16_and1377_y0 h_u_cla16_and1379_h_u_cla16_and1377_y0
1 1
.subckt and_gate _a=h_u_cla16_and1379_h_u_cla16_and1378_y0 _b=h_u_cla16_and1379_h_u_cla16_and1377_y0 _y0=h_u_cla16_and1379_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1380_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1380_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1380_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1380_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1380_y0
.names h_u_cla16_and1380_y0 h_u_cla16_and1381_h_u_cla16_and1380_y0
1 1
.names h_u_cla16_and1379_y0 h_u_cla16_and1381_h_u_cla16_and1379_y0
1 1
.subckt and_gate _a=h_u_cla16_and1381_h_u_cla16_and1380_y0 _b=h_u_cla16_and1381_h_u_cla16_and1379_y0 _y0=h_u_cla16_and1381_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1382_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1382_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1382_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1382_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1382_y0
.names h_u_cla16_and1382_y0 h_u_cla16_and1383_h_u_cla16_and1382_y0
1 1
.names h_u_cla16_and1381_y0 h_u_cla16_and1383_h_u_cla16_and1381_y0
1 1
.subckt and_gate _a=h_u_cla16_and1383_h_u_cla16_and1382_y0 _b=h_u_cla16_and1383_h_u_cla16_and1381_y0 _y0=h_u_cla16_and1383_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1384_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1384_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1384_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1384_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1384_y0
.names h_u_cla16_and1384_y0 h_u_cla16_and1385_h_u_cla16_and1384_y0
1 1
.names h_u_cla16_and1383_y0 h_u_cla16_and1385_h_u_cla16_and1383_y0
1 1
.subckt and_gate _a=h_u_cla16_and1385_h_u_cla16_and1384_y0 _b=h_u_cla16_and1385_h_u_cla16_and1383_y0 _y0=h_u_cla16_and1385_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1386_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1386_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1386_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1386_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1386_y0
.names h_u_cla16_and1386_y0 h_u_cla16_and1387_h_u_cla16_and1386_y0
1 1
.names h_u_cla16_and1385_y0 h_u_cla16_and1387_h_u_cla16_and1385_y0
1 1
.subckt and_gate _a=h_u_cla16_and1387_h_u_cla16_and1386_y0 _b=h_u_cla16_and1387_h_u_cla16_and1385_y0 _y0=h_u_cla16_and1387_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1388_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1388_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1388_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1388_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1388_y0
.names h_u_cla16_and1388_y0 h_u_cla16_and1389_h_u_cla16_and1388_y0
1 1
.names h_u_cla16_and1387_y0 h_u_cla16_and1389_h_u_cla16_and1387_y0
1 1
.subckt and_gate _a=h_u_cla16_and1389_h_u_cla16_and1388_y0 _b=h_u_cla16_and1389_h_u_cla16_and1387_y0 _y0=h_u_cla16_and1389_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1390_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1390_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1390_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1390_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1390_y0
.names h_u_cla16_and1390_y0 h_u_cla16_and1391_h_u_cla16_and1390_y0
1 1
.names h_u_cla16_and1389_y0 h_u_cla16_and1391_h_u_cla16_and1389_y0
1 1
.subckt and_gate _a=h_u_cla16_and1391_h_u_cla16_and1390_y0 _b=h_u_cla16_and1391_h_u_cla16_and1389_y0 _y0=h_u_cla16_and1391_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1392_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1392_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1392_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1392_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1392_y0
.names h_u_cla16_and1392_y0 h_u_cla16_and1393_h_u_cla16_and1392_y0
1 1
.names h_u_cla16_and1391_y0 h_u_cla16_and1393_h_u_cla16_and1391_y0
1 1
.subckt and_gate _a=h_u_cla16_and1393_h_u_cla16_and1392_y0 _b=h_u_cla16_and1393_h_u_cla16_and1391_y0 _y0=h_u_cla16_and1393_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1394_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic4_y1 h_u_cla16_and1394_h_u_cla16_pg_logic4_y1
1 1
.subckt and_gate _a=h_u_cla16_and1394_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1394_h_u_cla16_pg_logic4_y1 _y0=h_u_cla16_and1394_y0
.names h_u_cla16_and1394_y0 h_u_cla16_and1395_h_u_cla16_and1394_y0
1 1
.names h_u_cla16_and1393_y0 h_u_cla16_and1395_h_u_cla16_and1393_y0
1 1
.subckt and_gate _a=h_u_cla16_and1395_h_u_cla16_and1394_y0 _b=h_u_cla16_and1395_h_u_cla16_and1393_y0 _y0=h_u_cla16_and1395_y0
.names h_u_cla16_pg_logic6_y0 h_u_cla16_and1396_h_u_cla16_pg_logic6_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1396_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1396_h_u_cla16_pg_logic6_y0 _b=h_u_cla16_and1396_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1396_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1397_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1397_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1397_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1397_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1397_y0
.names h_u_cla16_and1397_y0 h_u_cla16_and1398_h_u_cla16_and1397_y0
1 1
.names h_u_cla16_and1396_y0 h_u_cla16_and1398_h_u_cla16_and1396_y0
1 1
.subckt and_gate _a=h_u_cla16_and1398_h_u_cla16_and1397_y0 _b=h_u_cla16_and1398_h_u_cla16_and1396_y0 _y0=h_u_cla16_and1398_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1399_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1399_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1399_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1399_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1399_y0
.names h_u_cla16_and1399_y0 h_u_cla16_and1400_h_u_cla16_and1399_y0
1 1
.names h_u_cla16_and1398_y0 h_u_cla16_and1400_h_u_cla16_and1398_y0
1 1
.subckt and_gate _a=h_u_cla16_and1400_h_u_cla16_and1399_y0 _b=h_u_cla16_and1400_h_u_cla16_and1398_y0 _y0=h_u_cla16_and1400_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1401_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1401_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1401_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1401_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1401_y0
.names h_u_cla16_and1401_y0 h_u_cla16_and1402_h_u_cla16_and1401_y0
1 1
.names h_u_cla16_and1400_y0 h_u_cla16_and1402_h_u_cla16_and1400_y0
1 1
.subckt and_gate _a=h_u_cla16_and1402_h_u_cla16_and1401_y0 _b=h_u_cla16_and1402_h_u_cla16_and1400_y0 _y0=h_u_cla16_and1402_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1403_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1403_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1403_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1403_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1403_y0
.names h_u_cla16_and1403_y0 h_u_cla16_and1404_h_u_cla16_and1403_y0
1 1
.names h_u_cla16_and1402_y0 h_u_cla16_and1404_h_u_cla16_and1402_y0
1 1
.subckt and_gate _a=h_u_cla16_and1404_h_u_cla16_and1403_y0 _b=h_u_cla16_and1404_h_u_cla16_and1402_y0 _y0=h_u_cla16_and1404_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1405_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1405_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1405_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1405_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1405_y0
.names h_u_cla16_and1405_y0 h_u_cla16_and1406_h_u_cla16_and1405_y0
1 1
.names h_u_cla16_and1404_y0 h_u_cla16_and1406_h_u_cla16_and1404_y0
1 1
.subckt and_gate _a=h_u_cla16_and1406_h_u_cla16_and1405_y0 _b=h_u_cla16_and1406_h_u_cla16_and1404_y0 _y0=h_u_cla16_and1406_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1407_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1407_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1407_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1407_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1407_y0
.names h_u_cla16_and1407_y0 h_u_cla16_and1408_h_u_cla16_and1407_y0
1 1
.names h_u_cla16_and1406_y0 h_u_cla16_and1408_h_u_cla16_and1406_y0
1 1
.subckt and_gate _a=h_u_cla16_and1408_h_u_cla16_and1407_y0 _b=h_u_cla16_and1408_h_u_cla16_and1406_y0 _y0=h_u_cla16_and1408_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1409_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1409_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1409_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1409_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1409_y0
.names h_u_cla16_and1409_y0 h_u_cla16_and1410_h_u_cla16_and1409_y0
1 1
.names h_u_cla16_and1408_y0 h_u_cla16_and1410_h_u_cla16_and1408_y0
1 1
.subckt and_gate _a=h_u_cla16_and1410_h_u_cla16_and1409_y0 _b=h_u_cla16_and1410_h_u_cla16_and1408_y0 _y0=h_u_cla16_and1410_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1411_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1411_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1411_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1411_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1411_y0
.names h_u_cla16_and1411_y0 h_u_cla16_and1412_h_u_cla16_and1411_y0
1 1
.names h_u_cla16_and1410_y0 h_u_cla16_and1412_h_u_cla16_and1410_y0
1 1
.subckt and_gate _a=h_u_cla16_and1412_h_u_cla16_and1411_y0 _b=h_u_cla16_and1412_h_u_cla16_and1410_y0 _y0=h_u_cla16_and1412_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1413_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic5_y1 h_u_cla16_and1413_h_u_cla16_pg_logic5_y1
1 1
.subckt and_gate _a=h_u_cla16_and1413_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1413_h_u_cla16_pg_logic5_y1 _y0=h_u_cla16_and1413_y0
.names h_u_cla16_and1413_y0 h_u_cla16_and1414_h_u_cla16_and1413_y0
1 1
.names h_u_cla16_and1412_y0 h_u_cla16_and1414_h_u_cla16_and1412_y0
1 1
.subckt and_gate _a=h_u_cla16_and1414_h_u_cla16_and1413_y0 _b=h_u_cla16_and1414_h_u_cla16_and1412_y0 _y0=h_u_cla16_and1414_y0
.names h_u_cla16_pg_logic7_y0 h_u_cla16_and1415_h_u_cla16_pg_logic7_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1415_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1415_h_u_cla16_pg_logic7_y0 _b=h_u_cla16_and1415_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1415_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1416_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1416_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1416_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1416_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1416_y0
.names h_u_cla16_and1416_y0 h_u_cla16_and1417_h_u_cla16_and1416_y0
1 1
.names h_u_cla16_and1415_y0 h_u_cla16_and1417_h_u_cla16_and1415_y0
1 1
.subckt and_gate _a=h_u_cla16_and1417_h_u_cla16_and1416_y0 _b=h_u_cla16_and1417_h_u_cla16_and1415_y0 _y0=h_u_cla16_and1417_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1418_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1418_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1418_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1418_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1418_y0
.names h_u_cla16_and1418_y0 h_u_cla16_and1419_h_u_cla16_and1418_y0
1 1
.names h_u_cla16_and1417_y0 h_u_cla16_and1419_h_u_cla16_and1417_y0
1 1
.subckt and_gate _a=h_u_cla16_and1419_h_u_cla16_and1418_y0 _b=h_u_cla16_and1419_h_u_cla16_and1417_y0 _y0=h_u_cla16_and1419_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1420_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1420_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1420_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1420_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1420_y0
.names h_u_cla16_and1420_y0 h_u_cla16_and1421_h_u_cla16_and1420_y0
1 1
.names h_u_cla16_and1419_y0 h_u_cla16_and1421_h_u_cla16_and1419_y0
1 1
.subckt and_gate _a=h_u_cla16_and1421_h_u_cla16_and1420_y0 _b=h_u_cla16_and1421_h_u_cla16_and1419_y0 _y0=h_u_cla16_and1421_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1422_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1422_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1422_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1422_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1422_y0
.names h_u_cla16_and1422_y0 h_u_cla16_and1423_h_u_cla16_and1422_y0
1 1
.names h_u_cla16_and1421_y0 h_u_cla16_and1423_h_u_cla16_and1421_y0
1 1
.subckt and_gate _a=h_u_cla16_and1423_h_u_cla16_and1422_y0 _b=h_u_cla16_and1423_h_u_cla16_and1421_y0 _y0=h_u_cla16_and1423_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1424_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1424_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1424_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1424_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1424_y0
.names h_u_cla16_and1424_y0 h_u_cla16_and1425_h_u_cla16_and1424_y0
1 1
.names h_u_cla16_and1423_y0 h_u_cla16_and1425_h_u_cla16_and1423_y0
1 1
.subckt and_gate _a=h_u_cla16_and1425_h_u_cla16_and1424_y0 _b=h_u_cla16_and1425_h_u_cla16_and1423_y0 _y0=h_u_cla16_and1425_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1426_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1426_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1426_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1426_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1426_y0
.names h_u_cla16_and1426_y0 h_u_cla16_and1427_h_u_cla16_and1426_y0
1 1
.names h_u_cla16_and1425_y0 h_u_cla16_and1427_h_u_cla16_and1425_y0
1 1
.subckt and_gate _a=h_u_cla16_and1427_h_u_cla16_and1426_y0 _b=h_u_cla16_and1427_h_u_cla16_and1425_y0 _y0=h_u_cla16_and1427_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1428_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1428_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1428_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1428_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1428_y0
.names h_u_cla16_and1428_y0 h_u_cla16_and1429_h_u_cla16_and1428_y0
1 1
.names h_u_cla16_and1427_y0 h_u_cla16_and1429_h_u_cla16_and1427_y0
1 1
.subckt and_gate _a=h_u_cla16_and1429_h_u_cla16_and1428_y0 _b=h_u_cla16_and1429_h_u_cla16_and1427_y0 _y0=h_u_cla16_and1429_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1430_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic6_y1 h_u_cla16_and1430_h_u_cla16_pg_logic6_y1
1 1
.subckt and_gate _a=h_u_cla16_and1430_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1430_h_u_cla16_pg_logic6_y1 _y0=h_u_cla16_and1430_y0
.names h_u_cla16_and1430_y0 h_u_cla16_and1431_h_u_cla16_and1430_y0
1 1
.names h_u_cla16_and1429_y0 h_u_cla16_and1431_h_u_cla16_and1429_y0
1 1
.subckt and_gate _a=h_u_cla16_and1431_h_u_cla16_and1430_y0 _b=h_u_cla16_and1431_h_u_cla16_and1429_y0 _y0=h_u_cla16_and1431_y0
.names h_u_cla16_pg_logic8_y0 h_u_cla16_and1432_h_u_cla16_pg_logic8_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1432_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1432_h_u_cla16_pg_logic8_y0 _b=h_u_cla16_and1432_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1432_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1433_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1433_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1433_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1433_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1433_y0
.names h_u_cla16_and1433_y0 h_u_cla16_and1434_h_u_cla16_and1433_y0
1 1
.names h_u_cla16_and1432_y0 h_u_cla16_and1434_h_u_cla16_and1432_y0
1 1
.subckt and_gate _a=h_u_cla16_and1434_h_u_cla16_and1433_y0 _b=h_u_cla16_and1434_h_u_cla16_and1432_y0 _y0=h_u_cla16_and1434_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1435_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1435_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1435_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1435_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1435_y0
.names h_u_cla16_and1435_y0 h_u_cla16_and1436_h_u_cla16_and1435_y0
1 1
.names h_u_cla16_and1434_y0 h_u_cla16_and1436_h_u_cla16_and1434_y0
1 1
.subckt and_gate _a=h_u_cla16_and1436_h_u_cla16_and1435_y0 _b=h_u_cla16_and1436_h_u_cla16_and1434_y0 _y0=h_u_cla16_and1436_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1437_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1437_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1437_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1437_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1437_y0
.names h_u_cla16_and1437_y0 h_u_cla16_and1438_h_u_cla16_and1437_y0
1 1
.names h_u_cla16_and1436_y0 h_u_cla16_and1438_h_u_cla16_and1436_y0
1 1
.subckt and_gate _a=h_u_cla16_and1438_h_u_cla16_and1437_y0 _b=h_u_cla16_and1438_h_u_cla16_and1436_y0 _y0=h_u_cla16_and1438_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1439_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1439_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1439_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1439_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1439_y0
.names h_u_cla16_and1439_y0 h_u_cla16_and1440_h_u_cla16_and1439_y0
1 1
.names h_u_cla16_and1438_y0 h_u_cla16_and1440_h_u_cla16_and1438_y0
1 1
.subckt and_gate _a=h_u_cla16_and1440_h_u_cla16_and1439_y0 _b=h_u_cla16_and1440_h_u_cla16_and1438_y0 _y0=h_u_cla16_and1440_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1441_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1441_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1441_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1441_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1441_y0
.names h_u_cla16_and1441_y0 h_u_cla16_and1442_h_u_cla16_and1441_y0
1 1
.names h_u_cla16_and1440_y0 h_u_cla16_and1442_h_u_cla16_and1440_y0
1 1
.subckt and_gate _a=h_u_cla16_and1442_h_u_cla16_and1441_y0 _b=h_u_cla16_and1442_h_u_cla16_and1440_y0 _y0=h_u_cla16_and1442_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1443_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1443_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1443_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1443_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1443_y0
.names h_u_cla16_and1443_y0 h_u_cla16_and1444_h_u_cla16_and1443_y0
1 1
.names h_u_cla16_and1442_y0 h_u_cla16_and1444_h_u_cla16_and1442_y0
1 1
.subckt and_gate _a=h_u_cla16_and1444_h_u_cla16_and1443_y0 _b=h_u_cla16_and1444_h_u_cla16_and1442_y0 _y0=h_u_cla16_and1444_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1445_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic7_y1 h_u_cla16_and1445_h_u_cla16_pg_logic7_y1
1 1
.subckt and_gate _a=h_u_cla16_and1445_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1445_h_u_cla16_pg_logic7_y1 _y0=h_u_cla16_and1445_y0
.names h_u_cla16_and1445_y0 h_u_cla16_and1446_h_u_cla16_and1445_y0
1 1
.names h_u_cla16_and1444_y0 h_u_cla16_and1446_h_u_cla16_and1444_y0
1 1
.subckt and_gate _a=h_u_cla16_and1446_h_u_cla16_and1445_y0 _b=h_u_cla16_and1446_h_u_cla16_and1444_y0 _y0=h_u_cla16_and1446_y0
.names h_u_cla16_pg_logic9_y0 h_u_cla16_and1447_h_u_cla16_pg_logic9_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1447_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1447_h_u_cla16_pg_logic9_y0 _b=h_u_cla16_and1447_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1447_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1448_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1448_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1448_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1448_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1448_y0
.names h_u_cla16_and1448_y0 h_u_cla16_and1449_h_u_cla16_and1448_y0
1 1
.names h_u_cla16_and1447_y0 h_u_cla16_and1449_h_u_cla16_and1447_y0
1 1
.subckt and_gate _a=h_u_cla16_and1449_h_u_cla16_and1448_y0 _b=h_u_cla16_and1449_h_u_cla16_and1447_y0 _y0=h_u_cla16_and1449_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1450_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1450_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1450_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1450_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1450_y0
.names h_u_cla16_and1450_y0 h_u_cla16_and1451_h_u_cla16_and1450_y0
1 1
.names h_u_cla16_and1449_y0 h_u_cla16_and1451_h_u_cla16_and1449_y0
1 1
.subckt and_gate _a=h_u_cla16_and1451_h_u_cla16_and1450_y0 _b=h_u_cla16_and1451_h_u_cla16_and1449_y0 _y0=h_u_cla16_and1451_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1452_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1452_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1452_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1452_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1452_y0
.names h_u_cla16_and1452_y0 h_u_cla16_and1453_h_u_cla16_and1452_y0
1 1
.names h_u_cla16_and1451_y0 h_u_cla16_and1453_h_u_cla16_and1451_y0
1 1
.subckt and_gate _a=h_u_cla16_and1453_h_u_cla16_and1452_y0 _b=h_u_cla16_and1453_h_u_cla16_and1451_y0 _y0=h_u_cla16_and1453_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1454_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1454_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1454_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1454_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1454_y0
.names h_u_cla16_and1454_y0 h_u_cla16_and1455_h_u_cla16_and1454_y0
1 1
.names h_u_cla16_and1453_y0 h_u_cla16_and1455_h_u_cla16_and1453_y0
1 1
.subckt and_gate _a=h_u_cla16_and1455_h_u_cla16_and1454_y0 _b=h_u_cla16_and1455_h_u_cla16_and1453_y0 _y0=h_u_cla16_and1455_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1456_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1456_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1456_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1456_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1456_y0
.names h_u_cla16_and1456_y0 h_u_cla16_and1457_h_u_cla16_and1456_y0
1 1
.names h_u_cla16_and1455_y0 h_u_cla16_and1457_h_u_cla16_and1455_y0
1 1
.subckt and_gate _a=h_u_cla16_and1457_h_u_cla16_and1456_y0 _b=h_u_cla16_and1457_h_u_cla16_and1455_y0 _y0=h_u_cla16_and1457_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1458_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic8_y1 h_u_cla16_and1458_h_u_cla16_pg_logic8_y1
1 1
.subckt and_gate _a=h_u_cla16_and1458_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1458_h_u_cla16_pg_logic8_y1 _y0=h_u_cla16_and1458_y0
.names h_u_cla16_and1458_y0 h_u_cla16_and1459_h_u_cla16_and1458_y0
1 1
.names h_u_cla16_and1457_y0 h_u_cla16_and1459_h_u_cla16_and1457_y0
1 1
.subckt and_gate _a=h_u_cla16_and1459_h_u_cla16_and1458_y0 _b=h_u_cla16_and1459_h_u_cla16_and1457_y0 _y0=h_u_cla16_and1459_y0
.names h_u_cla16_pg_logic10_y0 h_u_cla16_and1460_h_u_cla16_pg_logic10_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1460_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1460_h_u_cla16_pg_logic10_y0 _b=h_u_cla16_and1460_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1460_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1461_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1461_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1461_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1461_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1461_y0
.names h_u_cla16_and1461_y0 h_u_cla16_and1462_h_u_cla16_and1461_y0
1 1
.names h_u_cla16_and1460_y0 h_u_cla16_and1462_h_u_cla16_and1460_y0
1 1
.subckt and_gate _a=h_u_cla16_and1462_h_u_cla16_and1461_y0 _b=h_u_cla16_and1462_h_u_cla16_and1460_y0 _y0=h_u_cla16_and1462_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1463_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1463_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1463_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1463_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1463_y0
.names h_u_cla16_and1463_y0 h_u_cla16_and1464_h_u_cla16_and1463_y0
1 1
.names h_u_cla16_and1462_y0 h_u_cla16_and1464_h_u_cla16_and1462_y0
1 1
.subckt and_gate _a=h_u_cla16_and1464_h_u_cla16_and1463_y0 _b=h_u_cla16_and1464_h_u_cla16_and1462_y0 _y0=h_u_cla16_and1464_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1465_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1465_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1465_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1465_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1465_y0
.names h_u_cla16_and1465_y0 h_u_cla16_and1466_h_u_cla16_and1465_y0
1 1
.names h_u_cla16_and1464_y0 h_u_cla16_and1466_h_u_cla16_and1464_y0
1 1
.subckt and_gate _a=h_u_cla16_and1466_h_u_cla16_and1465_y0 _b=h_u_cla16_and1466_h_u_cla16_and1464_y0 _y0=h_u_cla16_and1466_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1467_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1467_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1467_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1467_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1467_y0
.names h_u_cla16_and1467_y0 h_u_cla16_and1468_h_u_cla16_and1467_y0
1 1
.names h_u_cla16_and1466_y0 h_u_cla16_and1468_h_u_cla16_and1466_y0
1 1
.subckt and_gate _a=h_u_cla16_and1468_h_u_cla16_and1467_y0 _b=h_u_cla16_and1468_h_u_cla16_and1466_y0 _y0=h_u_cla16_and1468_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1469_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic9_y1 h_u_cla16_and1469_h_u_cla16_pg_logic9_y1
1 1
.subckt and_gate _a=h_u_cla16_and1469_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1469_h_u_cla16_pg_logic9_y1 _y0=h_u_cla16_and1469_y0
.names h_u_cla16_and1469_y0 h_u_cla16_and1470_h_u_cla16_and1469_y0
1 1
.names h_u_cla16_and1468_y0 h_u_cla16_and1470_h_u_cla16_and1468_y0
1 1
.subckt and_gate _a=h_u_cla16_and1470_h_u_cla16_and1469_y0 _b=h_u_cla16_and1470_h_u_cla16_and1468_y0 _y0=h_u_cla16_and1470_y0
.names h_u_cla16_pg_logic11_y0 h_u_cla16_and1471_h_u_cla16_pg_logic11_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1471_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1471_h_u_cla16_pg_logic11_y0 _b=h_u_cla16_and1471_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1471_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1472_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1472_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1472_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1472_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1472_y0
.names h_u_cla16_and1472_y0 h_u_cla16_and1473_h_u_cla16_and1472_y0
1 1
.names h_u_cla16_and1471_y0 h_u_cla16_and1473_h_u_cla16_and1471_y0
1 1
.subckt and_gate _a=h_u_cla16_and1473_h_u_cla16_and1472_y0 _b=h_u_cla16_and1473_h_u_cla16_and1471_y0 _y0=h_u_cla16_and1473_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1474_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1474_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1474_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1474_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1474_y0
.names h_u_cla16_and1474_y0 h_u_cla16_and1475_h_u_cla16_and1474_y0
1 1
.names h_u_cla16_and1473_y0 h_u_cla16_and1475_h_u_cla16_and1473_y0
1 1
.subckt and_gate _a=h_u_cla16_and1475_h_u_cla16_and1474_y0 _b=h_u_cla16_and1475_h_u_cla16_and1473_y0 _y0=h_u_cla16_and1475_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1476_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1476_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1476_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1476_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1476_y0
.names h_u_cla16_and1476_y0 h_u_cla16_and1477_h_u_cla16_and1476_y0
1 1
.names h_u_cla16_and1475_y0 h_u_cla16_and1477_h_u_cla16_and1475_y0
1 1
.subckt and_gate _a=h_u_cla16_and1477_h_u_cla16_and1476_y0 _b=h_u_cla16_and1477_h_u_cla16_and1475_y0 _y0=h_u_cla16_and1477_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1478_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic10_y1 h_u_cla16_and1478_h_u_cla16_pg_logic10_y1
1 1
.subckt and_gate _a=h_u_cla16_and1478_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1478_h_u_cla16_pg_logic10_y1 _y0=h_u_cla16_and1478_y0
.names h_u_cla16_and1478_y0 h_u_cla16_and1479_h_u_cla16_and1478_y0
1 1
.names h_u_cla16_and1477_y0 h_u_cla16_and1479_h_u_cla16_and1477_y0
1 1
.subckt and_gate _a=h_u_cla16_and1479_h_u_cla16_and1478_y0 _b=h_u_cla16_and1479_h_u_cla16_and1477_y0 _y0=h_u_cla16_and1479_y0
.names h_u_cla16_pg_logic12_y0 h_u_cla16_and1480_h_u_cla16_pg_logic12_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and1480_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and1480_h_u_cla16_pg_logic12_y0 _b=h_u_cla16_and1480_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and1480_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1481_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and1481_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and1481_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1481_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and1481_y0
.names h_u_cla16_and1481_y0 h_u_cla16_and1482_h_u_cla16_and1481_y0
1 1
.names h_u_cla16_and1480_y0 h_u_cla16_and1482_h_u_cla16_and1480_y0
1 1
.subckt and_gate _a=h_u_cla16_and1482_h_u_cla16_and1481_y0 _b=h_u_cla16_and1482_h_u_cla16_and1480_y0 _y0=h_u_cla16_and1482_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1483_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and1483_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and1483_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1483_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and1483_y0
.names h_u_cla16_and1483_y0 h_u_cla16_and1484_h_u_cla16_and1483_y0
1 1
.names h_u_cla16_and1482_y0 h_u_cla16_and1484_h_u_cla16_and1482_y0
1 1
.subckt and_gate _a=h_u_cla16_and1484_h_u_cla16_and1483_y0 _b=h_u_cla16_and1484_h_u_cla16_and1482_y0 _y0=h_u_cla16_and1484_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1485_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic11_y1 h_u_cla16_and1485_h_u_cla16_pg_logic11_y1
1 1
.subckt and_gate _a=h_u_cla16_and1485_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1485_h_u_cla16_pg_logic11_y1 _y0=h_u_cla16_and1485_y0
.names h_u_cla16_and1485_y0 h_u_cla16_and1486_h_u_cla16_and1485_y0
1 1
.names h_u_cla16_and1484_y0 h_u_cla16_and1486_h_u_cla16_and1484_y0
1 1
.subckt and_gate _a=h_u_cla16_and1486_h_u_cla16_and1485_y0 _b=h_u_cla16_and1486_h_u_cla16_and1484_y0 _y0=h_u_cla16_and1486_y0
.names h_u_cla16_pg_logic13_y0 h_u_cla16_and1487_h_u_cla16_pg_logic13_y0
1 1
.names h_u_cla16_pg_logic12_y1 h_u_cla16_and1487_h_u_cla16_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla16_and1487_h_u_cla16_pg_logic13_y0 _b=h_u_cla16_and1487_h_u_cla16_pg_logic12_y1 _y0=h_u_cla16_and1487_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1488_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic12_y1 h_u_cla16_and1488_h_u_cla16_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla16_and1488_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1488_h_u_cla16_pg_logic12_y1 _y0=h_u_cla16_and1488_y0
.names h_u_cla16_and1488_y0 h_u_cla16_and1489_h_u_cla16_and1488_y0
1 1
.names h_u_cla16_and1487_y0 h_u_cla16_and1489_h_u_cla16_and1487_y0
1 1
.subckt and_gate _a=h_u_cla16_and1489_h_u_cla16_and1488_y0 _b=h_u_cla16_and1489_h_u_cla16_and1487_y0 _y0=h_u_cla16_and1489_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1490_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic12_y1 h_u_cla16_and1490_h_u_cla16_pg_logic12_y1
1 1
.subckt and_gate _a=h_u_cla16_and1490_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1490_h_u_cla16_pg_logic12_y1 _y0=h_u_cla16_and1490_y0
.names h_u_cla16_and1490_y0 h_u_cla16_and1491_h_u_cla16_and1490_y0
1 1
.names h_u_cla16_and1489_y0 h_u_cla16_and1491_h_u_cla16_and1489_y0
1 1
.subckt and_gate _a=h_u_cla16_and1491_h_u_cla16_and1490_y0 _b=h_u_cla16_and1491_h_u_cla16_and1489_y0 _y0=h_u_cla16_and1491_y0
.names h_u_cla16_pg_logic14_y0 h_u_cla16_and1492_h_u_cla16_pg_logic14_y0
1 1
.names h_u_cla16_pg_logic13_y1 h_u_cla16_and1492_h_u_cla16_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla16_and1492_h_u_cla16_pg_logic14_y0 _b=h_u_cla16_and1492_h_u_cla16_pg_logic13_y1 _y0=h_u_cla16_and1492_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1493_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic13_y1 h_u_cla16_and1493_h_u_cla16_pg_logic13_y1
1 1
.subckt and_gate _a=h_u_cla16_and1493_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1493_h_u_cla16_pg_logic13_y1 _y0=h_u_cla16_and1493_y0
.names h_u_cla16_and1493_y0 h_u_cla16_and1494_h_u_cla16_and1493_y0
1 1
.names h_u_cla16_and1492_y0 h_u_cla16_and1494_h_u_cla16_and1492_y0
1 1
.subckt and_gate _a=h_u_cla16_and1494_h_u_cla16_and1493_y0 _b=h_u_cla16_and1494_h_u_cla16_and1492_y0 _y0=h_u_cla16_and1494_y0
.names h_u_cla16_pg_logic15_y0 h_u_cla16_and1495_h_u_cla16_pg_logic15_y0
1 1
.names h_u_cla16_pg_logic14_y1 h_u_cla16_and1495_h_u_cla16_pg_logic14_y1
1 1
.subckt and_gate _a=h_u_cla16_and1495_h_u_cla16_pg_logic15_y0 _b=h_u_cla16_and1495_h_u_cla16_pg_logic14_y1 _y0=h_u_cla16_and1495_y0
.names h_u_cla16_and1495_y0 h_u_cla16_or120_h_u_cla16_and1495_y0
1 1
.names h_u_cla16_and1270_y0 h_u_cla16_or120_h_u_cla16_and1270_y0
1 1
.subckt or_gate _a=h_u_cla16_or120_h_u_cla16_and1495_y0 _b=h_u_cla16_or120_h_u_cla16_and1270_y0 _y0=h_u_cla16_or120_y0
.names h_u_cla16_or120_y0 h_u_cla16_or121_h_u_cla16_or120_y0
1 1
.names h_u_cla16_and1299_y0 h_u_cla16_or121_h_u_cla16_and1299_y0
1 1
.subckt or_gate _a=h_u_cla16_or121_h_u_cla16_or120_y0 _b=h_u_cla16_or121_h_u_cla16_and1299_y0 _y0=h_u_cla16_or121_y0
.names h_u_cla16_or121_y0 h_u_cla16_or122_h_u_cla16_or121_y0
1 1
.names h_u_cla16_and1326_y0 h_u_cla16_or122_h_u_cla16_and1326_y0
1 1
.subckt or_gate _a=h_u_cla16_or122_h_u_cla16_or121_y0 _b=h_u_cla16_or122_h_u_cla16_and1326_y0 _y0=h_u_cla16_or122_y0
.names h_u_cla16_or122_y0 h_u_cla16_or123_h_u_cla16_or122_y0
1 1
.names h_u_cla16_and1351_y0 h_u_cla16_or123_h_u_cla16_and1351_y0
1 1
.subckt or_gate _a=h_u_cla16_or123_h_u_cla16_or122_y0 _b=h_u_cla16_or123_h_u_cla16_and1351_y0 _y0=h_u_cla16_or123_y0
.names h_u_cla16_or123_y0 h_u_cla16_or124_h_u_cla16_or123_y0
1 1
.names h_u_cla16_and1374_y0 h_u_cla16_or124_h_u_cla16_and1374_y0
1 1
.subckt or_gate _a=h_u_cla16_or124_h_u_cla16_or123_y0 _b=h_u_cla16_or124_h_u_cla16_and1374_y0 _y0=h_u_cla16_or124_y0
.names h_u_cla16_or124_y0 h_u_cla16_or125_h_u_cla16_or124_y0
1 1
.names h_u_cla16_and1395_y0 h_u_cla16_or125_h_u_cla16_and1395_y0
1 1
.subckt or_gate _a=h_u_cla16_or125_h_u_cla16_or124_y0 _b=h_u_cla16_or125_h_u_cla16_and1395_y0 _y0=h_u_cla16_or125_y0
.names h_u_cla16_or125_y0 h_u_cla16_or126_h_u_cla16_or125_y0
1 1
.names h_u_cla16_and1414_y0 h_u_cla16_or126_h_u_cla16_and1414_y0
1 1
.subckt or_gate _a=h_u_cla16_or126_h_u_cla16_or125_y0 _b=h_u_cla16_or126_h_u_cla16_and1414_y0 _y0=h_u_cla16_or126_y0
.names h_u_cla16_or126_y0 h_u_cla16_or127_h_u_cla16_or126_y0
1 1
.names h_u_cla16_and1431_y0 h_u_cla16_or127_h_u_cla16_and1431_y0
1 1
.subckt or_gate _a=h_u_cla16_or127_h_u_cla16_or126_y0 _b=h_u_cla16_or127_h_u_cla16_and1431_y0 _y0=h_u_cla16_or127_y0
.names h_u_cla16_or127_y0 h_u_cla16_or128_h_u_cla16_or127_y0
1 1
.names h_u_cla16_and1446_y0 h_u_cla16_or128_h_u_cla16_and1446_y0
1 1
.subckt or_gate _a=h_u_cla16_or128_h_u_cla16_or127_y0 _b=h_u_cla16_or128_h_u_cla16_and1446_y0 _y0=h_u_cla16_or128_y0
.names h_u_cla16_or128_y0 h_u_cla16_or129_h_u_cla16_or128_y0
1 1
.names h_u_cla16_and1459_y0 h_u_cla16_or129_h_u_cla16_and1459_y0
1 1
.subckt or_gate _a=h_u_cla16_or129_h_u_cla16_or128_y0 _b=h_u_cla16_or129_h_u_cla16_and1459_y0 _y0=h_u_cla16_or129_y0
.names h_u_cla16_or129_y0 h_u_cla16_or130_h_u_cla16_or129_y0
1 1
.names h_u_cla16_and1470_y0 h_u_cla16_or130_h_u_cla16_and1470_y0
1 1
.subckt or_gate _a=h_u_cla16_or130_h_u_cla16_or129_y0 _b=h_u_cla16_or130_h_u_cla16_and1470_y0 _y0=h_u_cla16_or130_y0
.names h_u_cla16_or130_y0 h_u_cla16_or131_h_u_cla16_or130_y0
1 1
.names h_u_cla16_and1479_y0 h_u_cla16_or131_h_u_cla16_and1479_y0
1 1
.subckt or_gate _a=h_u_cla16_or131_h_u_cla16_or130_y0 _b=h_u_cla16_or131_h_u_cla16_and1479_y0 _y0=h_u_cla16_or131_y0
.names h_u_cla16_or131_y0 h_u_cla16_or132_h_u_cla16_or131_y0
1 1
.names h_u_cla16_and1486_y0 h_u_cla16_or132_h_u_cla16_and1486_y0
1 1
.subckt or_gate _a=h_u_cla16_or132_h_u_cla16_or131_y0 _b=h_u_cla16_or132_h_u_cla16_and1486_y0 _y0=h_u_cla16_or132_y0
.names h_u_cla16_or132_y0 h_u_cla16_or133_h_u_cla16_or132_y0
1 1
.names h_u_cla16_and1491_y0 h_u_cla16_or133_h_u_cla16_and1491_y0
1 1
.subckt or_gate _a=h_u_cla16_or133_h_u_cla16_or132_y0 _b=h_u_cla16_or133_h_u_cla16_and1491_y0 _y0=h_u_cla16_or133_y0
.names h_u_cla16_or133_y0 h_u_cla16_or134_h_u_cla16_or133_y0
1 1
.names h_u_cla16_and1494_y0 h_u_cla16_or134_h_u_cla16_and1494_y0
1 1
.subckt or_gate _a=h_u_cla16_or134_h_u_cla16_or133_y0 _b=h_u_cla16_or134_h_u_cla16_and1494_y0 _y0=h_u_cla16_or134_y0
.names h_u_cla16_pg_logic15_y1 h_u_cla16_or135_h_u_cla16_pg_logic15_y1
1 1
.names h_u_cla16_or134_y0 h_u_cla16_or135_h_u_cla16_or134_y0
1 1
.subckt or_gate _a=h_u_cla16_or135_h_u_cla16_pg_logic15_y1 _b=h_u_cla16_or135_h_u_cla16_or134_y0 _y0=h_u_cla16_or135_y0
.names h_u_cla16_xor0_y0 out[0]
1 1
.names h_u_cla16_xor1_y0 out[1]
1 1
.names h_u_cla16_xor2_y0 out[2]
1 1
.names h_u_cla16_xor3_y0 out[3]
1 1
.names h_u_cla16_xor4_y0 out[4]
1 1
.names h_u_cla16_xor5_y0 out[5]
1 1
.names h_u_cla16_xor6_y0 out[6]
1 1
.names h_u_cla16_xor7_y0 out[7]
1 1
.names h_u_cla16_xor8_y0 out[8]
1 1
.names h_u_cla16_xor9_y0 out[9]
1 1
.names h_u_cla16_xor10_y0 out[10]
1 1
.names h_u_cla16_xor11_y0 out[11]
1 1
.names h_u_cla16_xor12_y0 out[12]
1 1
.names h_u_cla16_xor13_y0 out[13]
1 1
.names h_u_cla16_xor14_y0 out[14]
1 1
.names h_u_cla16_xor15_y0 out[15]
1 1
.names h_u_cla16_or135_y0 out[16]
1 1
.end

.model pg_logic
.inputs a b
.outputs out[0] out[1] out[2]
.names a pg_logic_a
1 1
.names b pg_logic_b
1 1
.subckt or_gate _a=pg_logic_a _b=pg_logic_b _y0=pg_logic_y0
.subckt and_gate _a=pg_logic_a _b=pg_logic_b _y0=pg_logic_y1
.subckt xor_gate _a=pg_logic_a _b=pg_logic_b _y0=pg_logic_y2
.names pg_logic_y0 out[0]
1 1
.names pg_logic_y1 out[1]
1 1
.names pg_logic_y2 out[2]
1 1
.end

.model constant_wire_value_0
.inputs a b
.outputs out[0]
.names a constant_wire_value_0_a
1 1
.names b constant_wire_value_0_b
1 1
.subckt xor_gate _a=constant_wire_value_0_a _b=constant_wire_value_0_b _y0=constant_wire_value_0_y0
.subckt xnor_gate _a=constant_wire_value_0_a _b=constant_wire_value_0_b _y0=constant_wire_value_0_y1
.subckt nor_gate _a=constant_wire_value_0_y0 _b=constant_wire_value_0_y1 _y0=constant_wire_0
.names constant_wire_0 out[0]
1 1
.end

.model and_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
11 1
.end

.model or_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
1- 1
-1 1
.end

.model nor_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
00 1
.end

.model xnor_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
00 1
11 1
.end

.model xor_gate
.inputs _a _b
.outputs _y0
.names _a _b _y0
01 1
10 1
.end
