//
// Copyright (c) 2013 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARHDMI_H_INC_
#define ___ARHDMI_H_INC_

// Packet DISPLAY2HDMI
#define DISPLAY2HDMI_SIZE 39

#define DISPLAY2HDMI_R_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define DISPLAY2HDMI_R_DATA_FIELD                       _MK_FIELD_CONST(0x3ff, DISPLAY2HDMI_R_DATA_SHIFT)
#define DISPLAY2HDMI_R_DATA_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(0)
#define DISPLAY2HDMI_R_DATA_ROW                 0

#define DISPLAY2HDMI_G_DATA_SHIFT                       _MK_SHIFT_CONST(10)
#define DISPLAY2HDMI_G_DATA_FIELD                       _MK_FIELD_CONST(0x3ff, DISPLAY2HDMI_G_DATA_SHIFT)
#define DISPLAY2HDMI_G_DATA_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(10)
#define DISPLAY2HDMI_G_DATA_ROW                 0

#define DISPLAY2HDMI_B_DATA_SHIFT                       _MK_SHIFT_CONST(20)
#define DISPLAY2HDMI_B_DATA_FIELD                       _MK_FIELD_CONST(0x3ff, DISPLAY2HDMI_B_DATA_SHIFT)
#define DISPLAY2HDMI_B_DATA_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(20)
#define DISPLAY2HDMI_B_DATA_ROW                 0

#define DISPLAY2HDMI_HBLANK_SHIFT                       _MK_SHIFT_CONST(30)
#define DISPLAY2HDMI_HBLANK_FIELD                       _MK_FIELD_CONST(0x1, DISPLAY2HDMI_HBLANK_SHIFT)
#define DISPLAY2HDMI_HBLANK_RANGE                       _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define DISPLAY2HDMI_HBLANK_ROW                 0

#define DISPLAY2HDMI_VBLANK_SHIFT                       _MK_SHIFT_CONST(31)
#define DISPLAY2HDMI_VBLANK_FIELD                       _MK_FIELD_CONST(0x1, DISPLAY2HDMI_VBLANK_SHIFT)
#define DISPLAY2HDMI_VBLANK_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define DISPLAY2HDMI_VBLANK_ROW                 0

#define DISPLAY2HDMI_HSYNC_SHIFT                        _MK_SHIFT_CONST(32)
#define DISPLAY2HDMI_HSYNC_FIELD                        _MK_FIELD_CONST(0x1, DISPLAY2HDMI_HSYNC_SHIFT)
#define DISPLAY2HDMI_HSYNC_RANGE                        _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define DISPLAY2HDMI_HSYNC_ROW                  0

#define DISPLAY2HDMI_VSYNC_SHIFT                        _MK_SHIFT_CONST(33)
#define DISPLAY2HDMI_VSYNC_FIELD                        _MK_FIELD_CONST(0x1, DISPLAY2HDMI_VSYNC_SHIFT)
#define DISPLAY2HDMI_VSYNC_RANGE                        _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define DISPLAY2HDMI_VSYNC_ROW                  0

#define DISPLAY2HDMI_LOADV_SHIFT                        _MK_SHIFT_CONST(34)
#define DISPLAY2HDMI_LOADV_FIELD                        _MK_FIELD_CONST(0x1, DISPLAY2HDMI_LOADV_SHIFT)
#define DISPLAY2HDMI_LOADV_RANGE                        _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define DISPLAY2HDMI_LOADV_ROW                  0

#define DISPLAY2HDMI_CRC_SHIFT                  _MK_SHIFT_CONST(35)
#define DISPLAY2HDMI_CRC_FIELD                  _MK_FIELD_CONST(0x1, DISPLAY2HDMI_CRC_SHIFT)
#define DISPLAY2HDMI_CRC_RANGE                  _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(35)
#define DISPLAY2HDMI_CRC_ROW                    0

#define DISPLAY2HDMI_CSPC_SHIFT                 _MK_SHIFT_CONST(36)
#define DISPLAY2HDMI_CSPC_FIELD                 _MK_FIELD_CONST(0x1, DISPLAY2HDMI_CSPC_SHIFT)
#define DISPLAY2HDMI_CSPC_RANGE                 _MK_SHIFT_CONST(36):_MK_SHIFT_CONST(36)
#define DISPLAY2HDMI_CSPC_ROW                   0

#define DISPLAY2HDMI_CTL_SHIFT                  _MK_SHIFT_CONST(37)
#define DISPLAY2HDMI_CTL_FIELD                  _MK_FIELD_CONST(0x1, DISPLAY2HDMI_CTL_SHIFT)
#define DISPLAY2HDMI_CTL_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(37)
#define DISPLAY2HDMI_CTL_ROW                    0

#define DISPLAY2HDMI_VIDEO_PREAMBLE_SHIFT                       _MK_SHIFT_CONST(38)
#define DISPLAY2HDMI_VIDEO_PREAMBLE_FIELD                       _MK_FIELD_CONST(0x1, DISPLAY2HDMI_VIDEO_PREAMBLE_SHIFT)
#define DISPLAY2HDMI_VIDEO_PREAMBLE_RANGE                       _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define DISPLAY2HDMI_VIDEO_PREAMBLE_ROW                 0


// Packet HDMI_BFM_HDMI_DECODER_CONFIG
#define HDMI_BFM_HDMI_DECODER_CONFIG_SIZE 7

#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_SHIFT                      _MK_SHIFT_CONST(9)
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_FIELD                      _MK_FIELD_CONST(0x1, HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_ROW                        0
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_DISABLE                    _MK_ENUM_CONST(0)
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_ENABLE                     _MK_ENUM_CONST(1)

#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_SHIFT                    _MK_SHIFT_CONST(10)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_FIELD                    _MK_FIELD_CONST(0x1, HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_ROW                      0
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_DISABLE                  _MK_ENUM_CONST(0)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_ENABLE                   _MK_ENUM_CONST(1)

#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_SHIFT                 _MK_SHIFT_CONST(11)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_FIELD                 _MK_FIELD_CONST(0x1, HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_ROW                   0

#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_SHIFT                 _MK_SHIFT_CONST(12)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_FIELD                 _MK_FIELD_CONST(0x1, HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_RANGE                 _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_ROW                   0

#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_SHIFT                       _MK_SHIFT_CONST(13)
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_FIELD                       _MK_FIELD_CONST(0x1, HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_ROW                 0
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define HDMI_BFM_HDMI_DECODER_CONFIG_DUMP_EN_SHIFT                      _MK_SHIFT_CONST(15)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUMP_EN_FIELD                      _MK_FIELD_CONST(0x1, HDMI_BFM_HDMI_DECODER_CONFIG_DUMP_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUMP_EN_RANGE                      _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(15)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUMP_EN_ROW                        0
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUMP_EN_DISABLE                    _MK_ENUM_CONST(0)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUMP_EN_ENABLE                     _MK_ENUM_CONST(1)


// Packet HDMI_BFM_HDCP_DECODER_CONFIG
#define HDMI_BFM_HDCP_DECODER_CONFIG_SIZE 32

#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_FIELD                      _MK_FIELD_CONST(0x1, HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_ROW                        0
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_DISABLE                    _MK_ENUM_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_ENABLE                     _MK_ENUM_CONST(1)

#define HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_SHIFT                     _MK_SHIFT_CONST(1)
#define HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_FIELD                     _MK_FIELD_CONST(0x3, HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_ROW                       0

#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_SHIFT                     _MK_SHIFT_CONST(3)
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_FIELD                     _MK_FIELD_CONST(0x1, HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_ROW                       0
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_DISABLE                   _MK_ENUM_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_ENABLE                    _MK_ENUM_CONST(1)

#define HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_FIELD                     _MK_FIELD_CONST(0x1, HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_ROW                       0

#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_SHIFT                    _MK_SHIFT_CONST(9)
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_FIELD                    _MK_FIELD_CONST(0x1, HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_ROW                      0
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_DISABLE                  _MK_ENUM_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_ENABLE                   _MK_ENUM_CONST(1)

#define HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_SHIFT                  _MK_SHIFT_CONST(10)
#define HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_FIELD                  _MK_FIELD_CONST(0x1, HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_RANGE                  _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_ROW                    0

#define HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_SHIFT                      _MK_SHIFT_CONST(29)
#define HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_FIELD                      _MK_FIELD_CONST(0x1, HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_RANGE                      _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_ROW                        0

#define HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_SHIFT                  _MK_SHIFT_CONST(31)
#define HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_ROW                    0


// Packet HDMI_SPDIF_TRANSMITTER_BFM_CONTROL
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SIZE 32

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_LENGTH_MISMATCH_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_LENGTH_MISMATCH_FIELD                 _MK_FIELD_CONST(0x3, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_LENGTH_MISMATCH_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_LENGTH_MISMATCH_RANGE                 _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(0)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_LENGTH_MISMATCH_ROW                   0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_FRAME_SIZE_MISMATCH_SHIFT                    _MK_SHIFT_CONST(2)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_FRAME_SIZE_MISMATCH_FIELD                    _MK_FIELD_CONST(0x3, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_FRAME_SIZE_MISMATCH_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_FRAME_SIZE_MISMATCH_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(2)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_FRAME_SIZE_MISMATCH_ROW                      0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_BMW_MISMATCH_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_BMW_MISMATCH_FIELD                   _MK_FIELD_CONST(0x3, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_BMW_MISMATCH_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_BMW_MISMATCH_RANGE                   _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(4)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_BMW_MISMATCH_ROW                     0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ADD_GLITCH_SHIFT                     _MK_SHIFT_CONST(6)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ADD_GLITCH_FIELD                     _MK_FIELD_CONST(0x1, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ADD_GLITCH_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ADD_GLITCH_RANGE                     _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ADD_GLITCH_ROW                       0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_DATA_TYPE_SHIFT                       _MK_SHIFT_CONST(7)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_DATA_TYPE_FIELD                       _MK_FIELD_CONST(0x7, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_DATA_TYPE_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_DATA_TYPE_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(7)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLE_DATA_TYPE_ROW                 0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLING_FREQ_SHIFT                  _MK_SHIFT_CONST(10)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLING_FREQ_FIELD                  _MK_FIELD_CONST(0xf, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLING_FREQ_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLING_FREQ_RANGE                  _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(10)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_SAMPLING_FREQ_ROW                    0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_JITTER_SHIFT                 _MK_SHIFT_CONST(14)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_JITTER_FIELD                 _MK_FIELD_CONST(0x3, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_JITTER_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_JITTER_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(14)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_JITTER_ROW                   0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOOP_CNT_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOOP_CNT_FIELD                       _MK_FIELD_CONST(0xfff, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOOP_CNT_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOOP_CNT_RANGE                       _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(16)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOOP_CNT_ROW                 0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_POLARITY_SHIFT                       _MK_SHIFT_CONST(28)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_POLARITY_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_POLARITY_RANGE                       _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_POLARITY_ROW                 0
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_POLARITY_NORMAL                      _MK_ENUM_CONST(0)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_POLARITY_INVERT                      _MK_ENUM_CONST(1)

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_VARIABLE_FREQ_SHIFT                  _MK_SHIFT_CONST(29)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_VARIABLE_FREQ_FIELD                  _MK_FIELD_CONST(0x1, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_VARIABLE_FREQ_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_VARIABLE_FREQ_RANGE                  _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_VARIABLE_FREQ_ROW                    0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ERROR_FREE_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ERROR_FREE_FIELD                     _MK_FIELD_CONST(0x1, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ERROR_FREE_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ERROR_FREE_RANGE                     _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_ERROR_FREE_ROW                       0

#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOAD_SHIFT                   _MK_SHIFT_CONST(31)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOAD_FIELD                   _MK_FIELD_CONST(0x1, HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOAD_SHIFT)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOAD_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define HDMI_SPDIF_TRANSMITTER_BFM_CONTROL_LOAD_ROW                     0


// Register HDMI_CTXSW_0
#define HDMI_CTXSW_0                    _MK_ADDR_CONST(0x0)
#define HDMI_CTXSW_0_SECURE                     0x0
#define HDMI_CTXSW_0_WORD_COUNT                         0x1
#define HDMI_CTXSW_0_RESET_VAL                  _MK_MASK_CONST(0xf000f800)
#define HDMI_CTXSW_0_RESET_MASK                         _MK_MASK_CONST(0xf3fffbff)
#define HDMI_CTXSW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_READ_MASK                  _MK_MASK_CONST(0xf3fffbff)
#define HDMI_CTXSW_0_WRITE_MASK                         _MK_MASK_CONST(0xfbff)
#define HDMI_CTXSW_0_CURR_CLASS_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_CTXSW_0_CURR_CLASS_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_CTXSW_0_CURR_CLASS_SHIFT)
#define HDMI_CTXSW_0_CURR_CLASS_RANGE                   9:0
#define HDMI_CTXSW_0_CURR_CLASS_WOFFSET                 0x0
#define HDMI_CTXSW_0_CURR_CLASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_CURR_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_CTXSW_0_CURR_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_CURR_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_CTXSW_0_AUTO_ACK_SHIFT                     _MK_SHIFT_CONST(11)
#define HDMI_CTXSW_0_AUTO_ACK_FIELD                     _MK_FIELD_CONST(0x1, HDMI_CTXSW_0_AUTO_ACK_SHIFT)
#define HDMI_CTXSW_0_AUTO_ACK_RANGE                     11:11
#define HDMI_CTXSW_0_AUTO_ACK_WOFFSET                   0x0
#define HDMI_CTXSW_0_AUTO_ACK_DEFAULT                   _MK_MASK_CONST(0x1)
#define HDMI_CTXSW_0_AUTO_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_CTXSW_0_AUTO_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_AUTO_ACK_MANUAL                    _MK_ENUM_CONST(0)
#define HDMI_CTXSW_0_AUTO_ACK_AUTOACK                   _MK_ENUM_CONST(1)

#define HDMI_CTXSW_0_CURR_CHANNEL_SHIFT                 _MK_SHIFT_CONST(12)
#define HDMI_CTXSW_0_CURR_CHANNEL_FIELD                 _MK_FIELD_CONST(0xf, HDMI_CTXSW_0_CURR_CHANNEL_SHIFT)
#define HDMI_CTXSW_0_CURR_CHANNEL_RANGE                 15:12
#define HDMI_CTXSW_0_CURR_CHANNEL_WOFFSET                       0x0
#define HDMI_CTXSW_0_CURR_CHANNEL_DEFAULT                       _MK_MASK_CONST(0xf)
#define HDMI_CTXSW_0_CURR_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_CTXSW_0_CURR_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_CURR_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_CTXSW_0_NEXT_CLASS_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_CTXSW_0_NEXT_CLASS_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_CTXSW_0_NEXT_CLASS_SHIFT)
#define HDMI_CTXSW_0_NEXT_CLASS_RANGE                   25:16
#define HDMI_CTXSW_0_NEXT_CLASS_WOFFSET                 0x0
#define HDMI_CTXSW_0_NEXT_CLASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_CTXSW_0_NEXT_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_CTXSW_0_NEXT_CHANNEL_SHIFT                 _MK_SHIFT_CONST(28)
#define HDMI_CTXSW_0_NEXT_CHANNEL_FIELD                 _MK_FIELD_CONST(0xf, HDMI_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define HDMI_CTXSW_0_NEXT_CHANNEL_RANGE                 31:28
#define HDMI_CTXSW_0_NEXT_CHANNEL_WOFFSET                       0x0
#define HDMI_CTXSW_0_NEXT_CHANNEL_DEFAULT                       _MK_MASK_CONST(0xf)
#define HDMI_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_STATE0_0
#define HDMI_NV_PDISP_SOR_STATE0_0                      _MK_ADDR_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_STATE0_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_STATE0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_RANGE                 0:0
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_STATE1_0
#define HDMI_NV_PDISP_SOR_STATE1_0                      _MK_ADDR_CONST(0x2)
#define HDMI_NV_PDISP_SOR_STATE1_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_STATE1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_RESET_MASK                   _MK_MASK_CONST(0x1f)
#define HDMI_NV_PDISP_SOR_STATE1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define HDMI_NV_PDISP_SOR_STATE1_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_FIELD                        _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_RANGE                        1:0
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SLEEP                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SNOOZE                       _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_AWAKE                        _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SHIFT                     _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_RANGE                     2:2
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_INIT_ENUM                 SAFE
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SAFE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_NORMAL                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_SHIFT                       _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_RANGE                       3:3
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_RANGE                   4:4
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_STATE2_0
#define HDMI_NV_PDISP_SOR_STATE2_0                      _MK_ADDR_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE2_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_STATE2_0_RESET_VAL                    _MK_MASK_CONST(0x151)
#define HDMI_NV_PDISP_SOR_STATE2_0_RESET_MASK                   _MK_MASK_CONST(0x7fff)
#define HDMI_NV_PDISP_SOR_STATE2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x30)
#define HDMI_NV_PDISP_SOR_STATE2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x30)
#define HDMI_NV_PDISP_SOR_STATE2_0_READ_MASK                    _MK_MASK_CONST(0x7fff)
#define HDMI_NV_PDISP_SOR_STATE2_0_WRITE_MASK                   _MK_MASK_CONST(0x7fff)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_FIELD                      _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_RANGE                      3:0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_INIT_ENUM                  HEAD0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_NONE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_HEAD0                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_FIELD                   _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_RANGE                   5:4
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SW_DEFAULT                      _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_INIT_ENUM                       SUBHEAD0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_NONE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SUBHEAD0                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SUBHEAD1                        _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_BOTH                    _MK_ENUM_CONST(3)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_SHIFT                    _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_FIELD                    _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_RANGE                    7:6
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_INIT_ENUM                        COMPLETE_RASTER
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_ACTIVE_RASTER                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_COMPLETE_RASTER                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_NON_ACTIVE_RASTER                        _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_FIELD                   _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_RANGE                   11:8
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_INIT_ENUM                       SINGLE_TMDS_A
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SINGLE_TMDS_A                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_CUSTOM                  _MK_ENUM_CONST(15)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_SHIFT                   _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_RANGE                   12:12
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_POSITIVE_TRUE                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_NEGATIVE_TRUE                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_SHIFT                   _MK_SHIFT_CONST(13)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_RANGE                   13:13
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_POSITIVE_TRUE                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_NEGATIVE_TRUE                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_SHIFT                      _MK_SHIFT_CONST(14)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_RANGE                      14:14
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_POSITIVE_TRUE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_NEGATIVE_TRUE                      _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_RG_HDCP_AN_MSB_0
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0                  _MK_ADDR_CONST(0x4)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_FIELD                      _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_RANGE                      31:0
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_ZERO                       _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_AN_LSB_0
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0                  _MK_ADDR_CONST(0x5)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_FIELD                      _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_RANGE                      31:0
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_ZERO                       _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_CN_MSB_0
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0                  _MK_ADDR_CONST(0x6)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_FIELD                      _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_RANGE                      31:0
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_ZERO                       _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_CN_LSB_0
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0                  _MK_ADDR_CONST(0x7)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_FIELD                      _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_RANGE                      31:0
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_ZERO                       _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0                        _MK_ADDR_CONST(0x8)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_RANGE                    7:0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0                        _MK_ADDR_CONST(0x9)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_RANGE                    31:0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0                        _MK_ADDR_CONST(0xa)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_RESET_MASK                     _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_READ_MASK                      _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_WRITE_MASK                     _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_RANGE                    7:0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_RANGE                 31:31
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_VALUE                 _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0                        _MK_ADDR_CONST(0xb)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_RANGE                    31:0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0                        _MK_ADDR_CONST(0xc)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_RANGE                    7:0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0                        _MK_ADDR_CONST(0xd)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_RANGE                    31:0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0                        _MK_ADDR_CONST(0xe)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_RANGE                    7:0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0                        _MK_ADDR_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_RANGE                    31:0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_CTRL_0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0                    _MK_ADDR_CONST(0x10)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SECURE                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0xc00)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x3f0f)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x3f0f)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_RANGE                  0:0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_YES                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_SHIFT                        _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_RANGE                        1:1
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_WOFFSET                      0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_DISABLED                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_ENABLED                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_RANGE                 2:2
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_DISABLED                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_ENABLED                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_SHIFT                       _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_RANGE                       3:3
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_DISABLED                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_ENABLED                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_RANGE                   8:8
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_INVALID                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_VALID                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_SHIFT                   _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_RANGE                   9:9
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_INVALID                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_VALID                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_SHIFT                       _MK_SHIFT_CONST(10)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_RANGE                       10:10
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_DEFAULT                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_INVALID                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_VALID                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_SHIFT                       _MK_SHIFT_CONST(11)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_RANGE                       11:11
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_DEFAULT                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_INVALID                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_VALID                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_SHIFT                      _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_RANGE                      12:12
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_DISABLED                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_ENABLED                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_SHIFT                     _MK_SHIFT_CONST(13)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_RANGE                     13:13
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_WOFFSET                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_NOERROR                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_ERROR                     _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_RG_HDCP_CMODE_0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0                   _MK_ADDR_CONST(0x11)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_SECURE                    0x0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_RESET_VAL                         _MK_MASK_CONST(0x11)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_FIELD                        _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_RANGE                        3:0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_WOFFSET                      0x0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_READ_S                       _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_READ_M                       _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_SHIFT                       _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_FIELD                       _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_RANGE                       7:4
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DEFAULT                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_INIT_ENUM                   TMDS0_LINK0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS0_LINK1                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS0_LINK0                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS1_LINK1                 _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS1_LINK0                 _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DVOA                        _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DVOB                        _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DAC1                        _MK_ENUM_CONST(6)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DAC2                        _MK_ENUM_CONST(7)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DAC3                        _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS2_LINK1                 _MK_ENUM_CONST(9)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS2_LINK0                 _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DP2_LINK1                   _MK_ENUM_CONST(11)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DP2_LINK0                   _MK_ENUM_CONST(12)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DP1_LINK1                   _MK_ENUM_CONST(13)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DP1_LINK0                   _MK_ENUM_CONST(14)


// Register HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0                      _MK_ADDR_CONST(0x12)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_SECURE                       0x0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_RANGE                  31:0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_ZERO                   _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0                      _MK_ADDR_CONST(0x13)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_SECURE                       0x0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_FIELD                  _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_RANGE                  31:0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_ZERO                   _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0                      _MK_ADDR_CONST(0x14)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_SECURE                       0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_RESET_MASK                   _MK_MASK_CONST(0xf0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_SHIFT                   _MK_SHIFT_CONST(7)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_RANGE                   7:7
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_NOT_IMPL                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_IMPLMNTD                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_SHIFT                      _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_RANGE                      6:6
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_NOT_IMPL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_IMPLMNTD                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SHIFT                   _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_RANGE                   5:5
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SCOPE_TWO_HEADS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SCOPE_1_HEAD                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_SHIFT                  _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_RANGE                  4:4
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_INACTV                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_ACTV                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_FIELD                   _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_RANGE                   3:0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0                     _MK_ADDR_CONST(0x15)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_SECURE                      0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_SHIFT                      _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_FIELD                      _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_RANGE                      31:28
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_SHIFT                    _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_RANGE                    27:27
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_N                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_Y                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_SHIFT                 _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_RANGE                 26:26
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_INACTV                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_ACTV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_SHIFT                   _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_RANGE                   25:25
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_INACTV                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_ACTV                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_RANGE                     24:24
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_WOFFSET                   0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_N                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_Y                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_FIELD                 _MK_FIELD_CONST(0xffffff, HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_RANGE                 23:0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_ZERO                  _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0                     _MK_ADDR_CONST(0x16)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_SECURE                      0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_FIELD                 _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_RANGE                 31:0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_ZERO                  _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_RI_0
#define HDMI_NV_PDISP_RG_HDCP_RI_0                      _MK_ADDR_CONST(0x17)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_SECURE                       0x0
#define HDMI_NV_PDISP_RG_HDCP_RI_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_RG_HDCP_RI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_FIELD                  _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_RANGE                  15:0
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_ZERO                   _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_RG_HDCP_CS_MSB_0
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0                  _MK_ADDR_CONST(0x18)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_RANGE                   7:0
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_RG_HDCP_CS_LSB_0
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0                  _MK_ADDR_CONST(0x19)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_FIELD                   _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_RANGE                   31:0
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0                 _MK_ADDR_CONST(0x1a)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_READ_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_FIELD                      _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_RANGE                      31:0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0                   _MK_ADDR_CONST(0x1b)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_SECURE                    0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_FIELD                       _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_RANGE                       31:0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0                 _MK_ADDR_CONST(0x1c)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_RESET_MASK                      _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_READ_MASK                       _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_MASK                      _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_RANGE                      7:0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_22                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_24                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_32                     _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_44                     _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_48                     _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_88                     _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_96                     _MK_ENUM_CONST(6)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_176                    _MK_ENUM_CONST(7)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_192                    _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_22                  _MK_ENUM_CONST(9)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_24                  _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_32                  _MK_ENUM_CONST(11)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_44                  _MK_ENUM_CONST(12)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_48                  _MK_ENUM_CONST(13)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_88                  _MK_ENUM_CONST(14)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_96                  _MK_ENUM_CONST(15)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_176                 _MK_ENUM_CONST(16)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_192                 _MK_ENUM_CONST(17)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_22                  _MK_ENUM_CONST(18)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_24                  _MK_ENUM_CONST(19)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_32                  _MK_ENUM_CONST(20)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_44                  _MK_ENUM_CONST(21)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_48                  _MK_ENUM_CONST(22)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_88                  _MK_ENUM_CONST(23)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_96                  _MK_ENUM_CONST(24)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_176                 _MK_ENUM_CONST(25)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_192                 _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_22                  _MK_ENUM_CONST(27)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_24                  _MK_ENUM_CONST(28)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_32                  _MK_ENUM_CONST(29)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_44                  _MK_ENUM_CONST(30)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_48                  _MK_ENUM_CONST(31)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_88                  _MK_ENUM_CONST(32)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_96                  _MK_ENUM_CONST(33)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_176                 _MK_ENUM_CONST(34)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_192                 _MK_ENUM_CONST(35)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_22                   _MK_ENUM_CONST(36)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_24                   _MK_ENUM_CONST(37)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_32                   _MK_ENUM_CONST(38)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_44                   _MK_ENUM_CONST(39)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_48                   _MK_ENUM_CONST(40)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_88                   _MK_ENUM_CONST(41)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_96                   _MK_ENUM_CONST(42)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_176                  _MK_ENUM_CONST(43)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_192                  _MK_ENUM_CONST(44)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_22                      _MK_ENUM_CONST(45)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_24                      _MK_ENUM_CONST(46)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_32                      _MK_ENUM_CONST(47)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_44                      _MK_ENUM_CONST(48)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_48                      _MK_ENUM_CONST(49)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_88                      _MK_ENUM_CONST(50)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_96                      _MK_ENUM_CONST(51)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_176                     _MK_ENUM_CONST(52)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_192                     _MK_ENUM_CONST(53)

#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_SHIFT                     _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_RANGE                     31:31
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0                 _MK_ADDR_CONST(0x1d)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_FIELD                      _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_RANGE                      31:0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0                       _MK_ADDR_CONST(0x1e)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x200)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x311)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x311)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x311)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_RANGE                  0:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_EN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_RANGE                   4:4
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_DIS                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_EN                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_RANGE                  8:8
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_EN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_SHIFT                       _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_RANGE                       9:9
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_DEFAULT                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_INIT_ENUM                   ENABLE
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_DISABLE                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_CHKSUM_HW_ENABLE                      _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0                     _MK_ADDR_CONST(0x1f)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SECURE                      0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_RANGE                  0:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_DONE                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_WAITING                        _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0                     _MK_ADDR_CONST(0x20)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_SECURE                      0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0                       _MK_ADDR_CONST(0x21)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0                      _MK_ADDR_CONST(0x22)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0                 _MK_ADDR_CONST(0x23)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x200)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x311)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x311)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x311)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_RANGE                    0:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_INIT_ENUM                        NO
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_NO                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_YES                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_DIS                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_EN                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_RANGE                     4:4
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_INIT_ENUM                 DIS
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_DIS                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_EN                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_RANGE                    8:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_INIT_ENUM                        DIS
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_DIS                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_EN                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_SHIFT                 _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_RANGE                 9:9
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_INIT_ENUM                     ENABLE
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_CHKSUM_HW_ENABLE                        _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0                       _MK_ADDR_CONST(0x24)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_RANGE                    0:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_DONE                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_WAITING                  _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0                       _MK_ADDR_CONST(0x25)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_RESET_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0                 _MK_ADDR_CONST(0x26)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_RANGE                       7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_RANGE                       15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_RANGE                       23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_RANGE                       31:24
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0                        _MK_ADDR_CONST(0x27)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_RANGE                      7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_RANGE                      15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_RANGE                      23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0                 _MK_ADDR_CONST(0x28)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_RANGE                       7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_RANGE                       15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_RANGE                       23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_RANGE                      31:24
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0                        _MK_ADDR_CONST(0x29)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0                       _MK_ADDR_CONST(0x2a)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x10000)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x11111)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x11111)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x11111)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_RANGE                  0:0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_INIT_ENUM                      NO
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_EN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_RANGE                   4:4
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_INIT_ENUM                       DIS
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_DIS                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_EN                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_RANGE                  8:8
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_INIT_ENUM                      DIS
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_EN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_RANGE                  12:12
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_INIT_ENUM                      DIS
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_EN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_RANGE                   16:16
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_INIT_ENUM                       EN
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_DIS                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_EN                      _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0                     _MK_ADDR_CONST(0x2b)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SECURE                      0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_RANGE                  0:0
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_DONE                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_WAITING                        _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0                     _MK_ADDR_CONST(0x2c)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_SECURE                      0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0                       _MK_ADDR_CONST(0x2d)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0                      _MK_ADDR_CONST(0x2e)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0                       _MK_ADDR_CONST(0x2f)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_SHIFT                    _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_RANGE                    31:24
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0                      _MK_ADDR_CONST(0x30)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0                       _MK_ADDR_CONST(0x31)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_SHIFT                    _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_RANGE                    31:24
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0                      _MK_ADDR_CONST(0x32)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0                       _MK_ADDR_CONST(0x33)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_SHIFT                    _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_RANGE                    31:24
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0                      _MK_ADDR_CONST(0x34)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_ACR_CTRL_0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0                   _MK_ADDR_CONST(0x35)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_SECURE                    0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x2010000)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf010101)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_READ_MASK                         _MK_MASK_CONST(0xf010101)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf010101)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_RANGE                       0:0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_INIT_ENUM                   NO
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_NO                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_YES                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_DIS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_EN                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_RANGE                      8:8
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_INIT_ENUM                  NO
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_NO                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_YES                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_DIS                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_EN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_SHIFT                        _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_RANGE                        16:16
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_WOFFSET                      0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_INIT_ENUM                    YES
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_NO                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_YES                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_DIS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_EN                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FIELD                       _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_RANGE                       27:24
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_DEFAULT                     _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_INIT_ENUM                   FREQ_48KHZ
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_32KHZ                  _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_44_1KHZ                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_48KHZ                  _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_88_2KHZ                        _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_96KHZ                  _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_176_4KHZ                       _MK_ENUM_CONST(12)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_192KHZ                 _MK_ENUM_CONST(14)


// Register HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x36)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x37)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x38)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_USE_HW_CTS_VAL                    _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x39)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x3a)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x3b)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x3c)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x3d)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x3e)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x3f)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x40)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x41)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x42)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x43)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_FIELD                    _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_CTRL_0
#define HDMI_NV_PDISP_HDMI_CTRL_0                       _MK_ADDR_CONST(0x44)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x20038)
#define HDMI_NV_PDISP_HDMI_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x5f1f157f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x5f1f157f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x5f1f157f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_FIELD                   _MK_FIELD_CONST(0x7f, HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_RANGE                   6:0
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_DEFAULT                 _MK_MASK_CONST(0x38)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_RANGE                    8:8
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_INIT_ENUM                        LAYOUT_2CH
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_LAYOUT_2CH                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_LAYOUT_8CH                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_SHIFT                     _MK_SHIFT_CONST(10)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_RANGE                     10:10
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_INIT_ENUM                 HW_BASED
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_HW_BASED                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SELECT_SW_BASED                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_RANGE                     12:12
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_INIT_ENUM                 CLR
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_CLR                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SET                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_FIELD                   _MK_FIELD_CONST(0x1f, HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_RANGE                   20:16
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_DEFAULT                 _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_RANGE                       24:24
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_INIT_ENUM                   SW
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_SW                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CT_SELECT_HW                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_SHIFT                       _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_RANGE                       25:25
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_INIT_ENUM                   SW
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_SW                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CC_SELECT_HW                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_SHIFT                       _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_RANGE                       26:26
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_INIT_ENUM                   SW
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_SW                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SF_SELECT_HW                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_SHIFT                       _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_RANGE                       27:27
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_INIT_ENUM                   SW
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_SW                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SS_SELECT_HW                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_SHIFT                       _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_RANGE                       28:28
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_INIT_ENUM                   SW
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_SW                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_CA_SELECT_HW                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_RANGE                  30:30
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_INIT_ENUM                      NO
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_EN                     _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0                      _MK_ADDR_CONST(0x45)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_RESET_VAL                    _MK_MASK_CONST(0x819a028a)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_RESET_MASK                   _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_READ_MASK                    _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_WRITE_MASK                   _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_FIELD                    _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_RANGE                    9:0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_DEFAULT                  _MK_MASK_CONST(0x28a)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_SHIFT                  _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_FIELD                  _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_RANGE                  25:16
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_DEFAULT                        _MK_MASK_CONST(0x19a)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_INIT_ENUM                     YES
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_EN                    _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0                       _MK_ADDR_CONST(0x46)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_RESET_VAL                     _MK_MASK_CONST(0x82000210)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_RESET_MASK                    _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_READ_MASK                     _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_WRITE_MASK                    _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_FIELD                     _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_RANGE                     9:0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_DEFAULT                   _MK_MASK_CONST(0x210)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_RANGE                   25:16
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_DEFAULT                 _MK_MASK_CONST(0x200)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_RANGE                  31:31
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_INIT_ENUM                      YES
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_EN                     _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_GCP_CTRL_0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0                   _MK_ADDR_CONST(0x47)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SECURE                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_RANGE                      0:0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_INIT_ENUM                  NO
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_NO                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_YES                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_DIS                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_EN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_SHIFT                       _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_RANGE                       4:4
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_INIT_ENUM                   DIS
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_DIS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_EN                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_RANGE                      8:8
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_INIT_ENUM                  DIS
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_DIS                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_EN                 _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_GCP_STATUS_0
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0                 _MK_ADDR_CONST(0x48)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_RANGE                      0:0
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_DONE                       _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_WAITING                    _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0                        _MK_ADDR_CONST(0x49)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_RANGE                      7:0
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SET_AVMUTE                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_CLR_AVMUTE                 _MK_ENUM_CONST(16)

#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB1_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB1_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB1_RANGE                      15:8
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB1_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB1_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB2_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB2_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB2_RANGE                      23:16
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB2_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB2_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0                    _MK_ADDR_CONST(0x4a)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SECURE                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_RESET_VAL                  _MK_MASK_CONST(0xf2ffffff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_FIELD                        _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_RANGE                        7:0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_WOFFSET                      0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_DEFAULT                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_SHIFT                 _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_FIELD                 _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_RANGE                 15:8
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_DEFAULT                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_FIELD                       _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_RANGE                       19:16
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_DEFAULT                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_SHIFT                      _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_FIELD                      _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_RANGE                      23:20
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_DEFAULT                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_FIELD                        _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_RANGE                        27:24
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_WOFFSET                      0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_DEFAULT                      _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_UNDEFINED                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_FIELD                     _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_RANGE                     31:28
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_DEFAULT                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_LVL1                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_LVL2                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_LVL3                      _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_OTHER                     _MK_ENUM_CONST(3)


// Register HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0                    _MK_ADDR_CONST(0x4b)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_SECURE                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_RESET_VAL                  _MK_MASK_CONST(0xf1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_RESET_MASK                         _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_READ_MASK                  _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_WRITE_MASK                         _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_RANGE                   0:0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_SHIFT                       _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_FIELD                       _MK_FIELD_CONST(0x7, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_RANGE                       3:1
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_UNDEF                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_16BITS                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_18BITS                        _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_19BITS                        _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_20BITS                        _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_17BITS                        _MK_ENUM_CONST(6)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_UNDEF                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_20BITS                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_22BITS                        _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_23BITS                        _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_24BITS                        _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_21BITS                        _MK_ENUM_CONST(6)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_FIELD                     _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_RANGE                     7:4
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_DEFAULT                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_UNDEFINED                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_SHIFT                       _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_RANGE                       31:31
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_INIT_ENUM                   NO
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_NO                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_YES                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_DIS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_EN                  _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_EMU0_0
#define HDMI_NV_PDISP_HDMI_EMU0_0                       _MK_ADDR_CONST(0x4c)
#define HDMI_NV_PDISP_HDMI_EMU0_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_EMU0_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_EMU0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_HDMI_EMU0_0_regx_SHIFT)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_RANGE                    31:0
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_EMU1_0
#define HDMI_NV_PDISP_HDMI_EMU1_0                       _MK_ADDR_CONST(0x4d)
#define HDMI_NV_PDISP_HDMI_EMU1_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_EMU1_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_EMU1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_HDMI_EMU1_0_regx_SHIFT)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_RANGE                    31:0
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_EMU1_RDATA_0
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0                 _MK_ADDR_CONST(0x4e)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_FIELD                     _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_SHIFT)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_RANGE                     31:0
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_SPARE_0
#define HDMI_NV_PDISP_HDMI_SPARE_0                      _MK_ADDR_CONST(0x4f)
#define HDMI_NV_PDISP_HDMI_SPARE_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_SPARE_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_SPARE_0_RESET_VAL                    _MK_MASK_CONST(0x10000)
#define HDMI_NV_PDISP_HDMI_SPARE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPARE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPARE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPARE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPARE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_HDMI_SPARE_0_ECO_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_RANGE                    31:0
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_DEFAULT                  _MK_MASK_CONST(0x10000)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0                  _MK_ADDR_CONST(0x50)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SECURE                   0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_RANGE                        0:0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_WOFFSET                      0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_CONSUMER                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_PRO                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_RANGE                       1:1
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_PCM                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_OTHER                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_SHIFT                  _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_RANGE                  2:2
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_YES                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_NO                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_SHIFT                  _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_FIELD                  _MK_FIELD_CONST(0x7, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_RANGE                  5:3
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_NO_PREEMPHASIS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_PREEMPHASIS                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_SHIFT                       _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_FIELD                       _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_RANGE                       7:6
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_RANGE                       15:8
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_FIELD                     _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_RANGE                     19:16
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_UNDEFINED                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_SHIFT                    _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_FIELD                    _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_RANGE                    23:20
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_UNDEFINED                        _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_FIELD                      _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_RANGE                      27:24
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_UNDEFINED                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_SHIFT                   _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_FIELD                   _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_RANGE                   31:28
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_LVL1                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_LVL2                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_LVL3                    _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_OTHER                   _MK_ENUM_CONST(3)


// Register HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0                  _MK_ADDR_CONST(0x51)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_SECURE                   0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_RANGE                 0:0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_SHIFT                     _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_FIELD                     _MK_FIELD_CONST(0x7, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_RANGE                     3:1
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_UNDEF                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_16BITS                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_18BITS                      _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_19BITS                      _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_20BITS                      _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_17BITS                      _MK_ENUM_CONST(6)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_UNDEF                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_20BITS                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_22BITS                      _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_23BITS                      _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_24BITS                      _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_21BITS                      _MK_ENUM_CONST(6)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_FIELD                   _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_RANGE                   7:4
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_UNDEFINED                       _MK_ENUM_CONST(0)


// Reserved address 82 [0x52]

// Register HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0                        _MK_ADDR_CONST(0x53)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_FIELD                     _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_RANGE                     15:0
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_DEFAULT                   _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_CAP_0
#define HDMI_NV_PDISP_SOR_CAP_0                 _MK_ADDR_CONST(0x54)
#define HDMI_NV_PDISP_SOR_CAP_0_SECURE                  0x0
#define HDMI_NV_PDISP_SOR_CAP_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_SOR_CAP_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_READ_MASK                       _MK_MASK_CONST(0x80110f0f)
#define HDMI_NV_PDISP_SOR_CAP_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_RANGE                    0:0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_SHIFT                    _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_RANGE                    1:1
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_SHIFT                      _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_RANGE                      2:2
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_FALSE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_TRUE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_SHIFT                      _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_RANGE                      3:3
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_FALSE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_TRUE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_RANGE                     8:8
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_FALSE                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_TRUE                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_SHIFT                     _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_RANGE                     9:9
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_FALSE                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_TRUE                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_SHIFT                  _MK_SHIFT_CONST(10)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_RANGE                  10:10
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_FALSE                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_TRUE                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_SHIFT                 _MK_SHIFT_CONST(11)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_RANGE                 11:11
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_FALSE                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_TRUE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_SDI_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_SDI_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_RANGE                       16:16
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_FALSE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_TRUE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DDI_SHIFT                       _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_DDI_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_RANGE                       20:20
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_FALSE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_TRUE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_RANGE                 31:31
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_FALSE                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_TRUE                  _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_PWR_0
#define HDMI_NV_PDISP_SOR_PWR_0                 _MK_ADDR_CONST(0x55)
#define HDMI_NV_PDISP_SOR_PWR_0_SECURE                  0x0
#define HDMI_NV_PDISP_SOR_PWR_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_SOR_PWR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_RESET_MASK                      _MK_MASK_CONST(0x80030003)
#define HDMI_NV_PDISP_SOR_PWR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_READ_MASK                       _MK_MASK_CONST(0x91030003)
#define HDMI_NV_PDISP_SOR_PWR_0_WRITE_MASK                      _MK_MASK_CONST(0x80030003)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_RANGE                      0:0
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_PD                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_PU                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_SHIFT                      _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_RANGE                      1:1
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_NORMAL                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_ALT                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_SHIFT                        _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_RANGE                        16:16
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_PD                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_PU                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_SHIFT                        _MK_SHIFT_CONST(17)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_RANGE                        17:17
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_NORMAL                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_ALT                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_DONE                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_ACTIVE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_MODE_SHIFT                      _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PWR_0_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_RANGE                      28:28
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_NORMAL                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_SAFE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_SHIFT                       _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_RANGE                       31:31
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_DONE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_PENDING                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_TRIGGER                     _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_TEST_0
#define HDMI_NV_PDISP_SOR_TEST_0                        _MK_ADDR_CONST(0x56)
#define HDMI_NV_PDISP_SOR_TEST_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_TEST_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_TEST_0_RESET_VAL                      _MK_MASK_CONST(0x800000)
#define HDMI_NV_PDISP_SOR_TEST_0_RESET_MASK                     _MK_MASK_CONST(0xfff30042)
#define HDMI_NV_PDISP_SOR_TEST_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_READ_MASK                      _MK_MASK_CONST(0xfff30742)
#define HDMI_NV_PDISP_SOR_TEST_0_WRITE_MASK                     _MK_MASK_CONST(0xfff30042)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_SHIFT                      _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_RANGE                      1:1
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_TEST_0_INVD_SHIFT                     _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_TEST_0_INVD_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_RANGE                     6:6
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_DISABLE                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_ENABLE                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_RANGE                  9:8
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SLEEP                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SNOOZE                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_AWAKE                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_SHIFT                 _MK_SHIFT_CONST(10)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_RANGE                 10:10
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_FALSE                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_TRUE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_FIELD                     _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_TEST_0_DSRC_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_RANGE                     17:16
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_DEBUG                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_TGEN                      _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_SHIFT                     _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_FIELD                     _MK_FIELD_CONST(0x7, HDMI_NV_PDISP_SOR_TEST_0_TPAT_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_RANGE                     22:20
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_LO                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_TDAT                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_RAMP                      _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_WALK                      _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_MAXSTEP                   _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_MINSTEP                   _MK_ENUM_CONST(5)

#define HDMI_NV_PDISP_SOR_TEST_0_CRC_SHIFT                      _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_TEST_0_CRC_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_RANGE                      23:23
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_PRE_SERIALIZE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_POST_DESERIALIZE                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SHIFT                  _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_FIELD                  _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_RANGE                  31:24
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_AVSS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_CLOCKIN                        _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_PLL_VOL                        _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SLOWCLKINT                     _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_AVDD                   _MK_ENUM_CONST(16)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_VDDREG                 _MK_ENUM_CONST(32)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_REGREF_VDDREG                  _MK_ENUM_CONST(64)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_REGREF_AVDD                    _MK_ENUM_CONST(128)


// Register HDMI_NV_PDISP_SOR_PLL0_0
#define HDMI_NV_PDISP_SOR_PLL0_0                        _MK_ADDR_CONST(0x57)
#define HDMI_NV_PDISP_SOR_PLL0_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_PLL0_0_RESET_VAL                      _MK_MASK_CONST(0x200333f)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESET_MASK                     _MK_MASK_CONST(0x3f0fff3f)
#define HDMI_NV_PDISP_SOR_PLL0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x1000000)
#define HDMI_NV_PDISP_SOR_PLL0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf000020)
#define HDMI_NV_PDISP_SOR_PLL0_0_READ_MASK                      _MK_MASK_CONST(0x3f0fff3f)
#define HDMI_NV_PDISP_SOR_PLL0_0_WRITE_MASK                     _MK_MASK_CONST(0x3f0fff3f)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL0_0_PWR_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_RANGE                      0:0
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_ON                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_OFF                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_SHIFT                     _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL0_0_PDBG_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_RANGE                     1:1
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_DEFAULT                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_ON                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_OFF                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_SHIFT                    _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_RANGE                    2:2
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_RESCIND                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_ASSERT                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_SHIFT                   _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_RANGE                   3:3
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_ON                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_OFF                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_SHIFT                      _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_RANGE                      4:4
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_INT                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_EXT                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_RESETV                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_SHIFT                 _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_RANGE                 5:5
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_FIELD                   _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_RANGE                   11:8
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_DEFAULT                 _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_RESETV                  _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP__PROD_C_480P                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP__PROD_C_720P                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP__PROD_C_1080P                   _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP__PROD_C_2160P                   _MK_ENUM_CONST(15)

#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_SHIFT                 _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_FIELD                 _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_RANGE                 15:12
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_DEFAULT                       _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_RESETV                        _MK_ENUM_CONST(3)

#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_FIELD                   _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PLL0_0_FILTER_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_RANGE                   19:16
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_RESETV                  _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_SHIFT                   _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_FIELD                   _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_RANGE                   27:24
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_DEFAULT                 _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_RESETV                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_SHIFT                      _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_FIELD                      _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_RANGE                      29:28
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_RESETV                     _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_SOR_PLL1_0
#define HDMI_NV_PDISP_SOR_PLL1_0                        _MK_ADDR_CONST(0x58)
#define HDMI_NV_PDISP_SOR_PLL1_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_PLL1_0_RESET_VAL                      _MK_MASK_CONST(0x301200)
#define HDMI_NV_PDISP_SOR_PLL1_0_RESET_MASK                     _MK_MASK_CONST(0x70f01f00)
#define HDMI_NV_PDISP_SOR_PLL1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_READ_MASK                      _MK_MASK_CONST(0x70f01f00)
#define HDMI_NV_PDISP_SOR_PLL1_0_WRITE_MASK                     _MK_MASK_CONST(0x70f01f00)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_SHIFT                        _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_RANGE                        8:8
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_ENABLE                       _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM__PROD_C_480P                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM__PROD_C_720P                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM__PROD_C_1080P                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM__PROD_C_2160P                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_SHIFT                     _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_FIELD                     _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_RANGE                     12:9
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_DEFAULT                   _MK_MASK_CONST(0x9)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ__PROD_C_480P                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ__PROD_C_720P                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ__PROD_C_1080P                     _MK_ENUM_CONST(15)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ__PROD_C_2160P                     _MK_ENUM_CONST(6)

#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_SHIFT                  _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_FIELD                  _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_RANGE                  23:20
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_DEFAULT                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_CENTER                 _MK_ENUM_CONST(3)

#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_SHIFT                    _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_RANGE                    28:28
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_INIT_ENUM                        DISABLE
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_DISABLE                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_ENABLE                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN__PROD_C_480P                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN__PROD_C_720P                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN__PROD_C_1080P                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN__PROD_C_2160P                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_SHIFT                     _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_RANGE                     29:29
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_INIT_ENUM                 HALF
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_HALF                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_FULL                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SHIFT                       _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_RANGE                       30:30
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_INIT_ENUM                   SINGLE
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SINGLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_DIFFERENTIAL                        _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_PLL2_0
#define HDMI_NV_PDISP_SOR_PLL2_0                        _MK_ADDR_CONST(0x59)
#define HDMI_NV_PDISP_SOR_PLL2_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_PLL2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_RESET_MASK                     _MK_MASK_CONST(0xff0000)
#define HDMI_NV_PDISP_SOR_PLL2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_READ_MASK                      _MK_MASK_CONST(0xff0000)
#define HDMI_NV_PDISP_SOR_PLL2_0_WRITE_MASK                     _MK_MASK_CONST(0xff0000)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL2_0_AUX0_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_RANGE                     16:16
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_SHIFT                     _MK_SHIFT_CONST(17)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL2_0_AUX1_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_RANGE                     17:17
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_SHIFT                     _MK_SHIFT_CONST(18)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL2_0_AUX2_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_RANGE                     18:18
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_SHIFT                     _MK_SHIFT_CONST(19)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL2_0_AUX3_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_RANGE                     19:19
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_SHIFT                     _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL2_0_AUX4_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_RANGE                     20:20
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_SHIFT                     _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL2_0_AUX5_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_RANGE                     21:21
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_SHIFT                     _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL2_0_AUX6_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_RANGE                     22:22
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_SHIFT                     _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PLL2_0_AUX7_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_RANGE                     23:23
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_CSTM_0
#define HDMI_NV_PDISP_SOR_CSTM_0                        _MK_ADDR_CONST(0x5a)
#define HDMI_NV_PDISP_SOR_CSTM_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_CSTM_0_RESET_VAL                      _MK_MASK_CONST(0x1c800)
#define HDMI_NV_PDISP_SOR_CSTM_0_RESET_MASK                     _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_CSTM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x2000000)
#define HDMI_NV_PDISP_SOR_CSTM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xf000000)
#define HDMI_NV_PDISP_SOR_CSTM_0_READ_MASK                      _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_CSTM_0_WRITE_MASK                     _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_RANGE                        0:0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_SHIFT                        _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_RANGE                        1:1
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_SHIFT                        _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_RANGE                        2:2
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_SHIFT                        _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_RANGE                        3:3
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_SHIFT                        _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_RANGE                        4:4
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_SHIFT                        _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_RANGE                        5:5
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_SHIFT                        _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_RANGE                        6:6
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_SHIFT                        _MK_SHIFT_CONST(7)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_RANGE                        7:7
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_RANGE                  8:8
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_DISABLE                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_ENABLE                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_SHIFT                  _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_RANGE                  9:9
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_DISABLE                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_ENABLE                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_SHIFT                    _MK_SHIFT_CONST(11)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_UPPER_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_RANGE                    11:11
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_TRUE                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_FALSE                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_FIELD                     _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_CSTM_0_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_RANGE                     13:12
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_LVDS                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_TMDS                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_SHIFT                 _MK_SHIFT_CONST(14)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_RANGE                 14:14
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_SHIFT                 _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_RANGE                 15:15
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_RANGE                  16:16
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_DISABLE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_ENABLE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_SHIFT                 _MK_SHIFT_CONST(17)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_RANGE                 17:17
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_SHIFT                 _MK_SHIFT_CONST(18)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_RANGE                 18:18
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_SHIFT                 _MK_SHIFT_CONST(19)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_RANGE                 19:19
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_SHIFT                   _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_RANGE                   21:21
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_BY_7                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_BY_10                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_SHIFT                   _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_FIELD                   _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_RANGE                   27:24
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_SW_DEFAULT                      _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_RESETV                  _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_SHIFT                   _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_FIELD                   _MK_FIELD_CONST(0x7, HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_RANGE                   30:28
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_RESETV                  _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_SOR_LVDS_0
#define HDMI_NV_PDISP_SOR_LVDS_0                        _MK_ADDR_CONST(0x5b)
#define HDMI_NV_PDISP_SOR_LVDS_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_LVDS_0_RESET_VAL                      _MK_MASK_CONST(0x1c800)
#define HDMI_NV_PDISP_SOR_LVDS_0_RESET_MASK                     _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_LVDS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_READ_MASK                      _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_LVDS_0_WRITE_MASK                     _MK_MASK_CONST(0x7f0e82f8)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_RANGE                        0:0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_SHIFT                        _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_RANGE                        1:1
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_SHIFT                        _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_RANGE                        2:2
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_SHIFT                        _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_RANGE                        3:3
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_SHIFT                        _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_RANGE                        4:4
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_SHIFT                        _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_RANGE                        5:5
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_SHIFT                        _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_RANGE                        6:6
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_SHIFT                        _MK_SHIFT_CONST(7)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_RANGE                        7:7
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_RANGE                  8:8
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_ENABLE                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_SHIFT                  _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_RANGE                  9:9
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_DISABLE                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_ENABLE                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_SHIFT                    _MK_SHIFT_CONST(11)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_UPPER_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_RANGE                    11:11
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_TRUE                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_FALSE                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_FIELD                     _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_LVDS_0_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_RANGE                     13:12
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_LVDS                      _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_SHIFT                 _MK_SHIFT_CONST(14)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_RANGE                 14:14
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_SHIFT                 _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_RANGE                 15:15
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_RANGE                  16:16
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_ENABLE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_SHIFT                 _MK_SHIFT_CONST(17)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_RANGE                 17:17
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_SHIFT                 _MK_SHIFT_CONST(18)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_RANGE                 18:18
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_SHIFT                 _MK_SHIFT_CONST(19)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_RANGE                 19:19
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_SHIFT                   _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_RANGE                   21:21
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_BY_7                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_SHIFT                   _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_FIELD                   _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_RANGE                   27:24
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_RESETV                  _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_SHIFT                   _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_FIELD                   _MK_FIELD_CONST(0x7, HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_RANGE                   30:28
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_RESETV                  _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_SOR_CRCA_0
#define HDMI_NV_PDISP_SOR_CRCA_0                        _MK_ADDR_CONST(0x5c)
#define HDMI_NV_PDISP_SOR_CRCA_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_CRCA_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_CRCA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CRCA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CRCA_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_CRCA_0_VALID_SHIFT)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_RANGE                    0:0
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_TRUE                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_RESETV                   _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_CRCB_0
#define HDMI_NV_PDISP_SOR_CRCB_0                        _MK_ADDR_CONST(0x5d)
#define HDMI_NV_PDISP_SOR_CRCB_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_CRCB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_CRCB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_CRCB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_CRCB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_FIELD                      _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_CRCB_0_CRC_SHIFT)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_RANGE                      31:0
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_BLANK_0
#define HDMI_NV_PDISP_SOR_BLANK_0                       _MK_ADDR_CONST(0x5e)
#define HDMI_NV_PDISP_SOR_BLANK_0_SECURE                        0x0
#define HDMI_NV_PDISP_SOR_BLANK_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_SOR_BLANK_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_BLANK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_SOR_BLANK_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_SHIFT)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_RANGE                        0:0
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_SHIFT                      _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_SHIFT)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_RANGE                      1:1
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_IMMEDIATE                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_NEXT_VSYNC                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_SHIFT                  _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_BLANK_0_STATUS_SHIFT)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_RANGE                  2:2
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_NOT_BLANKED                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_BLANKED                        _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_CTL_0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0                     _MK_ADDR_CONST(0x5f)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x8800)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_RESET_MASK                  _MK_MASK_CONST(0x500fffff)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_READ_MASK                   _MK_MASK_CONST(0x500fffff)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0x4000fff0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_FIELD                 _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_RANGE                 3:0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_FIELD                     _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_RANGE                     7:4
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_SHIFT                 _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_FIELD                 _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_RANGE                 11:8
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_DEFAULT                       _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_FIELD                     _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_RANGE                     15:12
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_DEFAULT                   _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_FIELD                    _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_RANGE                    19:16
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_SHIFT                        _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_RANGE                        28:28
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_STOPPED                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_RUNNING                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_SHIFT                        _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_RANGE                        30:30
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_INIT_ENUM                    WAIT
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_WAIT                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_FORCE                        _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST0_0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0                   _MK_ADDR_CONST(0x60)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x802001)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x8033ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST1_0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0                   _MK_ADDR_CONST(0x61)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST2_0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0                   _MK_ADDR_CONST(0x62)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST3_0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0                   _MK_ADDR_CONST(0x63)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST4_0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0                   _MK_ADDR_CONST(0x64)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST5_0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0                   _MK_ADDR_CONST(0x65)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST6_0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0                   _MK_ADDR_CONST(0x66)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST7_0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0                   _MK_ADDR_CONST(0x67)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST8_0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0                   _MK_ADDR_CONST(0x68)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x802001)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x8033ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INST9_0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0                   _MK_ADDR_CONST(0x69)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INSTA_0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0                   _MK_ADDR_CONST(0x6a)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INSTB_0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0                   _MK_ADDR_CONST(0x6b)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INSTC_0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0                   _MK_ADDR_CONST(0x6c)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INSTD_0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0                   _MK_ADDR_CONST(0x6d)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INSTE_0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0                   _MK_ADDR_CONST(0x6e)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_SEQ_INSTF_0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0                   _MK_ADDR_CONST(0x6f)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_FIELD                   _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_FIELD                  _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 112 [0x70]

// Reserved address 113 [0x71]

// Register HDMI_NV_PDISP_SOR_VCRCA0_0
#define HDMI_NV_PDISP_SOR_VCRCA0_0                      _MK_ADDR_CONST(0x72)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_VCRCA0_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_VCRCA0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_SHIFT)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_SHIFT)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_RANGE                   31:16
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_VCRCA1_0
#define HDMI_NV_PDISP_SOR_VCRCA1_0                      _MK_ADDR_CONST(0x73)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_VCRCA1_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_VCRCA1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_SHIFT)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_CCRCA0_0
#define HDMI_NV_PDISP_SOR_CCRCA0_0                      _MK_ADDR_CONST(0x74)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_CCRCA0_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_CCRCA0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_SHIFT)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_SHIFT)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_RANGE                   31:16
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_CCRCA1_0
#define HDMI_NV_PDISP_SOR_CCRCA1_0                      _MK_ADDR_CONST(0x75)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_CCRCA1_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_CCRCA1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_SHIFT)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_EDATAA0_0
#define HDMI_NV_PDISP_SOR_EDATAA0_0                     _MK_ADDR_CONST(0x76)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_EDATAA0_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_EDATAA0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_FIELD                   _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_RANGE                   31:0
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_EDATAA1_0
#define HDMI_NV_PDISP_SOR_EDATAA1_0                     _MK_ADDR_CONST(0x77)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_EDATAA1_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_EDATAA1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_RANGE                   7:0
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_COUNTA0_0
#define HDMI_NV_PDISP_SOR_COUNTA0_0                     _MK_ADDR_CONST(0x78)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_COUNTA0_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_COUNTA0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_SHIFT)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_SHIFT)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_RANGE                   31:16
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_COUNTA1_0
#define HDMI_NV_PDISP_SOR_COUNTA1_0                     _MK_ADDR_CONST(0x79)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_COUNTA1_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_COUNTA1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_SHIFT)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_DEBUGA0_0
#define HDMI_NV_PDISP_SOR_DEBUGA0_0                     _MK_ADDR_CONST(0x7a)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_FIELD                   _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_RANGE                   31:0
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_RESETV                  _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_SOR_DEBUGA1_0
#define HDMI_NV_PDISP_SOR_DEBUGA1_0                     _MK_ADDR_CONST(0x7b)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_FIELD                   _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_RANGE                   7:0
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_RESETV                  _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_SOR_TRIG_0
#define HDMI_NV_PDISP_SOR_TRIG_0                        _MK_ADDR_CONST(0x7c)
#define HDMI_NV_PDISP_SOR_TRIG_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_TRIG_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_TRIG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_SOR_TRIG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_SOR_TRIG_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_FIELD                      _MK_FIELD_CONST(0xffffff, HDMI_NV_PDISP_SOR_TRIG_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_RANGE                      23:0
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_RESETV                     _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_SOR_MSCHECK_0
#define HDMI_NV_PDISP_SOR_MSCHECK_0                     _MK_ADDR_CONST(0x7d)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_MSCHECK_0_RESET_VAL                   _MK_MASK_CONST(0x80000000)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_READ_MASK                   _MK_MASK_CONST(0x8000ffff)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_WRITE_MASK                  _MK_MASK_CONST(0x80000000)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_FIELD                        _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_RANGE                        3:0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_SHIFT                        _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_FIELD                        _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_RANGE                        7:4
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_FIELD                       _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_RANGE                       11:8
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_SHIFT                       _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_FIELD                       _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_RANGE                       15:12
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_SHIFT                   _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_RANGE                   31:31
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_CLEAR                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_RUN                     _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0                  _MK_ADDR_CONST(0x7e)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_SECURE                   0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_RESET_VAL                        _MK_MASK_CONST(0x20202020)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_SHIFT)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_RANGE                      7:0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_DEFAULT                    _MK_MASK_CONST(0x20)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0__PROD_C_480P                       _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0__PROD_C_720P                       _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0__PROD_C_1080P                      _MK_ENUM_CONST(32)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0__PROD_C_2160P                      _MK_ENUM_CONST(58)

#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_SHIFT)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_RANGE                      15:8
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_DEFAULT                    _MK_MASK_CONST(0x20)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1__PROD_C_480P                       _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1__PROD_C_720P                       _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1__PROD_C_1080P                      _MK_ENUM_CONST(32)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1__PROD_C_2160P                      _MK_ENUM_CONST(58)

#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_SHIFT)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_RANGE                      23:16
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_DEFAULT                    _MK_MASK_CONST(0x20)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2__PROD_C_480P                       _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2__PROD_C_720P                       _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2__PROD_C_1080P                      _MK_ENUM_CONST(32)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2__PROD_C_2160P                      _MK_ENUM_CONST(58)

#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_SHIFT)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_RANGE                      31:24
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_DEFAULT                    _MK_MASK_CONST(0x20)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3__PROD_C_480P                       _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3__PROD_C_720P                       _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3__PROD_C_1080P                      _MK_ENUM_CONST(32)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3__PROD_C_2160P                      _MK_ENUM_CONST(58)


// Register HDMI_NV_PDISP_AUDIO_DEBUG0_0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0                    _MK_ADDR_CONST(0x7f)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_SECURE                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_RESET_MASK                         _MK_MASK_CONST(0x1111111)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_READ_MASK                  _MK_MASK_CONST(0x1111111)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_WRITE_MASK                         _MK_MASK_CONST(0x1111111)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_RANGE                      0:0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_NO                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_YES                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_RESETV                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_SHIFT                        _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_RANGE                        4:4
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_WOFFSET                      0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_NO                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_YES                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_RESETV                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_SHIFT                        _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_RANGE                        8:8
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_WOFFSET                      0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_NO                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_YES                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_RESETV                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_RANGE                  12:12
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_WOFFSET                        0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_RESETV                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_RANGE                   16:16
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_WOFFSET                 0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_NO                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_YES                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_SHIFT                       _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_RANGE                       20:20
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_NO                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_YES                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_RESETV                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_RANGE                       24:24
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_NO                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_YES                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_RESETV                      _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_AUDIO_DEBUG1_0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0                    _MK_ADDR_CONST(0x80)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_SECURE                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_RESET_VAL                  _MK_MASK_CONST(0x800103ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_RESET_MASK                         _MK_MASK_CONST(0x800103ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_READ_MASK                  _MK_MASK_CONST(0x800103ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_WRITE_MASK                         _MK_MASK_CONST(0x800103ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_FIELD                  _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_RANGE                  9:0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_WOFFSET                        0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_DEFAULT                        _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_RANGE                   16:16
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_WOFFSET                 0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_NO                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_YES                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_RANGE                 31:31
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_WOFFSET                       0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_INIT_ENUM                     YES
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_YES                   _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_AUDIO_DEBUG2_0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0                    _MK_ADDR_CONST(0x81)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_SECURE                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_RESET_VAL                  _MK_MASK_CONST(0x21e8)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_RESET_MASK                         _MK_MASK_CONST(0x8111ffff)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_READ_MASK                  _MK_MASK_CONST(0x8111ffff)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_WRITE_MASK                         _MK_MASK_CONST(0x8111ffff)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_FIELD                   _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_RANGE                   15:0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_WOFFSET                 0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_DEFAULT                 _MK_MASK_CONST(0x21e8)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_RANGE                       16:16
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_SHIFT                 _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_RANGE                 20:20
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_WOFFSET                       0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_RANGE                     24:24
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_RANGE                 31:31
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_WOFFSET                       0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_YES                   _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_AUDIO_FS1_0
#define HDMI_NV_PDISP_AUDIO_FS1_0                       _MK_ADDR_CONST(0x82)
#define HDMI_NV_PDISP_AUDIO_FS1_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS1_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS1_0_RESET_VAL                     _MK_MASK_CONST(0x1ae019c)
#define HDMI_NV_PDISP_AUDIO_FS1_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_FIELD                     _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS1_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_DEFAULT                   _MK_MASK_CONST(0x19c)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_FIELD                    _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x1ae)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_FS2_0
#define HDMI_NV_PDISP_AUDIO_FS2_0                       _MK_ADDR_CONST(0x83)
#define HDMI_NV_PDISP_AUDIO_FS2_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS2_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS2_0_RESET_VAL                     _MK_MASK_CONST(0x13b0129)
#define HDMI_NV_PDISP_AUDIO_FS2_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_FIELD                     _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS2_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_DEFAULT                   _MK_MASK_CONST(0x129)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_FIELD                    _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x13b)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_FS3_0
#define HDMI_NV_PDISP_AUDIO_FS3_0                       _MK_ADDR_CONST(0x84)
#define HDMI_NV_PDISP_AUDIO_FS3_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS3_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS3_0_RESET_VAL                     _MK_MASK_CONST(0x1220110)
#define HDMI_NV_PDISP_AUDIO_FS3_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_FIELD                     _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS3_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_DEFAULT                   _MK_MASK_CONST(0x110)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_FIELD                    _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x122)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_FS4_0
#define HDMI_NV_PDISP_AUDIO_FS4_0                       _MK_ADDR_CONST(0x85)
#define HDMI_NV_PDISP_AUDIO_FS4_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS4_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS4_0_RESET_VAL                     _MK_MASK_CONST(0x9f0093)
#define HDMI_NV_PDISP_AUDIO_FS4_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_FIELD                     _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS4_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_DEFAULT                   _MK_MASK_CONST(0x93)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_FIELD                    _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x9f)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_FS5_0
#define HDMI_NV_PDISP_AUDIO_FS5_0                       _MK_ADDR_CONST(0x86)
#define HDMI_NV_PDISP_AUDIO_FS5_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS5_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS5_0_RESET_VAL                     _MK_MASK_CONST(0x920086)
#define HDMI_NV_PDISP_AUDIO_FS5_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_FIELD                     _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS5_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_DEFAULT                   _MK_MASK_CONST(0x86)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_FIELD                    _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x92)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_FS6_0
#define HDMI_NV_PDISP_AUDIO_FS6_0                       _MK_ADDR_CONST(0x87)
#define HDMI_NV_PDISP_AUDIO_FS6_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS6_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS6_0_RESET_VAL                     _MK_MASK_CONST(0x4e004a)
#define HDMI_NV_PDISP_AUDIO_FS6_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_FIELD                     _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS6_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_DEFAULT                   _MK_MASK_CONST(0x4a)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_FIELD                    _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x4e)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_FS7_0
#define HDMI_NV_PDISP_AUDIO_FS7_0                       _MK_ADDR_CONST(0x88)
#define HDMI_NV_PDISP_AUDIO_FS7_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS7_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS7_0_RESET_VAL                     _MK_MASK_CONST(0x480044)
#define HDMI_NV_PDISP_AUDIO_FS7_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_FIELD                     _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS7_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_DEFAULT                   _MK_MASK_CONST(0x44)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_FIELD                    _MK_FIELD_CONST(0xfff, HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x48)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0                       _MK_ADDR_CONST(0x89)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_RESET_VAL                     _MK_MASK_CONST(0x1000000)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_RESET_MASK                    _MK_MASK_CONST(0x133ff3ff)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_READ_MASK                     _MK_MASK_CONST(0x133ff3ff)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_WRITE_MASK                    _MK_MASK_CONST(0x13000000)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_FIELD                    _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_SHIFT)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_RANGE                    9:0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_SHIFT                      _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_FIELD                      _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_SHIFT)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_RANGE                      21:12
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_FIELD                      _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_SHIFT)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_RANGE                      25:24
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_SHIFT                    _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_SHIFT)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_RANGE                    28:28
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_NO                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_YES                      _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_AUDIO_THRESHOLD_0
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0                 _MK_ADDR_CONST(0x8a)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_RESET_MASK                      _MK_MASK_CONST(0x3ff3ff)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_READ_MASK                       _MK_MASK_CONST(0x3ff3ff)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_FIELD                       _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_RANGE                       9:0
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_SHIFT                      _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_FIELD                      _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_RANGE                      21:12
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_CNTRL0_0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0                    _MK_ADDR_CONST(0x8b)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SECURE                     0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_RESET_VAL                  _MK_MASK_CONST(0xc0000006)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_RESET_MASK                         _MK_MASK_CONST(0xff0011ff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_READ_MASK                  _MK_MASK_CONST(0xff0f11ff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_WRITE_MASK                         _MK_MASK_CONST(0xff0011ff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_RANGE                      7:0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_DEFAULT                    _MK_MASK_CONST(0x6)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_RANGE                   8:8
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_WOFFSET                 0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ASSERT                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_DEASSERT                        _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_SHIFT                       _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_RANGE                       12:12
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_ALL_ASSERT                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_ALL_DEASSERT                        _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_SHIFT                        _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FIELD                        _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_RANGE                        19:16
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_WOFFSET                      0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_UNKNOWN                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_32KHZ                   _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_44_1KHZ                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_48KHZ                   _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_88_2KHZ                 _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_96KHZ                   _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_176_4KHZ                        _MK_ENUM_CONST(12)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_192KHZ                  _MK_ENUM_CONST(14)

#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_RANGE                     31:24
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_DEFAULT                   _MK_MASK_CONST(0xc0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_N_0
#define HDMI_NV_PDISP_AUDIO_N_0                 _MK_ADDR_CONST(0x8c)
#define HDMI_NV_PDISP_AUDIO_N_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_N_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_N_0_RESET_VAL                       _MK_MASK_CONST(0x1000000)
#define HDMI_NV_PDISP_AUDIO_N_0_RESET_MASK                      _MK_MASK_CONST(0x111fffff)
#define HDMI_NV_PDISP_AUDIO_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_READ_MASK                       _MK_MASK_CONST(0x111fffff)
#define HDMI_NV_PDISP_AUDIO_N_0_WRITE_MASK                      _MK_MASK_CONST(0x111fffff)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_FIELD                     _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_AUDIO_N_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_RANGE                     19:0
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_SHIFT                    _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_N_0_RESETF_SHIFT)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_RANGE                    20:20
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_ASSERT                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_DEASSERT                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_SHIFT                  _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_N_0_GENERATE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_RANGE                  24:24
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_WOFFSET                        0x0
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_ALTERNATE                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_SHIFT                    _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_SHIFT)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_RANGE                    28:28
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_ENABLE                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_DISABLE                  _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_AUDIO_NVAL_0320_0
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0                 _MK_ADDR_CONST(0x8d)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_RESET_VAL                       _MK_MASK_CONST(0x1000)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_RESET_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_WRITE_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_VAL_0320_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_VAL_0320_VALUE_FIELD                    _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_AUDIO_NVAL_0320_0_VAL_0320_VALUE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_VAL_0320_VALUE_RANGE                    19:0
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_VAL_0320_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_VAL_0320_VALUE_DEFAULT                  _MK_MASK_CONST(0x1000)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_VAL_0320_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_VAL_0320_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0320_0_VAL_0320_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_NVAL_0441_0
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0                 _MK_ADDR_CONST(0x8e)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_RESET_VAL                       _MK_MASK_CONST(0x1880)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_RESET_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_WRITE_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_VAL_0441_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_VAL_0441_VALUE_FIELD                    _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_AUDIO_NVAL_0441_0_VAL_0441_VALUE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_VAL_0441_VALUE_RANGE                    19:0
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_VAL_0441_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_VAL_0441_VALUE_DEFAULT                  _MK_MASK_CONST(0x1880)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_VAL_0441_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_VAL_0441_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0441_0_VAL_0441_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_NVAL_0882_0
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0                 _MK_ADDR_CONST(0x8f)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_RESET_VAL                       _MK_MASK_CONST(0x3100)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_RESET_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_WRITE_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_VAL_0882_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_VAL_0882_VALUE_FIELD                    _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_AUDIO_NVAL_0882_0_VAL_0882_VALUE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_VAL_0882_VALUE_RANGE                    19:0
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_VAL_0882_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_VAL_0882_VALUE_DEFAULT                  _MK_MASK_CONST(0x3100)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_VAL_0882_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_VAL_0882_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0882_0_VAL_0882_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_NVAL_1764_0
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0                 _MK_ADDR_CONST(0x90)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_RESET_VAL                       _MK_MASK_CONST(0x6200)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_RESET_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_WRITE_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_VAL_1764_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_VAL_1764_VALUE_FIELD                    _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_AUDIO_NVAL_1764_0_VAL_1764_VALUE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_VAL_1764_VALUE_RANGE                    19:0
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_VAL_1764_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_VAL_1764_VALUE_DEFAULT                  _MK_MASK_CONST(0x6200)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_VAL_1764_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_VAL_1764_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_1764_0_VAL_1764_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_NVAL_0480_0
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0                 _MK_ADDR_CONST(0x91)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_RESET_VAL                       _MK_MASK_CONST(0x1800)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_RESET_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_WRITE_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_VAL_0480_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_VAL_0480_VALUE_FIELD                    _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_AUDIO_NVAL_0480_0_VAL_0480_VALUE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_VAL_0480_VALUE_RANGE                    19:0
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_VAL_0480_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_VAL_0480_VALUE_DEFAULT                  _MK_MASK_CONST(0x1800)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_VAL_0480_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_VAL_0480_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0480_0_VAL_0480_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_NVAL_0960_0
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0                 _MK_ADDR_CONST(0x92)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_RESET_VAL                       _MK_MASK_CONST(0x3000)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_RESET_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_WRITE_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_VAL_0960_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_VAL_0960_VALUE_FIELD                    _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_AUDIO_NVAL_0960_0_VAL_0960_VALUE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_VAL_0960_VALUE_RANGE                    19:0
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_VAL_0960_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_VAL_0960_VALUE_DEFAULT                  _MK_MASK_CONST(0x3000)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_VAL_0960_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_VAL_0960_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_0960_0_VAL_0960_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_AUDIO_NVAL_1920_0
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0                 _MK_ADDR_CONST(0x93)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_RESET_VAL                       _MK_MASK_CONST(0x6000)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_RESET_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_WRITE_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_VAL_1920_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_VAL_1920_VALUE_FIELD                    _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_AUDIO_NVAL_1920_0_VAL_1920_VALUE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_VAL_1920_VALUE_RANGE                    19:0
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_VAL_1920_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_VAL_1920_VALUE_DEFAULT                  _MK_MASK_CONST(0x6000)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_VAL_1920_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_VAL_1920_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_NVAL_1920_0_VAL_1920_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0                      _MK_ADDR_CONST(0x94)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_RESET_VAL                    _MK_MASK_CONST(0xf080e13)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_RESET_MASK                   _MK_MASK_CONST(0xfffffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_READ_MASK                    _MK_MASK_CONST(0xfffffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_FIELD                       _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_RANGE                       27:24
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_DEFAULT                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_RANGE                      23:16
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_DEFAULT                    _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_RANGE                       15:8
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_DEFAULT                     _MK_MASK_CONST(0xe)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_RANGE                     7:0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_DEFAULT                   _MK_MASK_CONST(0x13)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_REFCLK_0
#define HDMI_NV_PDISP_SOR_REFCLK_0                      _MK_ADDR_CONST(0x95)
#define HDMI_NV_PDISP_SOR_REFCLK_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_REFCLK_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_REFCLK_0_RESET_VAL                    _MK_MASK_CONST(0x1900)
#define HDMI_NV_PDISP_SOR_REFCLK_0_RESET_MASK                   _MK_MASK_CONST(0xffc0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_READ_MASK                    _MK_MASK_CONST(0xffc0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_WRITE_MASK                   _MK_MASK_CONST(0xffc0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_SHIFT                        _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_FIELD                        _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_SHIFT)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_RANGE                        15:8
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_DEFAULT                      _MK_MASK_CONST(0x19)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_SHIFT                       _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_FIELD                       _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_SHIFT)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_RANGE                       7:6
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_CRC_CONTROL_0
#define HDMI_NV_PDISP_CRC_CONTROL_0                     _MK_ADDR_CONST(0x96)
#define HDMI_NV_PDISP_CRC_CONTROL_0_SECURE                      0x0
#define HDMI_NV_PDISP_CRC_CONTROL_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_CRC_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_SHIFT)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_RANGE                        0:0
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_WOFFSET                      0x0
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_INIT_ENUM                    NO
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_NO                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_YES                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_DIS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_EN                   _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_INPUT_CONTROL_0
#define HDMI_NV_PDISP_INPUT_CONTROL_0                   _MK_ADDR_CONST(0x97)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_SECURE                    0x0
#define HDMI_NV_PDISP_INPUT_CONTROL_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_INPUT_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_SHIFT)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_RANGE                     0:0
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_WOFFSET                   0x0
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_INIT_ENUM                 DISPLAY
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_DISPLAY                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_DISPLAYB                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_SHIFT                     _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_SHIFT)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_RANGE                     1:1
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_WOFFSET                   0x0
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_INIT_ENUM                 FULL
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_FULL                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_LIMITED                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE__PROD_C_480P                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE__PROD_C_720P                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE__PROD_C_1080P                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE__PROD_C_2160P                     _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SCRATCH_0
#define HDMI_NV_PDISP_SCRATCH_0                 _MK_ADDR_CONST(0x98)
#define HDMI_NV_PDISP_SCRATCH_0_SECURE                  0x0
#define HDMI_NV_PDISP_SCRATCH_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_SCRATCH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SCRATCH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SCRATCH_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_FIELD                      _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SCRATCH_0_DATA_SHIFT)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_RANGE                      31:0
#define HDMI_NV_PDISP_SCRATCH_0_DATA_WOFFSET                    0x0
#define HDMI_NV_PDISP_SCRATCH_0_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_PE_CURRENT_0
#define HDMI_NV_PDISP_PE_CURRENT_0                      _MK_ADDR_CONST(0x99)
#define HDMI_NV_PDISP_PE_CURRENT_0_SECURE                       0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_PE_CURRENT_0_RESET_VAL                    _MK_MASK_CONST(0x8080808)
#define HDMI_NV_PDISP_PE_CURRENT_0_RESET_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define HDMI_NV_PDISP_PE_CURRENT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_READ_MASK                    _MK_MASK_CONST(0xf0f0f0f)
#define HDMI_NV_PDISP_PE_CURRENT_0_WRITE_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_FIELD                    _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_SHIFT)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_RANGE                    3:0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_WOFFSET                  0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_DEFAULT                  _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0__PROD_C_480P                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0__PROD_C_720P                     _MK_ENUM_CONST(15)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0__PROD_C_1080P                    _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0__PROD_C_2160P                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_FIELD                    _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_SHIFT)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_RANGE                    11:8
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_WOFFSET                  0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_DEFAULT                  _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1__PROD_C_480P                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1__PROD_C_720P                     _MK_ENUM_CONST(15)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1__PROD_C_1080P                    _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1__PROD_C_2160P                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_FIELD                    _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_SHIFT)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_RANGE                    19:16
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_WOFFSET                  0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_DEFAULT                  _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2__PROD_C_480P                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2__PROD_C_720P                     _MK_ENUM_CONST(15)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2__PROD_C_1080P                    _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2__PROD_C_2160P                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_SHIFT                    _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_FIELD                    _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_SHIFT)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_RANGE                    27:24
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_WOFFSET                  0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_DEFAULT                  _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3__PROD_C_480P                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3__PROD_C_720P                     _MK_ENUM_CONST(15)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3__PROD_C_1080P                    _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3__PROD_C_2160P                    _MK_ENUM_CONST(0)


// Register HDMI_NV_PDISP_KEY_CTRL_0
#define HDMI_NV_PDISP_KEY_CTRL_0                        _MK_ADDR_CONST(0x9a)
#define HDMI_NV_PDISP_KEY_CTRL_0_SECURE                         0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_KEY_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x3ff033)
#define HDMI_NV_PDISP_KEY_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_READ_MASK                      _MK_MASK_CONST(0xfffff073)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff033)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_RANGE                       0:0
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_INIT_ENUM                   DISABLED
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_DISABLED                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_ENABLED                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_SHIFT                  _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_RANGE                  1:1
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_WOFFSET                        0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_INIT_ENUM                      DISABLED
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_DISABLED                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_ENABLED                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_SHIFT                  _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_RANGE                  4:4
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_WOFFSET                        0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_INIT_ENUM                      DONE
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_DONE                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_TRIGGER                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_PENDING                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_SHIFT                      _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_RANGE                      5:5
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_WOFFSET                    0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_INIT_ENUM                  IDLE
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_IDLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_TRIGGER                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_SHIFT                      _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_RANGE                      6:6
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_WOFFSET                    0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_FALSE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_TRUE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_FIELD                     _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_RANGE                     21:12
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_WOFFSET                   0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_SHIFT                  _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_FIELD                  _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_RANGE                  31:22
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_WOFFSET                        0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_DEBUG0_0
#define HDMI_NV_PDISP_KEY_DEBUG0_0                      _MK_ADDR_CONST(0x9b)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SECURE                       0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_KEY_DEBUG0_0_RESET_VAL                    _MK_MASK_CONST(0x60)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_RESET_MASK                   _MK_MASK_CONST(0x71)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_READ_MASK                    _MK_MASK_CONST(0x71)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_WRITE_MASK                   _MK_MASK_CONST(0x11)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_RANGE                      0:0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_WOFFSET                    0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_INIT_ENUM                  DONE
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_DONE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_TRIGGER                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_PENDING                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_SHIFT                       _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_RANGE                       4:4
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_INIT_ENUM                   DONE
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_DONE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_TRIGGER                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_PENDING                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_SHIFT                        _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_RANGE                        5:5
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_WOFFSET                      0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_INIT_ENUM                    MATCH
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_MISMATCH                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_MATCH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_SHIFT                       _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_RANGE                       6:6
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_DEFAULT                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_INIT_ENUM                   MATCH
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_MISMATCH                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_MATCH                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_KEY_DEBUG1_0
#define HDMI_NV_PDISP_KEY_DEBUG1_0                      _MK_ADDR_CONST(0x9c)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_SECURE                       0x0
#define HDMI_NV_PDISP_KEY_DEBUG1_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_KEY_DEBUG1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_FIELD                        _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_RANGE                        15:0
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_WOFFSET                      0x0
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_FIELD                       _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_RANGE                       31:16
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_DEBUG2_0
#define HDMI_NV_PDISP_KEY_DEBUG2_0                      _MK_ADDR_CONST(0x9d)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SECURE                       0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_KEY_DEBUG2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_RESET_MASK                   _MK_MASK_CONST(0x12)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_READ_MASK                    _MK_MASK_CONST(0xff3ff012)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_WRITE_MASK                   _MK_MASK_CONST(0xff3ff012)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_SHIFT                    _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_RANGE                    1:1
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_INIT_ENUM                        DISABLED
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_DISABLED                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_ENABLED                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_RANGE                     4:4
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_WOFFSET                   0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_INIT_ENUM                 DONE
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_DONE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_TRIGGER                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_PENDING                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_SHIFT                       _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_FIELD                       _MK_FIELD_CONST(0x3ff, HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_RANGE                       21:12
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_RANGE                       31:24
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_0_0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0                  _MK_ADDR_CONST(0x9e)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_RANGE                    31:0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_1_0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0                  _MK_ADDR_CONST(0x9f)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_RANGE                    31:0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_2_0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0                  _MK_ADDR_CONST(0xa0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_RANGE                    31:0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_3_0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0                  _MK_ADDR_CONST(0xa1)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_FIELD                    _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_RANGE                    31:0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0                       _MK_ADDR_CONST(0xa2)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_SECURE                        0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_RESET_MASK                    _MK_MASK_CONST(0x100)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_READ_MASK                     _MK_MASK_CONST(0x100)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_WRITE_MASK                    _MK_MASK_CONST(0x100)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_FIELD                   _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_RANGE                   8:8
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_WOFFSET                 0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_INIT_ENUM                       IDLE
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_IDLE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_TRIGGER                 _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_KEY_SKEY_INDEX_0
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0                  _MK_ADDR_CONST(0xa3)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_FIELD                  _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_SHIFT)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_RANGE                  3:0
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_WOFFSET                        0x0
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_TEST                   _MK_ENUM_CONST(15)


// Reserved address 164 [0xa4]

// Reserved address 165 [0xa5]

// Reserved address 166 [0xa6]

// Reserved address 167 [0xa7]

// Reserved address 168 [0xa8]

// Reserved address 169 [0xa9]

// Reserved address 170 [0xaa]

// Reserved address 171 [0xab]

// Register HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0                        _MK_ADDR_CONST(0xac)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_RESET_VAL                      _MK_MASK_CONST(0x101000)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_RESET_MASK                     _MK_MASK_CONST(0x20301001)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_READ_MASK                      _MK_MASK_CONST(0xa03f1001)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_WRITE_MASK                     _MK_MASK_CONST(0x20301001)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_RANGE                        0:0
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_INIT_ENUM                    ENABLE
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_ENABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_PORT_CONNECTIVITY_DISABLE                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_SHIFT                      _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_RANGE                      12:12
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_INIT_ENUM                  ENABLED
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_DISABLED                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_AFIFO_FLUSH_ENABLED                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_FIELD                    _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_RANGE                    19:16
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_32_0KHZ                     _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_44_1KHZ                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_88_2KHZ                     _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_176_4KHZ                    _MK_ENUM_CONST(12)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_48_0KHZ                     _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_96_0KHZ                     _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_192_0KHZ                    _MK_ENUM_CONST(14)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_UNKNOWN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_SHIFT                    _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_FIELD                    _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_RANGE                    21:20
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_INIT_ENUM                        SPDIF
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_AUTO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_SPDIF                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_SOURCE_SELECT_HDAL                     _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_SHIFT                  _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_RANGE                  29:29
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_INIT_ENUM                      DISABLE
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_DISABLE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INJECT_NULLSMPL_ENABLE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_SHIFT                       _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_RANGE                       31:31
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_HDA                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0_INPUT_MODE_SPDIF                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0                 _MK_ADDR_CONST(0xad)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_SECURE                  0x0
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_RANGE                        0:0
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_INIT_ENUM                    NO
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_NO                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0_FIFO_ERROR_YES                  _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0                        _MK_ADDR_CONST(0xae)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_ECO_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_ECO_FIELD                      _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_ECO_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_ECO_RANGE                      31:0
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_ECO_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_ECO_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_ECO_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_ECO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0_ECO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0                     _MK_ADDR_CONST(0xaf)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_RESET_VAL                   _MK_MASK_CONST(0x1000)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x1000)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0                     _MK_ADDR_CONST(0xb0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_RESET_VAL                   _MK_MASK_CONST(0x1880)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x1880)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0                     _MK_ADDR_CONST(0xb1)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_RESET_VAL                   _MK_MASK_CONST(0x3100)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x3100)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0                     _MK_ADDR_CONST(0xb2)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_RESET_VAL                   _MK_MASK_CONST(0x6200)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x6200)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0                     _MK_ADDR_CONST(0xb3)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_RESET_VAL                   _MK_MASK_CONST(0x1800)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x1800)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0                     _MK_ADDR_CONST(0xb4)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_RESET_VAL                   _MK_MASK_CONST(0x3000)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x3000)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0                     _MK_ADDR_CONST(0xb5)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_RESET_VAL                   _MK_MASK_CONST(0x6000)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x6000)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0                  _MK_ADDR_CONST(0xb6)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_SECURE                   0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESERVED_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESERVED_FIELD                   _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESERVED_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESERVED_RANGE                   31:0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESERVED_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESERVED_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESERVED_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESERVED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0_RESERVED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0                  _MK_ADDR_CONST(0xb7)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_SECURE                   0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESERVED_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESERVED_FIELD                   _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESERVED_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESERVED_RANGE                   31:0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESERVED_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESERVED_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESERVED_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESERVED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0_RESERVED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0                  _MK_ADDR_CONST(0xb8)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_SECURE                   0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESERVED_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESERVED_FIELD                   _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESERVED_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESERVED_RANGE                   31:0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESERVED_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESERVED_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESERVED_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESERVED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0_RESERVED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0                  _MK_ADDR_CONST(0xb9)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_SECURE                   0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESERVED_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESERVED_FIELD                   _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESERVED_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESERVED_RANGE                   31:0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESERVED_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESERVED_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESERVED_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESERVED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0_RESERVED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0                    _MK_ADDR_CONST(0xba)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_SECURE                     0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_DATA_RANGE                 31:0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_DATA_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0                    _MK_ADDR_CONST(0xbb)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_SECURE                     0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_DATA_RANGE                 31:0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_DATA_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0                 _MK_ADDR_CONST(0xbc)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_SECURE                  0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_INDEX_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_INDEX_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_INDEX_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_INDEX_RANGE                     15:8
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_INDEX_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_INDEX_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_INDEX_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_INDEX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_INDEX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_DATABYTE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_DATABYTE_FIELD                  _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_DATABYTE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_DATABYTE_RANGE                  7:0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_DATABYTE_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_DATABYTE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_DATABYTE_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_DATABYTE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0_DATABYTE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0                  _MK_ADDR_CONST(0xbd)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_SECURE                   0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_SHIFT                       _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_RANGE                       1:1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_INIT_ENUM                   INVALID
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_INVALID                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_ELDV_VALID                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_RANGE                 0:0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_INIT_ENUM                     NOT_PRESENT
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_NOT_PRESENT                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0_PD_PRESENT                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0                        _MK_ADDR_CONST(0xbe)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_READ_MASK                      _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_VALID_SHIFT                      _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_VALID_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_VALID_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_VALID_RANGE                      2:2
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_VALID_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_FIELD                    _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_RANGE                    1:0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_INIT_ENUM                        DONT_CARE
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_DONT_CARE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_PROTECTION_OFF                   _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0_REQUEST_STATE_PTOTECTION_ON                    _MK_ENUM_CONST(3)


// Register HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0                     _MK_ADDR_CONST(0xbf)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_RESET_VAL                   _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0                     _MK_ADDR_CONST(0xc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_RESET_VAL                   _MK_MASK_CONST(0x4e20)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x4e20)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0                     _MK_ADDR_CONST(0xc1)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_RESET_VAL                   _MK_MASK_CONST(0x4e20)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x4e20)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0                     _MK_ADDR_CONST(0xc2)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_RESET_VAL                   _MK_MASK_CONST(0x4e20)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x4e20)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0                     _MK_ADDR_CONST(0xc3)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_RESET_VAL                   _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0                     _MK_ADDR_CONST(0xc4)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_RESET_VAL                   _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0                     _MK_ADDR_CONST(0xc5)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_RESET_VAL                   _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_VALUE_FIELD                 _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_VALUE_RANGE                 19:0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0                  _MK_ADDR_CONST(0xc6)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_SECURE                   0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_RESET_VAL                        _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_RESET_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_READ_MASK                        _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_WRITE_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_VALUE_FIELD                      _MK_FIELD_CONST(0xfffff, HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_VALUE_RANGE                      19:0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_VALUE_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x5dc0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0                      _MK_ADDR_CONST(0xc7)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x280001)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0xffff00ff)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_READ_MASK                    _MK_MASK_CONST(0xffff00ff)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xffff00ff)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_DEV_ID_SHIFT                 _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_DEV_ID_FIELD                 _MK_FIELD_CONST(0xffff, HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_DEV_ID_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_DEV_ID_RANGE                 31:16
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_DEV_ID_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_DEV_ID_DEFAULT                       _MK_MASK_CONST(0x28)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_DEV_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_DEV_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_DEV_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_REV_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_REV_ID_FIELD                 _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_REV_ID_SHIFT)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_REV_ID_RANGE                 7:0
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_REV_ID_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_REV_ID_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_REV_ID_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_REV_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0_REV_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 200 [0xc8]

// Reserved address 201 [0xc9]

// Reserved address 202 [0xca]

// Reserved address 203 [0xcb]

// Register HDMI_NV_PDISP_INT_STATUS_0
#define HDMI_NV_PDISP_INT_STATUS_0                      _MK_ADDR_CONST(0xcc)
#define HDMI_NV_PDISP_INT_STATUS_0_SECURE                       0x0
#define HDMI_NV_PDISP_INT_STATUS_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_INT_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_INT_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH0_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH0_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH0_SHIFT)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH0_RANGE                 0:0
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH0_WOFFSET                       0x0
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH0_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH1_SHIFT                 _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH1_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH1_SHIFT)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH1_RANGE                 1:1
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH1_WOFFSET                       0x0
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH1_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_CODEC_SCRATCH1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_INT_STATUS_0_CP_REQUEST_SHIFT                     _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_INT_STATUS_0_CP_REQUEST_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_STATUS_0_CP_REQUEST_SHIFT)
#define HDMI_NV_PDISP_INT_STATUS_0_CP_REQUEST_RANGE                     2:2
#define HDMI_NV_PDISP_INT_STATUS_0_CP_REQUEST_WOFFSET                   0x0
#define HDMI_NV_PDISP_INT_STATUS_0_CP_REQUEST_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_CP_REQUEST_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_CP_REQUEST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_CP_REQUEST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_INT_STATUS_0_SCRATCH_SHIFT                        _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_INT_STATUS_0_SCRATCH_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_STATUS_0_SCRATCH_SHIFT)
#define HDMI_NV_PDISP_INT_STATUS_0_SCRATCH_RANGE                        3:3
#define HDMI_NV_PDISP_INT_STATUS_0_SCRATCH_WOFFSET                      0x0
#define HDMI_NV_PDISP_INT_STATUS_0_SCRATCH_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_SCRATCH_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_SCRATCH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_STATUS_0_SCRATCH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_INT_MASK_0
#define HDMI_NV_PDISP_INT_MASK_0                        _MK_ADDR_CONST(0xcd)
#define HDMI_NV_PDISP_INT_MASK_0_SECURE                         0x0
#define HDMI_NV_PDISP_INT_MASK_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_INT_MASK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_INT_MASK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_INT_MASK_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_SHIFT)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_RANGE                      0:0
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_WOFFSET                    0x0
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_INIT_ENUM                  MASKED
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_MASKED                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH0_MASK_NOTMASKED                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_SHIFT                      _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_SHIFT)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_RANGE                      1:1
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_WOFFSET                    0x0
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_INIT_ENUM                  MASKED
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_MASKED                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INT_MASK_0_CODEC_SCRATCH1_MASK_NOTMASKED                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_SHIFT                  _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_SHIFT)
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_RANGE                  2:2
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_WOFFSET                        0x0
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_INIT_ENUM                      MASKED
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_MASKED                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INT_MASK_0_CP_REQUEST_MASK_NOTMASKED                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_SHIFT                     _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_SHIFT)
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_RANGE                     3:3
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_WOFFSET                   0x0
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_INIT_ENUM                 MASKED
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_MASKED                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INT_MASK_0_SCRATCH_MASK_NOTMASKED                 _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_INT_ENABLE_0
#define HDMI_NV_PDISP_INT_ENABLE_0                      _MK_ADDR_CONST(0xce)
#define HDMI_NV_PDISP_INT_ENABLE_0_SECURE                       0x0
#define HDMI_NV_PDISP_INT_ENABLE_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_INT_ENABLE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_INT_ENABLE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_INT_ENABLE_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_RANGE                  0:0
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_INIT_ENUM                      DISABLE
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH0_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_SHIFT)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_RANGE                  1:1
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_INIT_ENUM                      DISABLE
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CODEC_SCRATCH1_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_SHIFT                      _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_SHIFT)
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_RANGE                      2:2
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_WOFFSET                    0x0
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_INIT_ENUM                  DISABLE
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INT_ENABLE_0_CP_REQUEST_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_SHIFT                 _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_SHIFT)
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_RANGE                 3:3
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_INIT_ENUM                     DISABLE
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INT_ENABLE_0_SCRATCH_ENABLE_ENABLE                        _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_RG_HDCP_M0_LO_0
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0                   _MK_ADDR_CONST(0xcf)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_SECURE                    0x0
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_value_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_value_FIELD                       _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_M0_LO_0_value_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_value_RANGE                       31:0
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_value_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_value_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_value_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_value_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_LO_0_value_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_RG_HDCP_M0_HI_0
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0                   _MK_ADDR_CONST(0xd0)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_SECURE                    0x0
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_value_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_value_FIELD                       _MK_FIELD_CONST(0xffffffff, HDMI_NV_PDISP_RG_HDCP_M0_HI_0_value_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_value_RANGE                       31:0
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_value_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_value_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_value_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_value_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_M0_HI_0_value_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0                     _MK_ADDR_CONST(0xd1)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0_FIELD                 _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0_SHIFT)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0_RANGE                 7:0
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0__PROD_C_480P                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0__PROD_C_720P                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0__PROD_C_1080P                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE0__PROD_C_2160P                 _MK_ENUM_CONST(71)

#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1_SHIFT                 _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1_FIELD                 _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1_SHIFT)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1_RANGE                 15:8
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1__PROD_C_480P                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1__PROD_C_720P                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1__PROD_C_1080P                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE1__PROD_C_2160P                 _MK_ENUM_CONST(71)

#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2_SHIFT                 _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2_FIELD                 _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2_SHIFT)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2_RANGE                 23:16
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2__PROD_C_480P                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2__PROD_C_720P                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2__PROD_C_1080P                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE2__PROD_C_2160P                 _MK_ENUM_CONST(71)

#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3_SHIFT                 _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3_FIELD                 _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3_SHIFT)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3_RANGE                 31:24
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3__PROD_C_480P                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3__PROD_C_720P                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3__PROD_C_1080P                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0_LANE3__PROD_C_2160P                 _MK_ENUM_CONST(71)


// Register HDMI_NV_PDISP_SOR_PAD_CTLS0_0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0                   _MK_ADDR_CONST(0xd2)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_RESET_VAL                         _MK_MASK_CONST(0x34bb)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_RESET_MASK                        _MK_MASK_CONST(0x837fffff)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x80000000)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x80000000)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_READ_MASK                         _MK_MASK_CONST(0x837fffff)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_WRITE_MASK                        _MK_MASK_CONST(0x837fffff)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LOAD_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LOAD_FIELD                 _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LOAD_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LOAD_RANGE                 1:0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LOAD_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LOAD_DEFAULT                       _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LOAD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LOAD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LOAD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LEVEL_SHIFT                        _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LEVEL_FIELD                        _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LEVEL_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LEVEL_RANGE                        3:2
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LEVEL_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LEVEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD10_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LOAD_SHIFT                 _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LOAD_FIELD                 _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LOAD_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LOAD_RANGE                 5:4
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LOAD_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LOAD_DEFAULT                       _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LOAD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LOAD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LOAD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LEVEL_SHIFT                        _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LEVEL_FIELD                        _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LEVEL_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LEVEL_RANGE                        7:6
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LEVEL_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LEVEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_AVDD23_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_VREF_LEVEL_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_VREF_LEVEL_FIELD                       _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_VREF_LEVEL_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_VREF_LEVEL_RANGE                       11:8
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_VREF_LEVEL_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_VREF_LEVEL_DEFAULT                     _MK_MASK_CONST(0x4)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_VREF_LEVEL_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_VREF_LEVEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_VREF_LEVEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_TEMP_COEF_SHIFT                        _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_TEMP_COEF_FIELD                        _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_TEMP_COEF_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_TEMP_COEF_RANGE                        15:12
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_TEMP_COEF_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_TEMP_COEF_DEFAULT                      _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_TEMP_COEF_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_TEMP_COEF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_BG_TEMP_COEF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_SEL_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_SEL_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_SEL_RANGE                        16:16
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_SEL_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_DISABLE_SHIFT                    _MK_SHIFT_CONST(17)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_DISABLE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_DISABLE_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_DISABLE_RANGE                    17:17
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_DISABLE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_DISABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_DISABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_DISABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOLIMIT_DISABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_ENB_SHIFT                        _MK_SHIFT_CONST(18)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_ENB_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_ENB_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_ENB_RANGE                        18:18
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_ENB_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_ENB_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_ENB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_ENB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_ENB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_OVRWRB_SHIFT                     _MK_SHIFT_CONST(19)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_OVRWRB_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_OVRWRB_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_OVRWRB_RANGE                     19:19
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_OVRWRB_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_OVRWRB_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_OVRWRB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_OVRWRB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_OVRWRB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_TS0_SHIFT                        _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_TS0_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_TS0_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_TS0_RANGE                        20:20
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_TS0_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_TS0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_TS0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_TS0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_VCOCALIB_TS0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_KVCO_2NDVCO_SHIFT                 _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_KVCO_2NDVCO_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_KVCO_2NDVCO_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_KVCO_2NDVCO_RANGE                 21:21
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_KVCO_2NDVCO_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_KVCO_2NDVCO_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_KVCO_2NDVCO_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_KVCO_2NDVCO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_KVCO_2NDVCO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_REG_BYPASS_SHIFT                  _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_REG_BYPASS_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_REG_BYPASS_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_REG_BYPASS_RANGE                  22:22
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_REG_BYPASS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_REG_BYPASS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_REG_BYPASS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_REG_BYPASS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_REG_BYPASS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_BYPN_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_BYPN_FIELD                        _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_BYPN_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_BYPN_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_BYPN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_BYPN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_BYPN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_BYPN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_BYPN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_SYNC_EN_SHIFT                     _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_SYNC_EN_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_SYNC_EN_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_SYNC_EN_RANGE                     25:25
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_SYNC_EN_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_SYNC_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_SYNC_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_SYNC_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_LOADADJ_SYNC_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_RANGE                       31:31
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_INIT_ENUM                   FALSE
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_FALSE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS0_0_FUSE_OVERRIDE_TRUE                        _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_SOR_PAD_CTLS1_0
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0                   _MK_ADDR_CONST(0xd3)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_PDIV_RATIO_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_PDIV_RATIO_FIELD                      _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_PDIV_RATIO_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_PDIV_RATIO_RANGE                      3:0
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_PDIV_RATIO_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_PDIV_RATIO_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_PDIV_RATIO_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_PDIV_RATIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_PDIV_RATIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_NDIV_RATIO_SHIFT                      _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_NDIV_RATIO_FIELD                      _MK_FIELD_CONST(0xf, HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_NDIV_RATIO_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_NDIV_RATIO_RANGE                      7:4
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_NDIV_RATIO_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_NDIV_RATIO_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_NDIV_RATIO_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_NDIV_RATIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_NDIV_RATIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_KICKSTART_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_KICKSTART_FIELD                   _MK_FIELD_CONST(0x3, HDMI_NV_PDISP_SOR_PAD_CTLS1_0_KICKSTART_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_KICKSTART_RANGE                   9:8
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_KICKSTART_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_KICKSTART_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_KICKSTART_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_KICKSTART_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_KICKSTART_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_BYPASS_SHIFT                  _MK_SHIFT_CONST(10)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_BYPASS_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_BYPASS_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_BYPASS_RANGE                  10:10
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_BYPASS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_BYPASS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_BYPASS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_BYPASS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_PLL_BYPASS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_DIV_RATIO_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(11)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_DIV_RATIO_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_SOR_PAD_CTLS1_0_DIV_RATIO_OVERRIDE_SHIFT)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_DIV_RATIO_OVERRIDE_RANGE                  11:11
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_DIV_RATIO_OVERRIDE_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_DIV_RATIO_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_DIV_RATIO_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_DIV_RATIO_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PAD_CTLS1_0_DIV_RATIO_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_RG_HDCP_STATUS_0
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0                  _MK_ADDR_CONST(0xd4)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x107)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x107)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x107)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RPTR_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RPTR_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_STATUS_0_RPTR_OVERRIDE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RPTR_OVERRIDE_RANGE                      0:0
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RPTR_OVERRIDE_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RPTR_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RPTR_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RPTR_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_RPTR_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_UNPROTECTED_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_UNPROTECTED_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_STATUS_0_UNPROTECTED_OVERRIDE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_UNPROTECTED_OVERRIDE_RANGE                       1:1
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_UNPROTECTED_OVERRIDE_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_UNPROTECTED_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_UNPROTECTED_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_UNPROTECTED_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_UNPROTECTED_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SCOPE_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SCOPE_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_STATUS_0_SCOPE_OVERRIDE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SCOPE_OVERRIDE_RANGE                     2:2
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SCOPE_OVERRIDE_WOFFSET                   0x0
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SCOPE_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SCOPE_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SCOPE_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_SCOPE_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_OVERRIDE_ENABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_OVERRIDE_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_RG_HDCP_STATUS_0_OVERRIDE_ENABLE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_OVERRIDE_ENABLE_RANGE                    8:8
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_OVERRIDE_ENABLE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_OVERRIDE_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_OVERRIDE_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_OVERRIDE_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_STATUS_0_OVERRIDE_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0                        _MK_ADDR_CONST(0xd5)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_SECURE                         0x0
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_WORD_COUNT                     0x1
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_RESET_VAL                      _MK_MASK_CONST(0xf)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_CHSTS_FS_3840_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_CHSTS_FS_3840_FIELD                    _MK_FIELD_CONST(0xf, HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_CHSTS_FS_3840_SHIFT)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_CHSTS_FS_3840_RANGE                    3:0
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_CHSTS_FS_3840_WOFFSET                  0x0
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_CHSTS_FS_3840_DEFAULT                  _MK_MASK_CONST(0xf)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_CHSTS_FS_3840_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_CHSTS_FS_3840_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_CHSTS_FS_3840_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_SHIFT                    _MK_SHIFT_CONST(4)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_SHIFT)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_RANGE                    4:4
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_WOFFSET                  0x0
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_INIT_ENUM                        OLD
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_OLD                      _MK_ENUM_CONST(0)
#define HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0_COPY_POLARITY_NEW                      _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0                 _MK_ADDR_CONST(0xd6)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x10200)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x10311)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x10311)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x10311)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_RANGE                    0:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_INIT_ENUM                        NO
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_NO                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_YES                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_DIS                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_ENABLE_EN                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_FIELD                     _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_RANGE                     4:4
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_INIT_ENUM                 DIS
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_DIS                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_OTHER_EN                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_RANGE                    8:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_INIT_ENUM                        DIS
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_DIS                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_SINGLE_EN                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_SHIFT                 _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_RANGE                 9:9
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_INIT_ENUM                     ENABLE
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_ENABLE                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_CHKSUM_HW_EN                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_SHIFT                 _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_FIELD                 _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_RANGE                 16:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_INIT_ENUM                     HW_CONTROLLED
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_SW_CONTROLLED                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0_VIDEO_FMT_HW_CONTROLLED                 _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0                       _MK_ADDR_CONST(0xd7)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_FIELD                    _MK_FIELD_CONST(0x1, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_RANGE                    0:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_INIT_ENUM                        WAITING
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_WAITING                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0_SENT_DONE                     _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0                       _MK_ADDR_CONST(0xd8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_RESET_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB0_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB0_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB0_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB0_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB0_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB1_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB1_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB1_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB2_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0_HB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0                 _MK_ADDR_CONST(0xd9)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB0_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB0_RANGE                       7:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB0_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB1_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB1_RANGE                       15:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB1_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB2_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB2_RANGE                       23:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB2_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB3_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB3_RANGE                       31:24
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB3_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0                        _MK_ADDR_CONST(0xda)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB4_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB4_RANGE                      7:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB4_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB5_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB5_RANGE                      15:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB5_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB6_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB6_RANGE                      23:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB6_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB6_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB6_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0                 _MK_ADDR_CONST(0xdb)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB7_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB7_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB7_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB7_RANGE                       7:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB7_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB7_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB8_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB8_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB8_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB8_RANGE                       15:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB8_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB8_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB9_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB9_FIELD                       _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB9_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB9_RANGE                       23:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB9_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB9_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB10_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB10_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB10_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB10_RANGE                      31:24
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB10_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB10_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0_PB10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0                        _MK_ADDR_CONST(0xdc)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB11_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB11_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB11_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB11_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB11_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB12_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB12_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB12_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB12_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB12_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB13_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB13_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB13_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB13_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB13_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0                 _MK_ADDR_CONST(0xdd)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB14_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB14_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB14_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB14_RANGE                      7:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB14_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB14_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB15_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB15_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB15_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB15_RANGE                      15:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB15_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB15_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB16_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB16_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB16_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB16_RANGE                      23:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB16_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB16_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB17_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB17_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB17_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB17_RANGE                      31:24
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB17_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB17_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0_PB17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0                        _MK_ADDR_CONST(0xde)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB18_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB18_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB18_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB18_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB18_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB18_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB18_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB18_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB18_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB19_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB19_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB19_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB19_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB19_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB19_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB19_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB19_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB19_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB20_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB20_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB20_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB20_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB20_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB20_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB20_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB20_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0_PB20_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0                 _MK_ADDR_CONST(0xdf)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB21_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB21_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB21_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB21_RANGE                      7:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB21_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB21_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB22_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB22_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB22_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB22_RANGE                      15:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB22_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB22_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB23_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB23_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB23_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB23_RANGE                      23:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB23_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB23_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB24_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB24_FIELD                      _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB24_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB24_RANGE                      31:24
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB24_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB24_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0_PB24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0                        _MK_ADDR_CONST(0xe0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB25_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB25_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB25_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB25_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB25_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB25_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB25_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB25_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB25_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB26_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB26_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB26_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB26_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB26_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB26_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB26_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB26_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB26_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB27_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB27_FIELD                     _MK_FIELD_CONST(0xff, HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB27_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB27_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB27_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB27_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB27_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB27_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0_PB27_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARHDMI_REGS(_op_) \
_op_(HDMI_CTXSW_0) \
_op_(HDMI_NV_PDISP_SOR_STATE0_0) \
_op_(HDMI_NV_PDISP_SOR_STATE1_0) \
_op_(HDMI_NV_PDISP_SOR_STATE2_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_AN_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_AN_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CN_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CN_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CTRL_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CMODE_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_RI_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CS_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CS_LSB_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0) \
_op_(HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GCP_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_GCP_STATUS_0) \
_op_(HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0) \
_op_(HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0) \
_op_(HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0) \
_op_(HDMI_NV_PDISP_HDMI_EMU0_0) \
_op_(HDMI_NV_PDISP_HDMI_EMU1_0) \
_op_(HDMI_NV_PDISP_HDMI_EMU1_RDATA_0) \
_op_(HDMI_NV_PDISP_HDMI_SPARE_0) \
_op_(HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0) \
_op_(HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0) \
_op_(HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0) \
_op_(HDMI_NV_PDISP_SOR_CAP_0) \
_op_(HDMI_NV_PDISP_SOR_PWR_0) \
_op_(HDMI_NV_PDISP_SOR_TEST_0) \
_op_(HDMI_NV_PDISP_SOR_PLL0_0) \
_op_(HDMI_NV_PDISP_SOR_PLL1_0) \
_op_(HDMI_NV_PDISP_SOR_PLL2_0) \
_op_(HDMI_NV_PDISP_SOR_CSTM_0) \
_op_(HDMI_NV_PDISP_SOR_LVDS_0) \
_op_(HDMI_NV_PDISP_SOR_CRCA_0) \
_op_(HDMI_NV_PDISP_SOR_CRCB_0) \
_op_(HDMI_NV_PDISP_SOR_BLANK_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_CTL_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST0_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST1_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST2_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST3_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST4_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST5_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST6_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST7_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST8_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST9_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTA_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTB_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTC_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTD_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTE_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTF_0) \
_op_(HDMI_NV_PDISP_SOR_VCRCA0_0) \
_op_(HDMI_NV_PDISP_SOR_VCRCA1_0) \
_op_(HDMI_NV_PDISP_SOR_CCRCA0_0) \
_op_(HDMI_NV_PDISP_SOR_CCRCA1_0) \
_op_(HDMI_NV_PDISP_SOR_EDATAA0_0) \
_op_(HDMI_NV_PDISP_SOR_EDATAA1_0) \
_op_(HDMI_NV_PDISP_SOR_COUNTA0_0) \
_op_(HDMI_NV_PDISP_SOR_COUNTA1_0) \
_op_(HDMI_NV_PDISP_SOR_DEBUGA0_0) \
_op_(HDMI_NV_PDISP_SOR_DEBUGA1_0) \
_op_(HDMI_NV_PDISP_SOR_TRIG_0) \
_op_(HDMI_NV_PDISP_SOR_MSCHECK_0) \
_op_(HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0) \
_op_(HDMI_NV_PDISP_AUDIO_DEBUG0_0) \
_op_(HDMI_NV_PDISP_AUDIO_DEBUG1_0) \
_op_(HDMI_NV_PDISP_AUDIO_DEBUG2_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS1_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS2_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS3_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS4_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS5_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS6_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS7_0) \
_op_(HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0) \
_op_(HDMI_NV_PDISP_AUDIO_THRESHOLD_0) \
_op_(HDMI_NV_PDISP_AUDIO_CNTRL0_0) \
_op_(HDMI_NV_PDISP_AUDIO_N_0) \
_op_(HDMI_NV_PDISP_AUDIO_NVAL_0320_0) \
_op_(HDMI_NV_PDISP_AUDIO_NVAL_0441_0) \
_op_(HDMI_NV_PDISP_AUDIO_NVAL_0882_0) \
_op_(HDMI_NV_PDISP_AUDIO_NVAL_1764_0) \
_op_(HDMI_NV_PDISP_AUDIO_NVAL_0480_0) \
_op_(HDMI_NV_PDISP_AUDIO_NVAL_0960_0) \
_op_(HDMI_NV_PDISP_AUDIO_NVAL_1920_0) \
_op_(HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0) \
_op_(HDMI_NV_PDISP_SOR_REFCLK_0) \
_op_(HDMI_NV_PDISP_CRC_CONTROL_0) \
_op_(HDMI_NV_PDISP_INPUT_CONTROL_0) \
_op_(HDMI_NV_PDISP_SCRATCH_0) \
_op_(HDMI_NV_PDISP_PE_CURRENT_0) \
_op_(HDMI_NV_PDISP_KEY_CTRL_0) \
_op_(HDMI_NV_PDISP_KEY_DEBUG0_0) \
_op_(HDMI_NV_PDISP_KEY_DEBUG1_0) \
_op_(HDMI_NV_PDISP_KEY_DEBUG2_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_0_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_1_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_2_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_3_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0) \
_op_(HDMI_NV_PDISP_KEY_SKEY_INDEX_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_DEBUG_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_SPARE0_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_NVAL_0320_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_NVAL_0441_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_NVAL_0882_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_NVAL_1764_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_NVAL_0480_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_NVAL_0960_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_NVAL_1920_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH0_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH1_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH2_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_HDA_SCRATCH3_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH0_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_HDA_CODEC_SCRATCH1_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_HDA_ELD_BUFWR_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_HDA_PRESENSE_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_HDA_CP_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_AVAL_0320_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_AVAL_0441_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_AVAL_0882_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_AVAL_1764_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_AVAL_0480_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_AVAL_0960_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_AVAL_1920_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_AVAL_DEFAULT_0) \
_op_(HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0) \
_op_(HDMI_NV_PDISP_INT_STATUS_0) \
_op_(HDMI_NV_PDISP_INT_MASK_0) \
_op_(HDMI_NV_PDISP_INT_ENABLE_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_M0_LO_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_M0_HI_0) \
_op_(HDMI_NV_PDISP_SOR_IO_PEAK_CURRENT_0) \
_op_(HDMI_NV_PDISP_SOR_PAD_CTLS0_0) \
_op_(HDMI_NV_PDISP_SOR_PAD_CTLS1_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_STATUS_0) \
_op_(HDMI_NV_HDACODEC_AUDIO_GEN_CTL_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_STATUS_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_HEADER_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK0_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK1_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK2_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_HDMI       0x00000000

//
// ARHDMI REGISTER BANKS
//

#define HDMI0_FIRST_REG 0x0000 // HDMI_CTXSW_0
#define HDMI0_LAST_REG 0x0051 // HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0
#define HDMI1_FIRST_REG 0x0053 // HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0
#define HDMI1_LAST_REG 0x006f // HDMI_NV_PDISP_SOR_SEQ_INSTF_0
#define HDMI2_FIRST_REG 0x0072 // HDMI_NV_PDISP_SOR_VCRCA0_0
#define HDMI2_LAST_REG 0x00a3 // HDMI_NV_PDISP_KEY_SKEY_INDEX_0
#define HDMI3_FIRST_REG 0x00ac // HDMI_NV_PDISP_SOR_AUDIO_CNTRL0_0
#define HDMI3_LAST_REG 0x00c7 // HDMI_NV_PDISP_SOR_AUDIO_GEN_CTRL_0
#define HDMI4_FIRST_REG 0x00cc // HDMI_NV_PDISP_INT_STATUS_0
#define HDMI4_LAST_REG 0x00e0 // HDMI_NV_PDISP_HDMI_VSI_INFOFRAME_SUBPACK3_HIGH_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARHDMI_H_INC_
